// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Sun Jun 22 11:00:30 2025
// Host        : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.sim/sim_1/impl/func/xsim/RV32I46F5SP_tb_func_impl.v
// Design      : RV32I46F5SPSoCTOP
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tsbg484-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module ALU
   (src_A,
    src_B,
    alu_op,
    alu_result,
    alu_zero);
  input [31:0]src_A;
  input [31:0]src_B;
  input [3:0]alu_op;
  output [31:0]alu_result;
  output alu_zero;

  wire [3:0]alu_op;
  wire [31:0]alu_result;
  wire \alu_result[0]_INST_0_i_10_n_0 ;
  wire \alu_result[0]_INST_0_i_11_n_0 ;
  wire \alu_result[0]_INST_0_i_14_n_0 ;
  wire \alu_result[0]_INST_0_i_15_n_0 ;
  wire \alu_result[0]_INST_0_i_16_n_0 ;
  wire \alu_result[0]_INST_0_i_17_n_0 ;
  wire \alu_result[0]_INST_0_i_18_n_0 ;
  wire \alu_result[0]_INST_0_i_19_n_0 ;
  wire \alu_result[0]_INST_0_i_1_n_0 ;
  wire \alu_result[0]_INST_0_i_20_n_0 ;
  wire \alu_result[0]_INST_0_i_21_n_0 ;
  wire \alu_result[0]_INST_0_i_22_n_0 ;
  wire \alu_result[0]_INST_0_i_23_n_0 ;
  wire \alu_result[0]_INST_0_i_24_n_0 ;
  wire \alu_result[0]_INST_0_i_25_n_0 ;
  wire \alu_result[0]_INST_0_i_26_n_0 ;
  wire \alu_result[0]_INST_0_i_27_n_0 ;
  wire \alu_result[0]_INST_0_i_28_n_0 ;
  wire \alu_result[0]_INST_0_i_29_n_0 ;
  wire \alu_result[0]_INST_0_i_2_n_0 ;
  wire \alu_result[0]_INST_0_i_30_n_0 ;
  wire \alu_result[0]_INST_0_i_31_n_0 ;
  wire \alu_result[0]_INST_0_i_32_n_0 ;
  wire \alu_result[0]_INST_0_i_33_n_0 ;
  wire \alu_result[0]_INST_0_i_34_n_0 ;
  wire \alu_result[0]_INST_0_i_35_n_0 ;
  wire \alu_result[0]_INST_0_i_36_n_0 ;
  wire \alu_result[0]_INST_0_i_37_n_0 ;
  wire \alu_result[0]_INST_0_i_38_n_0 ;
  wire \alu_result[0]_INST_0_i_39_n_0 ;
  wire \alu_result[0]_INST_0_i_3_n_0 ;
  wire \alu_result[0]_INST_0_i_40_n_0 ;
  wire \alu_result[0]_INST_0_i_41_n_0 ;
  wire \alu_result[0]_INST_0_i_42_n_0 ;
  wire \alu_result[0]_INST_0_i_43_n_0 ;
  wire \alu_result[0]_INST_0_i_44_n_0 ;
  wire \alu_result[0]_INST_0_i_45_n_0 ;
  wire \alu_result[0]_INST_0_i_46_n_0 ;
  wire \alu_result[0]_INST_0_i_47_n_0 ;
  wire \alu_result[0]_INST_0_i_48_n_0 ;
  wire \alu_result[0]_INST_0_i_49_n_0 ;
  wire \alu_result[0]_INST_0_i_4_n_0 ;
  wire \alu_result[0]_INST_0_i_50_n_0 ;
  wire \alu_result[0]_INST_0_i_51_n_0 ;
  wire \alu_result[0]_INST_0_i_52_n_0 ;
  wire \alu_result[0]_INST_0_i_53_n_0 ;
  wire \alu_result[0]_INST_0_i_54_n_0 ;
  wire \alu_result[0]_INST_0_i_55_n_0 ;
  wire \alu_result[0]_INST_0_i_56_n_0 ;
  wire \alu_result[0]_INST_0_i_57_n_0 ;
  wire \alu_result[0]_INST_0_i_58_n_0 ;
  wire \alu_result[0]_INST_0_i_59_n_0 ;
  wire \alu_result[0]_INST_0_i_5_n_0 ;
  wire \alu_result[0]_INST_0_i_60_n_0 ;
  wire \alu_result[0]_INST_0_i_61_n_0 ;
  wire \alu_result[0]_INST_0_i_62_n_0 ;
  wire \alu_result[0]_INST_0_i_63_n_0 ;
  wire \alu_result[0]_INST_0_i_64_n_0 ;
  wire \alu_result[0]_INST_0_i_65_n_0 ;
  wire \alu_result[0]_INST_0_i_66_n_0 ;
  wire \alu_result[0]_INST_0_i_67_n_0 ;
  wire \alu_result[0]_INST_0_i_68_n_0 ;
  wire \alu_result[0]_INST_0_i_69_n_0 ;
  wire \alu_result[0]_INST_0_i_6_n_0 ;
  wire \alu_result[0]_INST_0_i_70_n_0 ;
  wire \alu_result[0]_INST_0_i_71_n_0 ;
  wire \alu_result[0]_INST_0_i_72_n_0 ;
  wire \alu_result[0]_INST_0_i_73_n_0 ;
  wire \alu_result[0]_INST_0_i_74_n_0 ;
  wire \alu_result[0]_INST_0_i_75_n_0 ;
  wire \alu_result[0]_INST_0_i_76_n_0 ;
  wire \alu_result[0]_INST_0_i_77_n_0 ;
  wire \alu_result[0]_INST_0_i_78_n_0 ;
  wire \alu_result[0]_INST_0_i_79_n_0 ;
  wire \alu_result[0]_INST_0_i_7_n_0 ;
  wire \alu_result[0]_INST_0_i_80_n_0 ;
  wire \alu_result[0]_INST_0_i_81_n_0 ;
  wire \alu_result[0]_INST_0_i_82_n_0 ;
  wire \alu_result[0]_INST_0_i_83_n_0 ;
  wire \alu_result[0]_INST_0_i_84_n_0 ;
  wire \alu_result[0]_INST_0_i_8_n_0 ;
  wire \alu_result[0]_INST_0_i_9_n_0 ;
  wire \alu_result[10]_INST_0_i_10_n_0 ;
  wire \alu_result[10]_INST_0_i_11_n_0 ;
  wire \alu_result[10]_INST_0_i_12_n_0 ;
  wire \alu_result[10]_INST_0_i_13_n_0 ;
  wire \alu_result[10]_INST_0_i_1_n_0 ;
  wire \alu_result[10]_INST_0_i_2_n_0 ;
  wire \alu_result[10]_INST_0_i_3_n_0 ;
  wire \alu_result[10]_INST_0_i_4_n_0 ;
  wire \alu_result[10]_INST_0_i_5_n_0 ;
  wire \alu_result[10]_INST_0_i_6_n_0 ;
  wire \alu_result[10]_INST_0_i_7_n_0 ;
  wire \alu_result[10]_INST_0_i_8_n_0 ;
  wire \alu_result[11]_INST_0_i_10_n_0 ;
  wire \alu_result[11]_INST_0_i_11_n_0 ;
  wire \alu_result[11]_INST_0_i_12_n_0 ;
  wire \alu_result[11]_INST_0_i_13_n_0 ;
  wire \alu_result[11]_INST_0_i_14_n_0 ;
  wire \alu_result[11]_INST_0_i_15_n_0 ;
  wire \alu_result[11]_INST_0_i_16_n_0 ;
  wire \alu_result[11]_INST_0_i_17_n_0 ;
  wire \alu_result[11]_INST_0_i_18_n_0 ;
  wire \alu_result[11]_INST_0_i_19_n_0 ;
  wire \alu_result[11]_INST_0_i_1_n_0 ;
  wire \alu_result[11]_INST_0_i_20_n_0 ;
  wire \alu_result[11]_INST_0_i_21_n_0 ;
  wire \alu_result[11]_INST_0_i_22_n_0 ;
  wire \alu_result[11]_INST_0_i_23_n_0 ;
  wire \alu_result[11]_INST_0_i_24_n_0 ;
  wire \alu_result[11]_INST_0_i_2_n_0 ;
  wire \alu_result[11]_INST_0_i_3_n_0 ;
  wire \alu_result[11]_INST_0_i_4_n_0 ;
  wire \alu_result[11]_INST_0_i_5_n_0 ;
  wire \alu_result[11]_INST_0_i_6_n_0 ;
  wire \alu_result[11]_INST_0_i_7_n_0 ;
  wire \alu_result[11]_INST_0_i_8_n_0 ;
  wire \alu_result[12]_INST_0_i_10_n_0 ;
  wire \alu_result[12]_INST_0_i_11_n_0 ;
  wire \alu_result[12]_INST_0_i_12_n_0 ;
  wire \alu_result[12]_INST_0_i_13_n_0 ;
  wire \alu_result[12]_INST_0_i_1_n_0 ;
  wire \alu_result[12]_INST_0_i_2_n_0 ;
  wire \alu_result[12]_INST_0_i_3_n_0 ;
  wire \alu_result[12]_INST_0_i_4_n_0 ;
  wire \alu_result[12]_INST_0_i_5_n_0 ;
  wire \alu_result[12]_INST_0_i_6_n_0 ;
  wire \alu_result[12]_INST_0_i_7_n_0 ;
  wire \alu_result[12]_INST_0_i_8_n_0 ;
  wire \alu_result[13]_INST_0_i_10_n_0 ;
  wire \alu_result[13]_INST_0_i_11_n_0 ;
  wire \alu_result[13]_INST_0_i_12_n_0 ;
  wire \alu_result[13]_INST_0_i_13_n_0 ;
  wire \alu_result[13]_INST_0_i_1_n_0 ;
  wire \alu_result[13]_INST_0_i_2_n_0 ;
  wire \alu_result[13]_INST_0_i_3_n_0 ;
  wire \alu_result[13]_INST_0_i_4_n_0 ;
  wire \alu_result[13]_INST_0_i_5_n_0 ;
  wire \alu_result[13]_INST_0_i_6_n_0 ;
  wire \alu_result[13]_INST_0_i_7_n_0 ;
  wire \alu_result[13]_INST_0_i_8_n_0 ;
  wire \alu_result[14]_INST_0_i_10_n_0 ;
  wire \alu_result[14]_INST_0_i_11_n_0 ;
  wire \alu_result[14]_INST_0_i_12_n_0 ;
  wire \alu_result[14]_INST_0_i_13_n_0 ;
  wire \alu_result[14]_INST_0_i_1_n_0 ;
  wire \alu_result[14]_INST_0_i_2_n_0 ;
  wire \alu_result[14]_INST_0_i_3_n_0 ;
  wire \alu_result[14]_INST_0_i_4_n_0 ;
  wire \alu_result[14]_INST_0_i_5_n_0 ;
  wire \alu_result[14]_INST_0_i_6_n_0 ;
  wire \alu_result[14]_INST_0_i_7_n_0 ;
  wire \alu_result[14]_INST_0_i_8_n_0 ;
  wire \alu_result[15]_INST_0_i_10_n_0 ;
  wire \alu_result[15]_INST_0_i_11_n_0 ;
  wire \alu_result[15]_INST_0_i_12_n_0 ;
  wire \alu_result[15]_INST_0_i_13_n_0 ;
  wire \alu_result[15]_INST_0_i_14_n_0 ;
  wire \alu_result[15]_INST_0_i_15_n_0 ;
  wire \alu_result[15]_INST_0_i_16_n_0 ;
  wire \alu_result[15]_INST_0_i_17_n_0 ;
  wire \alu_result[15]_INST_0_i_18_n_0 ;
  wire \alu_result[15]_INST_0_i_19_n_0 ;
  wire \alu_result[15]_INST_0_i_1_n_0 ;
  wire \alu_result[15]_INST_0_i_20_n_0 ;
  wire \alu_result[15]_INST_0_i_21_n_0 ;
  wire \alu_result[15]_INST_0_i_22_n_0 ;
  wire \alu_result[15]_INST_0_i_23_n_0 ;
  wire \alu_result[15]_INST_0_i_24_n_0 ;
  wire \alu_result[15]_INST_0_i_2_n_0 ;
  wire \alu_result[15]_INST_0_i_3_n_0 ;
  wire \alu_result[15]_INST_0_i_4_n_0 ;
  wire \alu_result[15]_INST_0_i_5_n_0 ;
  wire \alu_result[15]_INST_0_i_6_n_0 ;
  wire \alu_result[15]_INST_0_i_7_n_0 ;
  wire \alu_result[15]_INST_0_i_8_n_0 ;
  wire \alu_result[16]_INST_0_i_10_n_0 ;
  wire \alu_result[16]_INST_0_i_11_n_0 ;
  wire \alu_result[16]_INST_0_i_12_n_0 ;
  wire \alu_result[16]_INST_0_i_13_n_0 ;
  wire \alu_result[16]_INST_0_i_14_n_0 ;
  wire \alu_result[16]_INST_0_i_15_n_0 ;
  wire \alu_result[16]_INST_0_i_1_n_0 ;
  wire \alu_result[16]_INST_0_i_2_n_0 ;
  wire \alu_result[16]_INST_0_i_3_n_0 ;
  wire \alu_result[16]_INST_0_i_4_n_0 ;
  wire \alu_result[16]_INST_0_i_5_n_0 ;
  wire \alu_result[16]_INST_0_i_6_n_0 ;
  wire \alu_result[16]_INST_0_i_7_n_0 ;
  wire \alu_result[16]_INST_0_i_8_n_0 ;
  wire \alu_result[17]_INST_0_i_10_n_0 ;
  wire \alu_result[17]_INST_0_i_11_n_0 ;
  wire \alu_result[17]_INST_0_i_12_n_0 ;
  wire \alu_result[17]_INST_0_i_13_n_0 ;
  wire \alu_result[17]_INST_0_i_14_n_0 ;
  wire \alu_result[17]_INST_0_i_15_n_0 ;
  wire \alu_result[17]_INST_0_i_1_n_0 ;
  wire \alu_result[17]_INST_0_i_2_n_0 ;
  wire \alu_result[17]_INST_0_i_3_n_0 ;
  wire \alu_result[17]_INST_0_i_4_n_0 ;
  wire \alu_result[17]_INST_0_i_5_n_0 ;
  wire \alu_result[17]_INST_0_i_6_n_0 ;
  wire \alu_result[17]_INST_0_i_7_n_0 ;
  wire \alu_result[17]_INST_0_i_8_n_0 ;
  wire \alu_result[18]_INST_0_i_10_n_0 ;
  wire \alu_result[18]_INST_0_i_11_n_0 ;
  wire \alu_result[18]_INST_0_i_12_n_0 ;
  wire \alu_result[18]_INST_0_i_13_n_0 ;
  wire \alu_result[18]_INST_0_i_14_n_0 ;
  wire \alu_result[18]_INST_0_i_15_n_0 ;
  wire \alu_result[18]_INST_0_i_1_n_0 ;
  wire \alu_result[18]_INST_0_i_2_n_0 ;
  wire \alu_result[18]_INST_0_i_3_n_0 ;
  wire \alu_result[18]_INST_0_i_4_n_0 ;
  wire \alu_result[18]_INST_0_i_5_n_0 ;
  wire \alu_result[18]_INST_0_i_6_n_0 ;
  wire \alu_result[18]_INST_0_i_7_n_0 ;
  wire \alu_result[18]_INST_0_i_8_n_0 ;
  wire \alu_result[19]_INST_0_i_10_n_0 ;
  wire \alu_result[19]_INST_0_i_11_n_0 ;
  wire \alu_result[19]_INST_0_i_12_n_0 ;
  wire \alu_result[19]_INST_0_i_13_n_0 ;
  wire \alu_result[19]_INST_0_i_14_n_0 ;
  wire \alu_result[19]_INST_0_i_15_n_0 ;
  wire \alu_result[19]_INST_0_i_16_n_0 ;
  wire \alu_result[19]_INST_0_i_17_n_0 ;
  wire \alu_result[19]_INST_0_i_18_n_0 ;
  wire \alu_result[19]_INST_0_i_19_n_0 ;
  wire \alu_result[19]_INST_0_i_1_n_0 ;
  wire \alu_result[19]_INST_0_i_20_n_0 ;
  wire \alu_result[19]_INST_0_i_21_n_0 ;
  wire \alu_result[19]_INST_0_i_22_n_0 ;
  wire \alu_result[19]_INST_0_i_23_n_0 ;
  wire \alu_result[19]_INST_0_i_24_n_0 ;
  wire \alu_result[19]_INST_0_i_25_n_0 ;
  wire \alu_result[19]_INST_0_i_2_n_0 ;
  wire \alu_result[19]_INST_0_i_3_n_0 ;
  wire \alu_result[19]_INST_0_i_4_n_0 ;
  wire \alu_result[19]_INST_0_i_5_n_0 ;
  wire \alu_result[19]_INST_0_i_6_n_0 ;
  wire \alu_result[19]_INST_0_i_7_n_0 ;
  wire \alu_result[19]_INST_0_i_8_n_0 ;
  wire \alu_result[1]_INST_0_i_10_n_0 ;
  wire \alu_result[1]_INST_0_i_11_n_0 ;
  wire \alu_result[1]_INST_0_i_1_n_0 ;
  wire \alu_result[1]_INST_0_i_2_n_0 ;
  wire \alu_result[1]_INST_0_i_3_n_0 ;
  wire \alu_result[1]_INST_0_i_4_n_0 ;
  wire \alu_result[1]_INST_0_i_5_n_0 ;
  wire \alu_result[1]_INST_0_i_6_n_0 ;
  wire \alu_result[1]_INST_0_i_7_n_0 ;
  wire \alu_result[1]_INST_0_i_8_n_0 ;
  wire \alu_result[1]_INST_0_i_9_n_0 ;
  wire \alu_result[20]_INST_0_i_10_n_0 ;
  wire \alu_result[20]_INST_0_i_11_n_0 ;
  wire \alu_result[20]_INST_0_i_12_n_0 ;
  wire \alu_result[20]_INST_0_i_13_n_0 ;
  wire \alu_result[20]_INST_0_i_14_n_0 ;
  wire \alu_result[20]_INST_0_i_1_n_0 ;
  wire \alu_result[20]_INST_0_i_2_n_0 ;
  wire \alu_result[20]_INST_0_i_3_n_0 ;
  wire \alu_result[20]_INST_0_i_4_n_0 ;
  wire \alu_result[20]_INST_0_i_5_n_0 ;
  wire \alu_result[20]_INST_0_i_6_n_0 ;
  wire \alu_result[20]_INST_0_i_7_n_0 ;
  wire \alu_result[20]_INST_0_i_8_n_0 ;
  wire \alu_result[21]_INST_0_i_10_n_0 ;
  wire \alu_result[21]_INST_0_i_11_n_0 ;
  wire \alu_result[21]_INST_0_i_12_n_0 ;
  wire \alu_result[21]_INST_0_i_13_n_0 ;
  wire \alu_result[21]_INST_0_i_14_n_0 ;
  wire \alu_result[21]_INST_0_i_1_n_0 ;
  wire \alu_result[21]_INST_0_i_2_n_0 ;
  wire \alu_result[21]_INST_0_i_3_n_0 ;
  wire \alu_result[21]_INST_0_i_4_n_0 ;
  wire \alu_result[21]_INST_0_i_5_n_0 ;
  wire \alu_result[21]_INST_0_i_6_n_0 ;
  wire \alu_result[21]_INST_0_i_7_n_0 ;
  wire \alu_result[21]_INST_0_i_8_n_0 ;
  wire \alu_result[22]_INST_0_i_10_n_0 ;
  wire \alu_result[22]_INST_0_i_11_n_0 ;
  wire \alu_result[22]_INST_0_i_12_n_0 ;
  wire \alu_result[22]_INST_0_i_13_n_0 ;
  wire \alu_result[22]_INST_0_i_14_n_0 ;
  wire \alu_result[22]_INST_0_i_1_n_0 ;
  wire \alu_result[22]_INST_0_i_2_n_0 ;
  wire \alu_result[22]_INST_0_i_3_n_0 ;
  wire \alu_result[22]_INST_0_i_4_n_0 ;
  wire \alu_result[22]_INST_0_i_5_n_0 ;
  wire \alu_result[22]_INST_0_i_6_n_0 ;
  wire \alu_result[22]_INST_0_i_7_n_0 ;
  wire \alu_result[22]_INST_0_i_8_n_0 ;
  wire \alu_result[23]_INST_0_i_10_n_0 ;
  wire \alu_result[23]_INST_0_i_11_n_0 ;
  wire \alu_result[23]_INST_0_i_12_n_0 ;
  wire \alu_result[23]_INST_0_i_13_n_0 ;
  wire \alu_result[23]_INST_0_i_14_n_0 ;
  wire \alu_result[23]_INST_0_i_15_n_0 ;
  wire \alu_result[23]_INST_0_i_16_n_0 ;
  wire \alu_result[23]_INST_0_i_17_n_0 ;
  wire \alu_result[23]_INST_0_i_18_n_0 ;
  wire \alu_result[23]_INST_0_i_19_n_0 ;
  wire \alu_result[23]_INST_0_i_1_n_0 ;
  wire \alu_result[23]_INST_0_i_20_n_0 ;
  wire \alu_result[23]_INST_0_i_21_n_0 ;
  wire \alu_result[23]_INST_0_i_22_n_0 ;
  wire \alu_result[23]_INST_0_i_23_n_0 ;
  wire \alu_result[23]_INST_0_i_2_n_0 ;
  wire \alu_result[23]_INST_0_i_3_n_0 ;
  wire \alu_result[23]_INST_0_i_4_n_0 ;
  wire \alu_result[23]_INST_0_i_5_n_0 ;
  wire \alu_result[23]_INST_0_i_6_n_0 ;
  wire \alu_result[23]_INST_0_i_7_n_0 ;
  wire \alu_result[23]_INST_0_i_8_n_0 ;
  wire \alu_result[24]_INST_0_i_10_n_0 ;
  wire \alu_result[24]_INST_0_i_11_n_0 ;
  wire \alu_result[24]_INST_0_i_12_n_0 ;
  wire \alu_result[24]_INST_0_i_13_n_0 ;
  wire \alu_result[24]_INST_0_i_1_n_0 ;
  wire \alu_result[24]_INST_0_i_2_n_0 ;
  wire \alu_result[24]_INST_0_i_3_n_0 ;
  wire \alu_result[24]_INST_0_i_4_n_0 ;
  wire \alu_result[24]_INST_0_i_5_n_0 ;
  wire \alu_result[24]_INST_0_i_6_n_0 ;
  wire \alu_result[24]_INST_0_i_7_n_0 ;
  wire \alu_result[24]_INST_0_i_8_n_0 ;
  wire \alu_result[25]_INST_0_i_10_n_0 ;
  wire \alu_result[25]_INST_0_i_11_n_0 ;
  wire \alu_result[25]_INST_0_i_12_n_0 ;
  wire \alu_result[25]_INST_0_i_13_n_0 ;
  wire \alu_result[25]_INST_0_i_1_n_0 ;
  wire \alu_result[25]_INST_0_i_2_n_0 ;
  wire \alu_result[25]_INST_0_i_3_n_0 ;
  wire \alu_result[25]_INST_0_i_4_n_0 ;
  wire \alu_result[25]_INST_0_i_5_n_0 ;
  wire \alu_result[25]_INST_0_i_6_n_0 ;
  wire \alu_result[25]_INST_0_i_7_n_0 ;
  wire \alu_result[25]_INST_0_i_8_n_0 ;
  wire \alu_result[26]_INST_0_i_10_n_0 ;
  wire \alu_result[26]_INST_0_i_11_n_0 ;
  wire \alu_result[26]_INST_0_i_12_n_0 ;
  wire \alu_result[26]_INST_0_i_1_n_0 ;
  wire \alu_result[26]_INST_0_i_2_n_0 ;
  wire \alu_result[26]_INST_0_i_3_n_0 ;
  wire \alu_result[26]_INST_0_i_4_n_0 ;
  wire \alu_result[26]_INST_0_i_5_n_0 ;
  wire \alu_result[26]_INST_0_i_6_n_0 ;
  wire \alu_result[26]_INST_0_i_7_n_0 ;
  wire \alu_result[26]_INST_0_i_8_n_0 ;
  wire \alu_result[27]_INST_0_i_10_n_0 ;
  wire \alu_result[27]_INST_0_i_11_n_0 ;
  wire \alu_result[27]_INST_0_i_12_n_0 ;
  wire \alu_result[27]_INST_0_i_13_n_0 ;
  wire \alu_result[27]_INST_0_i_1_n_0 ;
  wire \alu_result[27]_INST_0_i_2_n_0 ;
  wire \alu_result[27]_INST_0_i_3_n_0 ;
  wire \alu_result[27]_INST_0_i_4_n_0 ;
  wire \alu_result[27]_INST_0_i_5_n_0 ;
  wire \alu_result[27]_INST_0_i_6_n_0 ;
  wire \alu_result[27]_INST_0_i_7_n_0 ;
  wire \alu_result[27]_INST_0_i_8_n_0 ;
  wire \alu_result[28]_INST_0_i_10_n_0 ;
  wire \alu_result[28]_INST_0_i_11_n_0 ;
  wire \alu_result[28]_INST_0_i_12_n_0 ;
  wire \alu_result[28]_INST_0_i_13_n_0 ;
  wire \alu_result[28]_INST_0_i_1_n_0 ;
  wire \alu_result[28]_INST_0_i_2_n_0 ;
  wire \alu_result[28]_INST_0_i_3_n_0 ;
  wire \alu_result[28]_INST_0_i_4_n_0 ;
  wire \alu_result[28]_INST_0_i_5_n_0 ;
  wire \alu_result[28]_INST_0_i_6_n_0 ;
  wire \alu_result[28]_INST_0_i_7_n_0 ;
  wire \alu_result[28]_INST_0_i_8_n_0 ;
  wire \alu_result[29]_INST_0_i_10_n_0 ;
  wire \alu_result[29]_INST_0_i_11_n_0 ;
  wire \alu_result[29]_INST_0_i_12_n_0 ;
  wire \alu_result[29]_INST_0_i_14_n_0 ;
  wire \alu_result[29]_INST_0_i_15_n_0 ;
  wire \alu_result[29]_INST_0_i_1_n_0 ;
  wire \alu_result[29]_INST_0_i_2_n_0 ;
  wire \alu_result[29]_INST_0_i_3_n_0 ;
  wire \alu_result[29]_INST_0_i_4_n_0 ;
  wire \alu_result[29]_INST_0_i_5_n_0 ;
  wire \alu_result[29]_INST_0_i_6_n_0 ;
  wire \alu_result[29]_INST_0_i_7_n_0 ;
  wire \alu_result[29]_INST_0_i_8_n_0 ;
  wire \alu_result[29]_INST_0_i_9_n_0 ;
  wire \alu_result[2]_INST_0_i_10_n_0 ;
  wire \alu_result[2]_INST_0_i_11_n_0 ;
  wire \alu_result[2]_INST_0_i_1_n_0 ;
  wire \alu_result[2]_INST_0_i_2_n_0 ;
  wire \alu_result[2]_INST_0_i_3_n_0 ;
  wire \alu_result[2]_INST_0_i_4_n_0 ;
  wire \alu_result[2]_INST_0_i_5_n_0 ;
  wire \alu_result[2]_INST_0_i_6_n_0 ;
  wire \alu_result[2]_INST_0_i_7_n_0 ;
  wire \alu_result[2]_INST_0_i_8_n_0 ;
  wire \alu_result[2]_INST_0_i_9_n_0 ;
  wire \alu_result[30]_INST_0_i_10_n_0 ;
  wire \alu_result[30]_INST_0_i_11_n_0 ;
  wire \alu_result[30]_INST_0_i_12_n_0 ;
  wire \alu_result[30]_INST_0_i_13_n_0 ;
  wire \alu_result[30]_INST_0_i_14_n_0 ;
  wire \alu_result[30]_INST_0_i_15_n_0 ;
  wire \alu_result[30]_INST_0_i_16_n_0 ;
  wire \alu_result[30]_INST_0_i_17_n_0 ;
  wire \alu_result[30]_INST_0_i_18_n_0 ;
  wire \alu_result[30]_INST_0_i_19_n_0 ;
  wire \alu_result[30]_INST_0_i_1_n_0 ;
  wire \alu_result[30]_INST_0_i_20_n_0 ;
  wire \alu_result[30]_INST_0_i_21_n_0 ;
  wire \alu_result[30]_INST_0_i_22_n_0 ;
  wire \alu_result[30]_INST_0_i_23_n_0 ;
  wire \alu_result[30]_INST_0_i_24_n_0 ;
  wire \alu_result[30]_INST_0_i_25_n_0 ;
  wire \alu_result[30]_INST_0_i_26_n_0 ;
  wire \alu_result[30]_INST_0_i_27_n_0 ;
  wire \alu_result[30]_INST_0_i_28_n_0 ;
  wire \alu_result[30]_INST_0_i_29_n_0 ;
  wire \alu_result[30]_INST_0_i_2_n_0 ;
  wire \alu_result[30]_INST_0_i_30_n_0 ;
  wire \alu_result[30]_INST_0_i_31_n_0 ;
  wire \alu_result[30]_INST_0_i_32_n_0 ;
  wire \alu_result[30]_INST_0_i_3_n_0 ;
  wire \alu_result[30]_INST_0_i_4_n_0 ;
  wire \alu_result[30]_INST_0_i_7_n_0 ;
  wire \alu_result[30]_INST_0_i_8_n_0 ;
  wire \alu_result[30]_INST_0_i_9_n_0 ;
  wire \alu_result[31]_INST_0_i_10_n_0 ;
  wire \alu_result[31]_INST_0_i_11_n_0 ;
  wire \alu_result[31]_INST_0_i_12_n_0 ;
  wire \alu_result[31]_INST_0_i_13_n_0 ;
  wire \alu_result[31]_INST_0_i_14_n_0 ;
  wire \alu_result[31]_INST_0_i_15_n_0 ;
  wire \alu_result[31]_INST_0_i_16_n_0 ;
  wire \alu_result[31]_INST_0_i_17_n_0 ;
  wire \alu_result[31]_INST_0_i_18_n_0 ;
  wire \alu_result[31]_INST_0_i_19_n_0 ;
  wire \alu_result[31]_INST_0_i_1_n_0 ;
  wire \alu_result[31]_INST_0_i_20_n_0 ;
  wire \alu_result[31]_INST_0_i_21_n_0 ;
  wire \alu_result[31]_INST_0_i_22_n_0 ;
  wire \alu_result[31]_INST_0_i_23_n_0 ;
  wire \alu_result[31]_INST_0_i_24_n_0 ;
  wire \alu_result[31]_INST_0_i_25_n_0 ;
  wire \alu_result[31]_INST_0_i_26_n_0 ;
  wire \alu_result[31]_INST_0_i_27_n_0 ;
  wire \alu_result[31]_INST_0_i_2_n_0 ;
  wire \alu_result[31]_INST_0_i_3_n_0 ;
  wire \alu_result[31]_INST_0_i_4_n_0 ;
  wire \alu_result[31]_INST_0_i_5_n_0 ;
  wire \alu_result[31]_INST_0_i_6_n_0 ;
  wire \alu_result[31]_INST_0_i_7_n_0 ;
  wire \alu_result[31]_INST_0_i_8_n_0 ;
  wire \alu_result[31]_INST_0_i_9_n_0 ;
  wire \alu_result[3]_INST_0_i_10_n_0 ;
  wire \alu_result[3]_INST_0_i_11_n_0 ;
  wire \alu_result[3]_INST_0_i_12_n_0 ;
  wire \alu_result[3]_INST_0_i_13_n_0 ;
  wire \alu_result[3]_INST_0_i_14_n_0 ;
  wire \alu_result[3]_INST_0_i_15_n_0 ;
  wire \alu_result[3]_INST_0_i_16_n_0 ;
  wire \alu_result[3]_INST_0_i_17_n_0 ;
  wire \alu_result[3]_INST_0_i_18_n_0 ;
  wire \alu_result[3]_INST_0_i_19_n_0 ;
  wire \alu_result[3]_INST_0_i_1_n_0 ;
  wire \alu_result[3]_INST_0_i_20_n_0 ;
  wire \alu_result[3]_INST_0_i_21_n_0 ;
  wire \alu_result[3]_INST_0_i_22_n_0 ;
  wire \alu_result[3]_INST_0_i_2_n_0 ;
  wire \alu_result[3]_INST_0_i_3_n_0 ;
  wire \alu_result[3]_INST_0_i_4_n_0 ;
  wire \alu_result[3]_INST_0_i_5_n_0 ;
  wire \alu_result[3]_INST_0_i_6_n_0 ;
  wire \alu_result[3]_INST_0_i_7_n_0 ;
  wire \alu_result[3]_INST_0_i_8_n_0 ;
  wire \alu_result[3]_INST_0_i_9_n_0 ;
  wire \alu_result[4]_INST_0_i_10_n_0 ;
  wire \alu_result[4]_INST_0_i_11_n_0 ;
  wire \alu_result[4]_INST_0_i_12_n_0 ;
  wire \alu_result[4]_INST_0_i_13_n_0 ;
  wire \alu_result[4]_INST_0_i_14_n_0 ;
  wire \alu_result[4]_INST_0_i_15_n_0 ;
  wire \alu_result[4]_INST_0_i_16_n_0 ;
  wire \alu_result[4]_INST_0_i_17_n_0 ;
  wire \alu_result[4]_INST_0_i_18_n_0 ;
  wire \alu_result[4]_INST_0_i_19_n_0 ;
  wire \alu_result[4]_INST_0_i_1_n_0 ;
  wire \alu_result[4]_INST_0_i_20_n_0 ;
  wire \alu_result[4]_INST_0_i_21_n_0 ;
  wire \alu_result[4]_INST_0_i_2_n_0 ;
  wire \alu_result[4]_INST_0_i_3_n_0 ;
  wire \alu_result[4]_INST_0_i_4_n_0 ;
  wire \alu_result[4]_INST_0_i_5_n_0 ;
  wire \alu_result[4]_INST_0_i_6_n_0 ;
  wire \alu_result[4]_INST_0_i_7_n_0 ;
  wire \alu_result[4]_INST_0_i_8_n_0 ;
  wire \alu_result[4]_INST_0_i_9_n_0 ;
  wire \alu_result[5]_INST_0_i_10_n_0 ;
  wire \alu_result[5]_INST_0_i_11_n_0 ;
  wire \alu_result[5]_INST_0_i_1_n_0 ;
  wire \alu_result[5]_INST_0_i_2_n_0 ;
  wire \alu_result[5]_INST_0_i_3_n_0 ;
  wire \alu_result[5]_INST_0_i_4_n_0 ;
  wire \alu_result[5]_INST_0_i_5_n_0 ;
  wire \alu_result[5]_INST_0_i_6_n_0 ;
  wire \alu_result[5]_INST_0_i_7_n_0 ;
  wire \alu_result[5]_INST_0_i_8_n_0 ;
  wire \alu_result[6]_INST_0_i_10_n_0 ;
  wire \alu_result[6]_INST_0_i_11_n_0 ;
  wire \alu_result[6]_INST_0_i_1_n_0 ;
  wire \alu_result[6]_INST_0_i_2_n_0 ;
  wire \alu_result[6]_INST_0_i_3_n_0 ;
  wire \alu_result[6]_INST_0_i_4_n_0 ;
  wire \alu_result[6]_INST_0_i_5_n_0 ;
  wire \alu_result[6]_INST_0_i_6_n_0 ;
  wire \alu_result[6]_INST_0_i_7_n_0 ;
  wire \alu_result[6]_INST_0_i_8_n_0 ;
  wire \alu_result[7]_INST_0_i_10_n_0 ;
  wire \alu_result[7]_INST_0_i_11_n_0 ;
  wire \alu_result[7]_INST_0_i_12_n_0 ;
  wire \alu_result[7]_INST_0_i_1_n_0 ;
  wire \alu_result[7]_INST_0_i_2_n_0 ;
  wire \alu_result[7]_INST_0_i_3_n_0 ;
  wire \alu_result[7]_INST_0_i_4_n_0 ;
  wire \alu_result[7]_INST_0_i_5_n_0 ;
  wire \alu_result[7]_INST_0_i_6_n_0 ;
  wire \alu_result[7]_INST_0_i_7_n_0 ;
  wire \alu_result[7]_INST_0_i_8_n_0 ;
  wire \alu_result[8]_INST_0_i_10_n_0 ;
  wire \alu_result[8]_INST_0_i_11_n_0 ;
  wire \alu_result[8]_INST_0_i_12_n_0 ;
  wire \alu_result[8]_INST_0_i_13_n_0 ;
  wire \alu_result[8]_INST_0_i_14_n_0 ;
  wire \alu_result[8]_INST_0_i_15_n_0 ;
  wire \alu_result[8]_INST_0_i_16_n_0 ;
  wire \alu_result[8]_INST_0_i_1_n_0 ;
  wire \alu_result[8]_INST_0_i_2_n_0 ;
  wire \alu_result[8]_INST_0_i_3_n_0 ;
  wire \alu_result[8]_INST_0_i_4_n_0 ;
  wire \alu_result[8]_INST_0_i_5_n_0 ;
  wire \alu_result[8]_INST_0_i_6_n_0 ;
  wire \alu_result[8]_INST_0_i_7_n_0 ;
  wire \alu_result[8]_INST_0_i_8_n_0 ;
  wire \alu_result[9]_INST_0_i_10_n_0 ;
  wire \alu_result[9]_INST_0_i_11_n_0 ;
  wire \alu_result[9]_INST_0_i_12_n_0 ;
  wire \alu_result[9]_INST_0_i_13_n_0 ;
  wire \alu_result[9]_INST_0_i_14_n_0 ;
  wire \alu_result[9]_INST_0_i_15_n_0 ;
  wire \alu_result[9]_INST_0_i_1_n_0 ;
  wire \alu_result[9]_INST_0_i_2_n_0 ;
  wire \alu_result[9]_INST_0_i_3_n_0 ;
  wire \alu_result[9]_INST_0_i_4_n_0 ;
  wire \alu_result[9]_INST_0_i_5_n_0 ;
  wire \alu_result[9]_INST_0_i_6_n_0 ;
  wire \alu_result[9]_INST_0_i_7_n_0 ;
  wire \alu_result[9]_INST_0_i_8_n_0 ;
  wire alu_zero;
  wire alu_zero_INST_0_i_10_n_0;
  wire alu_zero_INST_0_i_11_n_0;
  wire alu_zero_INST_0_i_12_n_0;
  wire alu_zero_INST_0_i_13_n_0;
  wire alu_zero_INST_0_i_14_n_0;
  wire alu_zero_INST_0_i_15_n_0;
  wire alu_zero_INST_0_i_16_n_0;
  wire alu_zero_INST_0_i_17_n_0;
  wire alu_zero_INST_0_i_18_n_0;
  wire alu_zero_INST_0_i_19_n_0;
  wire alu_zero_INST_0_i_1_n_0;
  wire alu_zero_INST_0_i_20_n_0;
  wire alu_zero_INST_0_i_21_n_0;
  wire alu_zero_INST_0_i_22_n_0;
  wire alu_zero_INST_0_i_23_n_0;
  wire alu_zero_INST_0_i_24_n_0;
  wire alu_zero_INST_0_i_25_n_0;
  wire alu_zero_INST_0_i_26_n_0;
  wire alu_zero_INST_0_i_27_n_0;
  wire alu_zero_INST_0_i_28_n_0;
  wire alu_zero_INST_0_i_29_n_0;
  wire alu_zero_INST_0_i_2_n_0;
  wire alu_zero_INST_0_i_30_n_0;
  wire alu_zero_INST_0_i_31_n_0;
  wire alu_zero_INST_0_i_32_n_0;
  wire alu_zero_INST_0_i_33_n_0;
  wire alu_zero_INST_0_i_34_n_0;
  wire alu_zero_INST_0_i_35_n_0;
  wire alu_zero_INST_0_i_36_n_0;
  wire alu_zero_INST_0_i_37_n_0;
  wire alu_zero_INST_0_i_3_n_0;
  wire alu_zero_INST_0_i_4_n_0;
  wire alu_zero_INST_0_i_5_n_0;
  wire alu_zero_INST_0_i_6_n_0;
  wire alu_zero_INST_0_i_7_n_0;
  wire alu_zero_INST_0_i_8_n_0;
  wire alu_zero_INST_0_i_9_n_0;
  wire [31:0]data0;
  wire [31:0]data1;
  wire data5;
  wire data6;
  wire [29:5]data9;
  wire [31:0]src_A;
  wire [31:0]src_B;
  wire [2:0]\NLW_alu_result[0]_INST_0_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[0]_INST_0_i_12_O_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[0]_INST_0_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[0]_INST_0_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[0]_INST_0_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[0]_INST_0_i_15_O_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[0]_INST_0_i_24_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[0]_INST_0_i_24_O_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[0]_INST_0_i_33_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[0]_INST_0_i_33_O_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[0]_INST_0_i_42_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[0]_INST_0_i_42_O_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[0]_INST_0_i_51_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[0]_INST_0_i_51_O_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[0]_INST_0_i_60_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[0]_INST_0_i_60_O_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[11]_INST_0_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[11]_INST_0_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[15]_INST_0_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[15]_INST_0_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[19]_INST_0_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[19]_INST_0_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[23]_INST_0_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[23]_INST_0_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[30]_INST_0_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[30]_INST_0_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[30]_INST_0_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_result[30]_INST_0_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[3]_INST_0_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[3]_INST_0_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[4]_INST_0_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_alu_result[4]_INST_0_i_6_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFDFDFDFCFCFCFCFC)) 
    \alu_result[0]_INST_0 
       (.I0(alu_op[2]),
        .I1(\alu_result[0]_INST_0_i_1_n_0 ),
        .I2(\alu_result[0]_INST_0_i_2_n_0 ),
        .I3(\alu_result[0]_INST_0_i_3_n_0 ),
        .I4(\alu_result[0]_INST_0_i_4_n_0 ),
        .I5(alu_op[3]),
        .O(alu_result[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \alu_result[0]_INST_0_i_1 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_6_n_0 ),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[0]),
        .I4(\alu_result[0]_INST_0_i_6_n_0 ),
        .I5(\alu_result[0]_INST_0_i_7_n_0 ),
        .O(\alu_result[0]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \alu_result[0]_INST_0_i_10 
       (.I0(\alu_result[31]_INST_0_i_13_n_0 ),
        .I1(\alu_result[31]_INST_0_i_14_n_0 ),
        .I2(\alu_result[31]_INST_0_i_15_n_0 ),
        .O(\alu_result[0]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \alu_result[0]_INST_0_i_11 
       (.I0(\alu_result[6]_INST_0_i_10_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[2]_INST_0_i_9_n_0 ),
        .I3(\alu_result[0]_INST_0_i_14_n_0 ),
        .I4(\alu_result[4]_INST_0_i_21_n_0 ),
        .I5(src_B[1]),
        .O(\alu_result[0]_INST_0_i_11_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_result[0]_INST_0_i_12 
       (.CI(\alu_result[0]_INST_0_i_15_n_0 ),
        .CO({data6,\NLW_alu_result[0]_INST_0_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\alu_result[0]_INST_0_i_16_n_0 ,\alu_result[0]_INST_0_i_17_n_0 ,\alu_result[0]_INST_0_i_18_n_0 ,\alu_result[0]_INST_0_i_19_n_0 }),
        .O(\NLW_alu_result[0]_INST_0_i_12_O_UNCONNECTED [3:0]),
        .S({\alu_result[0]_INST_0_i_20_n_0 ,\alu_result[0]_INST_0_i_21_n_0 ,\alu_result[0]_INST_0_i_22_n_0 ,\alu_result[0]_INST_0_i_23_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_result[0]_INST_0_i_13 
       (.CI(\alu_result[0]_INST_0_i_24_n_0 ),
        .CO({data5,\NLW_alu_result[0]_INST_0_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\alu_result[0]_INST_0_i_25_n_0 ,\alu_result[0]_INST_0_i_26_n_0 ,\alu_result[0]_INST_0_i_27_n_0 ,\alu_result[0]_INST_0_i_28_n_0 }),
        .O(\NLW_alu_result[0]_INST_0_i_13_O_UNCONNECTED [3:0]),
        .S({\alu_result[0]_INST_0_i_29_n_0 ,\alu_result[0]_INST_0_i_30_n_0 ,\alu_result[0]_INST_0_i_31_n_0 ,\alu_result[0]_INST_0_i_32_n_0 }));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[0]_INST_0_i_14 
       (.I0(src_A[0]),
        .I1(src_A[16]),
        .I2(src_B[3]),
        .I3(src_A[24]),
        .I4(src_B[4]),
        .I5(src_A[8]),
        .O(\alu_result[0]_INST_0_i_14_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_result[0]_INST_0_i_15 
       (.CI(\alu_result[0]_INST_0_i_33_n_0 ),
        .CO({\alu_result[0]_INST_0_i_15_n_0 ,\NLW_alu_result[0]_INST_0_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\alu_result[0]_INST_0_i_34_n_0 ,\alu_result[0]_INST_0_i_35_n_0 ,\alu_result[0]_INST_0_i_36_n_0 ,\alu_result[0]_INST_0_i_37_n_0 }),
        .O(\NLW_alu_result[0]_INST_0_i_15_O_UNCONNECTED [3:0]),
        .S({\alu_result[0]_INST_0_i_38_n_0 ,\alu_result[0]_INST_0_i_39_n_0 ,\alu_result[0]_INST_0_i_40_n_0 ,\alu_result[0]_INST_0_i_41_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_16 
       (.I0(src_B[30]),
        .I1(src_A[30]),
        .I2(src_A[31]),
        .I3(src_B[31]),
        .O(\alu_result[0]_INST_0_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_17 
       (.I0(src_B[28]),
        .I1(src_A[28]),
        .I2(src_A[29]),
        .I3(src_B[29]),
        .O(\alu_result[0]_INST_0_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_18 
       (.I0(src_B[26]),
        .I1(src_A[26]),
        .I2(src_A[27]),
        .I3(src_B[27]),
        .O(\alu_result[0]_INST_0_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_19 
       (.I0(src_B[24]),
        .I1(src_A[24]),
        .I2(src_A[25]),
        .I3(src_B[25]),
        .O(\alu_result[0]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h202000000000FF00)) 
    \alu_result[0]_INST_0_i_2 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_A[0]),
        .I3(\alu_result[0]_INST_0_i_8_n_0 ),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\alu_result[0]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_20 
       (.I0(src_B[30]),
        .I1(src_A[30]),
        .I2(src_B[31]),
        .I3(src_A[31]),
        .O(\alu_result[0]_INST_0_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_21 
       (.I0(src_A[28]),
        .I1(src_B[28]),
        .I2(src_A[29]),
        .I3(src_B[29]),
        .O(\alu_result[0]_INST_0_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_22 
       (.I0(src_A[26]),
        .I1(src_B[26]),
        .I2(src_A[27]),
        .I3(src_B[27]),
        .O(\alu_result[0]_INST_0_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_23 
       (.I0(src_A[24]),
        .I1(src_B[24]),
        .I2(src_A[25]),
        .I3(src_B[25]),
        .O(\alu_result[0]_INST_0_i_23_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_result[0]_INST_0_i_24 
       (.CI(\alu_result[0]_INST_0_i_42_n_0 ),
        .CO({\alu_result[0]_INST_0_i_24_n_0 ,\NLW_alu_result[0]_INST_0_i_24_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\alu_result[0]_INST_0_i_43_n_0 ,\alu_result[0]_INST_0_i_44_n_0 ,\alu_result[0]_INST_0_i_45_n_0 ,\alu_result[0]_INST_0_i_46_n_0 }),
        .O(\NLW_alu_result[0]_INST_0_i_24_O_UNCONNECTED [3:0]),
        .S({\alu_result[0]_INST_0_i_47_n_0 ,\alu_result[0]_INST_0_i_48_n_0 ,\alu_result[0]_INST_0_i_49_n_0 ,\alu_result[0]_INST_0_i_50_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_25 
       (.I0(src_B[30]),
        .I1(src_A[30]),
        .I2(src_B[31]),
        .I3(src_A[31]),
        .O(\alu_result[0]_INST_0_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_26 
       (.I0(src_B[28]),
        .I1(src_A[28]),
        .I2(src_A[29]),
        .I3(src_B[29]),
        .O(\alu_result[0]_INST_0_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_27 
       (.I0(src_B[26]),
        .I1(src_A[26]),
        .I2(src_A[27]),
        .I3(src_B[27]),
        .O(\alu_result[0]_INST_0_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_28 
       (.I0(src_B[24]),
        .I1(src_A[24]),
        .I2(src_A[25]),
        .I3(src_B[25]),
        .O(\alu_result[0]_INST_0_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_29 
       (.I0(src_B[30]),
        .I1(src_A[30]),
        .I2(src_B[31]),
        .I3(src_A[31]),
        .O(\alu_result[0]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h02F00200)) 
    \alu_result[0]_INST_0_i_3 
       (.I0(src_B[0]),
        .I1(src_A[0]),
        .I2(alu_op[0]),
        .I3(alu_op[1]),
        .I4(\alu_result[0]_INST_0_i_9_n_0 ),
        .O(\alu_result[0]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_30 
       (.I0(src_A[28]),
        .I1(src_B[28]),
        .I2(src_A[29]),
        .I3(src_B[29]),
        .O(\alu_result[0]_INST_0_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_31 
       (.I0(src_A[26]),
        .I1(src_B[26]),
        .I2(src_A[27]),
        .I3(src_B[27]),
        .O(\alu_result[0]_INST_0_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_32 
       (.I0(src_A[24]),
        .I1(src_B[24]),
        .I2(src_A[25]),
        .I3(src_B[25]),
        .O(\alu_result[0]_INST_0_i_32_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_result[0]_INST_0_i_33 
       (.CI(\alu_result[0]_INST_0_i_51_n_0 ),
        .CO({\alu_result[0]_INST_0_i_33_n_0 ,\NLW_alu_result[0]_INST_0_i_33_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\alu_result[0]_INST_0_i_52_n_0 ,\alu_result[0]_INST_0_i_53_n_0 ,\alu_result[0]_INST_0_i_54_n_0 ,\alu_result[0]_INST_0_i_55_n_0 }),
        .O(\NLW_alu_result[0]_INST_0_i_33_O_UNCONNECTED [3:0]),
        .S({\alu_result[0]_INST_0_i_56_n_0 ,\alu_result[0]_INST_0_i_57_n_0 ,\alu_result[0]_INST_0_i_58_n_0 ,\alu_result[0]_INST_0_i_59_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_34 
       (.I0(src_B[22]),
        .I1(src_A[22]),
        .I2(src_A[23]),
        .I3(src_B[23]),
        .O(\alu_result[0]_INST_0_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_35 
       (.I0(src_B[20]),
        .I1(src_A[20]),
        .I2(src_A[21]),
        .I3(src_B[21]),
        .O(\alu_result[0]_INST_0_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_36 
       (.I0(src_B[18]),
        .I1(src_A[18]),
        .I2(src_A[19]),
        .I3(src_B[19]),
        .O(\alu_result[0]_INST_0_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_37 
       (.I0(src_B[16]),
        .I1(src_A[16]),
        .I2(src_A[17]),
        .I3(src_B[17]),
        .O(\alu_result[0]_INST_0_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_38 
       (.I0(src_A[22]),
        .I1(src_B[22]),
        .I2(src_A[23]),
        .I3(src_B[23]),
        .O(\alu_result[0]_INST_0_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_39 
       (.I0(src_A[20]),
        .I1(src_B[20]),
        .I2(src_A[21]),
        .I3(src_B[21]),
        .O(\alu_result[0]_INST_0_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \alu_result[0]_INST_0_i_4 
       (.I0(alu_op[1]),
        .I1(\alu_result[0]_INST_0_i_10_n_0 ),
        .I2(\alu_result[0]_INST_0_i_11_n_0 ),
        .I3(src_B[0]),
        .I4(\alu_result[1]_INST_0_i_10_n_0 ),
        .O(\alu_result[0]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_40 
       (.I0(src_A[18]),
        .I1(src_B[18]),
        .I2(src_A[19]),
        .I3(src_B[19]),
        .O(\alu_result[0]_INST_0_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_41 
       (.I0(src_A[16]),
        .I1(src_B[16]),
        .I2(src_A[17]),
        .I3(src_B[17]),
        .O(\alu_result[0]_INST_0_i_41_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_result[0]_INST_0_i_42 
       (.CI(\alu_result[0]_INST_0_i_60_n_0 ),
        .CO({\alu_result[0]_INST_0_i_42_n_0 ,\NLW_alu_result[0]_INST_0_i_42_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\alu_result[0]_INST_0_i_61_n_0 ,\alu_result[0]_INST_0_i_62_n_0 ,\alu_result[0]_INST_0_i_63_n_0 ,\alu_result[0]_INST_0_i_64_n_0 }),
        .O(\NLW_alu_result[0]_INST_0_i_42_O_UNCONNECTED [3:0]),
        .S({\alu_result[0]_INST_0_i_65_n_0 ,\alu_result[0]_INST_0_i_66_n_0 ,\alu_result[0]_INST_0_i_67_n_0 ,\alu_result[0]_INST_0_i_68_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_43 
       (.I0(src_B[22]),
        .I1(src_A[22]),
        .I2(src_A[23]),
        .I3(src_B[23]),
        .O(\alu_result[0]_INST_0_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_44 
       (.I0(src_B[20]),
        .I1(src_A[20]),
        .I2(src_A[21]),
        .I3(src_B[21]),
        .O(\alu_result[0]_INST_0_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_45 
       (.I0(src_B[18]),
        .I1(src_A[18]),
        .I2(src_A[19]),
        .I3(src_B[19]),
        .O(\alu_result[0]_INST_0_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_46 
       (.I0(src_B[16]),
        .I1(src_A[16]),
        .I2(src_A[17]),
        .I3(src_B[17]),
        .O(\alu_result[0]_INST_0_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_47 
       (.I0(src_A[22]),
        .I1(src_B[22]),
        .I2(src_A[23]),
        .I3(src_B[23]),
        .O(\alu_result[0]_INST_0_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_48 
       (.I0(src_A[20]),
        .I1(src_B[20]),
        .I2(src_A[21]),
        .I3(src_B[21]),
        .O(\alu_result[0]_INST_0_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_49 
       (.I0(src_A[18]),
        .I1(src_B[18]),
        .I2(src_A[19]),
        .I3(src_B[19]),
        .O(\alu_result[0]_INST_0_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_result[0]_INST_0_i_5 
       (.I0(src_B[3]),
        .I1(src_B[4]),
        .O(\alu_result[0]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_50 
       (.I0(src_A[16]),
        .I1(src_B[16]),
        .I2(src_A[17]),
        .I3(src_B[17]),
        .O(\alu_result[0]_INST_0_i_50_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_result[0]_INST_0_i_51 
       (.CI(1'b0),
        .CO({\alu_result[0]_INST_0_i_51_n_0 ,\NLW_alu_result[0]_INST_0_i_51_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\alu_result[0]_INST_0_i_69_n_0 ,\alu_result[0]_INST_0_i_70_n_0 ,\alu_result[0]_INST_0_i_71_n_0 ,\alu_result[0]_INST_0_i_72_n_0 }),
        .O(\NLW_alu_result[0]_INST_0_i_51_O_UNCONNECTED [3:0]),
        .S({\alu_result[0]_INST_0_i_73_n_0 ,\alu_result[0]_INST_0_i_74_n_0 ,\alu_result[0]_INST_0_i_75_n_0 ,\alu_result[0]_INST_0_i_76_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_52 
       (.I0(src_B[14]),
        .I1(src_A[14]),
        .I2(src_A[15]),
        .I3(src_B[15]),
        .O(\alu_result[0]_INST_0_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_53 
       (.I0(src_B[12]),
        .I1(src_A[12]),
        .I2(src_A[13]),
        .I3(src_B[13]),
        .O(\alu_result[0]_INST_0_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_54 
       (.I0(src_B[10]),
        .I1(src_A[10]),
        .I2(src_A[11]),
        .I3(src_B[11]),
        .O(\alu_result[0]_INST_0_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_55 
       (.I0(src_B[8]),
        .I1(src_A[8]),
        .I2(src_A[9]),
        .I3(src_B[9]),
        .O(\alu_result[0]_INST_0_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_56 
       (.I0(src_B[15]),
        .I1(src_A[15]),
        .I2(src_B[14]),
        .I3(src_A[14]),
        .O(\alu_result[0]_INST_0_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_57 
       (.I0(src_B[13]),
        .I1(src_A[13]),
        .I2(src_B[12]),
        .I3(src_A[12]),
        .O(\alu_result[0]_INST_0_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_58 
       (.I0(src_B[11]),
        .I1(src_A[11]),
        .I2(src_B[10]),
        .I3(src_A[10]),
        .O(\alu_result[0]_INST_0_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_59 
       (.I0(src_B[9]),
        .I1(src_A[9]),
        .I2(src_B[8]),
        .I3(src_A[8]),
        .O(\alu_result[0]_INST_0_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_result[0]_INST_0_i_6 
       (.I0(src_B[1]),
        .I1(src_B[2]),
        .O(\alu_result[0]_INST_0_i_6_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_result[0]_INST_0_i_60 
       (.CI(1'b0),
        .CO({\alu_result[0]_INST_0_i_60_n_0 ,\NLW_alu_result[0]_INST_0_i_60_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\alu_result[0]_INST_0_i_77_n_0 ,\alu_result[0]_INST_0_i_78_n_0 ,\alu_result[0]_INST_0_i_79_n_0 ,\alu_result[0]_INST_0_i_80_n_0 }),
        .O(\NLW_alu_result[0]_INST_0_i_60_O_UNCONNECTED [3:0]),
        .S({\alu_result[0]_INST_0_i_81_n_0 ,\alu_result[0]_INST_0_i_82_n_0 ,\alu_result[0]_INST_0_i_83_n_0 ,\alu_result[0]_INST_0_i_84_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_61 
       (.I0(src_B[14]),
        .I1(src_A[14]),
        .I2(src_A[15]),
        .I3(src_B[15]),
        .O(\alu_result[0]_INST_0_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_62 
       (.I0(src_B[12]),
        .I1(src_A[12]),
        .I2(src_A[13]),
        .I3(src_B[13]),
        .O(\alu_result[0]_INST_0_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_63 
       (.I0(src_B[10]),
        .I1(src_A[10]),
        .I2(src_A[11]),
        .I3(src_B[11]),
        .O(\alu_result[0]_INST_0_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_64 
       (.I0(src_B[8]),
        .I1(src_A[8]),
        .I2(src_A[9]),
        .I3(src_B[9]),
        .O(\alu_result[0]_INST_0_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_65 
       (.I0(src_B[15]),
        .I1(src_A[15]),
        .I2(src_B[14]),
        .I3(src_A[14]),
        .O(\alu_result[0]_INST_0_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_66 
       (.I0(src_B[13]),
        .I1(src_A[13]),
        .I2(src_B[12]),
        .I3(src_A[12]),
        .O(\alu_result[0]_INST_0_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_67 
       (.I0(src_B[11]),
        .I1(src_A[11]),
        .I2(src_B[10]),
        .I3(src_A[10]),
        .O(\alu_result[0]_INST_0_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_68 
       (.I0(src_B[9]),
        .I1(src_A[9]),
        .I2(src_B[8]),
        .I3(src_A[8]),
        .O(\alu_result[0]_INST_0_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_69 
       (.I0(src_B[6]),
        .I1(src_A[6]),
        .I2(src_A[7]),
        .I3(src_B[7]),
        .O(\alu_result[0]_INST_0_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h33338BB800008BB8)) 
    \alu_result[0]_INST_0_i_7 
       (.I0(data6),
        .I1(alu_op[1]),
        .I2(src_B[0]),
        .I3(src_A[0]),
        .I4(alu_op[0]),
        .I5(data5),
        .O(\alu_result[0]_INST_0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_70 
       (.I0(src_B[4]),
        .I1(src_A[4]),
        .I2(src_A[5]),
        .I3(src_B[5]),
        .O(\alu_result[0]_INST_0_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_71 
       (.I0(src_B[2]),
        .I1(src_A[2]),
        .I2(src_A[3]),
        .I3(src_B[3]),
        .O(\alu_result[0]_INST_0_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_72 
       (.I0(src_B[0]),
        .I1(src_A[0]),
        .I2(src_A[1]),
        .I3(src_B[1]),
        .O(\alu_result[0]_INST_0_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_73 
       (.I0(src_B[7]),
        .I1(src_A[7]),
        .I2(src_B[6]),
        .I3(src_A[6]),
        .O(\alu_result[0]_INST_0_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_74 
       (.I0(src_B[5]),
        .I1(src_A[5]),
        .I2(src_B[4]),
        .I3(src_A[4]),
        .O(\alu_result[0]_INST_0_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_75 
       (.I0(src_B[3]),
        .I1(src_A[3]),
        .I2(src_B[2]),
        .I3(src_A[2]),
        .O(\alu_result[0]_INST_0_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_76 
       (.I0(src_B[1]),
        .I1(src_A[1]),
        .I2(src_B[0]),
        .I3(src_A[0]),
        .O(\alu_result[0]_INST_0_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_77 
       (.I0(src_B[6]),
        .I1(src_A[6]),
        .I2(src_A[7]),
        .I3(src_B[7]),
        .O(\alu_result[0]_INST_0_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_78 
       (.I0(src_B[4]),
        .I1(src_A[4]),
        .I2(src_A[5]),
        .I3(src_B[5]),
        .O(\alu_result[0]_INST_0_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_79 
       (.I0(src_B[2]),
        .I1(src_A[2]),
        .I2(src_A[3]),
        .I3(src_B[3]),
        .O(\alu_result[0]_INST_0_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0AFC0C0A0A)) 
    \alu_result[0]_INST_0_i_8 
       (.I0(data0[0]),
        .I1(data1[0]),
        .I2(alu_op[1]),
        .I3(src_B[0]),
        .I4(alu_op[0]),
        .I5(src_A[0]),
        .O(\alu_result[0]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_result[0]_INST_0_i_80 
       (.I0(src_B[0]),
        .I1(src_A[0]),
        .I2(src_A[1]),
        .I3(src_B[1]),
        .O(\alu_result[0]_INST_0_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_81 
       (.I0(src_B[7]),
        .I1(src_A[7]),
        .I2(src_B[6]),
        .I3(src_A[6]),
        .O(\alu_result[0]_INST_0_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_82 
       (.I0(src_B[5]),
        .I1(src_A[5]),
        .I2(src_B[4]),
        .I3(src_A[4]),
        .O(\alu_result[0]_INST_0_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_83 
       (.I0(src_B[3]),
        .I1(src_A[3]),
        .I2(src_B[2]),
        .I3(src_A[2]),
        .O(\alu_result[0]_INST_0_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_result[0]_INST_0_i_84 
       (.I0(src_B[1]),
        .I1(src_A[1]),
        .I2(src_B[0]),
        .I3(src_A[0]),
        .O(\alu_result[0]_INST_0_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \alu_result[0]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[31]_INST_0_i_15_n_0 ),
        .I2(\alu_result[31]_INST_0_i_14_n_0 ),
        .I3(\alu_result[31]_INST_0_i_13_n_0 ),
        .O(\alu_result[0]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[10]_INST_0 
       (.I0(\alu_result[10]_INST_0_i_1_n_0 ),
        .I1(\alu_result[10]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[10]_INST_0_i_3_n_0 ),
        .I4(\alu_result[10]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[10]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[10]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[10]_INST_0_i_5_n_0 ),
        .O(\alu_result[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \alu_result[10]_INST_0_i_10 
       (.I0(src_A[22]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(\alu_result[10]_INST_0_i_12_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[8]_INST_0_i_12_n_0 ),
        .O(\alu_result[10]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[10]_INST_0_i_11 
       (.I0(\alu_result[16]_INST_0_i_15_n_0 ),
        .I1(\alu_result[12]_INST_0_i_13_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[14]_INST_0_i_13_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[10]_INST_0_i_13_n_0 ),
        .O(\alu_result[10]_INST_0_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[10]_INST_0_i_12 
       (.I0(src_A[30]),
        .I1(src_B[4]),
        .I2(src_A[14]),
        .O(\alu_result[10]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_result[10]_INST_0_i_13 
       (.I0(src_A[18]),
        .I1(src_A[31]),
        .I2(src_B[3]),
        .I3(src_A[26]),
        .I4(src_B[4]),
        .I5(src_A[10]),
        .O(\alu_result[10]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[10]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[10]_INST_0_i_6_n_0 ),
        .I2(\alu_result[10]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[11]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[10]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[10]_INST_0_i_3 
       (.I0(src_B[10]),
        .I1(src_A[10]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[10]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[10]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[10]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[11]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[10]),
        .O(\alu_result[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[10]_INST_0_i_5 
       (.I0(data0[10]),
        .I1(data1[10]),
        .I2(alu_op[1]),
        .I3(src_B[10]),
        .I4(src_A[10]),
        .I5(alu_op[0]),
        .O(\alu_result[10]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[10]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[10]),
        .I3(src_A[10]),
        .O(\alu_result[10]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \alu_result[10]_INST_0_i_7 
       (.I0(src_A[3]),
        .I1(src_B[2]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[7]),
        .I4(src_B[1]),
        .I5(\alu_result[12]_INST_0_i_10_n_0 ),
        .O(\alu_result[10]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[10]_INST_0_i_8 
       (.I0(\alu_result[12]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[10]_INST_0_i_10_n_0 ),
        .O(\alu_result[10]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[10]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[10]_INST_0_i_11_n_0 ),
        .I2(\alu_result[11]_INST_0_i_14_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[10]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[11]_INST_0 
       (.I0(\alu_result[11]_INST_0_i_1_n_0 ),
        .I1(\alu_result[11]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[11]_INST_0_i_3_n_0 ),
        .I4(\alu_result[11]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[11]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[11]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[11]_INST_0_i_5_n_0 ),
        .O(\alu_result[11]_INST_0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[11]_INST_0_i_10 
       (.CI(\alu_result[4]_INST_0_i_5_n_0 ),
        .CO({\alu_result[11]_INST_0_i_10_n_0 ,\NLW_alu_result[11]_INST_0_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[11:8]),
        .O(data0[11:8]),
        .S({\alu_result[11]_INST_0_i_15_n_0 ,\alu_result[11]_INST_0_i_16_n_0 ,\alu_result[11]_INST_0_i_17_n_0 ,\alu_result[11]_INST_0_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[11]_INST_0_i_11 
       (.CI(\alu_result[4]_INST_0_i_6_n_0 ),
        .CO({\alu_result[11]_INST_0_i_11_n_0 ,\NLW_alu_result[11]_INST_0_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[11:8]),
        .O(data1[11:8]),
        .S({\alu_result[11]_INST_0_i_19_n_0 ,\alu_result[11]_INST_0_i_20_n_0 ,\alu_result[11]_INST_0_i_21_n_0 ,\alu_result[11]_INST_0_i_22_n_0 }));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \alu_result[11]_INST_0_i_12 
       (.I0(src_A[4]),
        .I1(src_B[2]),
        .I2(src_A[0]),
        .I3(src_A[8]),
        .I4(src_B[3]),
        .I5(src_B[4]),
        .O(\alu_result[11]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \alu_result[11]_INST_0_i_13 
       (.I0(src_A[23]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(\alu_result[11]_INST_0_i_23_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[9]_INST_0_i_11_n_0 ),
        .O(\alu_result[11]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[11]_INST_0_i_14 
       (.I0(\alu_result[17]_INST_0_i_15_n_0 ),
        .I1(\alu_result[13]_INST_0_i_13_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[15]_INST_0_i_24_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[11]_INST_0_i_24_n_0 ),
        .O(\alu_result[11]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[11]_INST_0_i_15 
       (.I0(src_A[11]),
        .I1(src_B[11]),
        .O(\alu_result[11]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[11]_INST_0_i_16 
       (.I0(src_A[10]),
        .I1(src_B[10]),
        .O(\alu_result[11]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[11]_INST_0_i_17 
       (.I0(src_A[9]),
        .I1(src_B[9]),
        .O(\alu_result[11]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[11]_INST_0_i_18 
       (.I0(src_A[8]),
        .I1(src_B[8]),
        .O(\alu_result[11]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[11]_INST_0_i_19 
       (.I0(src_B[11]),
        .I1(src_A[11]),
        .O(\alu_result[11]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[11]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[11]_INST_0_i_6_n_0 ),
        .I2(\alu_result[11]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[12]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[11]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[11]_INST_0_i_20 
       (.I0(src_B[10]),
        .I1(src_A[10]),
        .O(\alu_result[11]_INST_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[11]_INST_0_i_21 
       (.I0(src_B[9]),
        .I1(src_A[9]),
        .O(\alu_result[11]_INST_0_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[11]_INST_0_i_22 
       (.I0(src_B[8]),
        .I1(src_A[8]),
        .O(\alu_result[11]_INST_0_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \alu_result[11]_INST_0_i_23 
       (.I0(src_A[15]),
        .I1(src_A[31]),
        .I2(src_B[4]),
        .O(\alu_result[11]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_result[11]_INST_0_i_24 
       (.I0(src_A[19]),
        .I1(src_A[31]),
        .I2(src_B[3]),
        .I3(src_A[27]),
        .I4(src_B[4]),
        .I5(src_A[11]),
        .O(\alu_result[11]_INST_0_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[11]_INST_0_i_3 
       (.I0(src_B[11]),
        .I1(src_A[11]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[11]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[11]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[11]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[12]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[11]),
        .O(\alu_result[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[11]_INST_0_i_5 
       (.I0(data0[11]),
        .I1(data1[11]),
        .I2(alu_op[1]),
        .I3(src_B[11]),
        .I4(src_A[11]),
        .I5(alu_op[0]),
        .O(\alu_result[11]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[11]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[11]),
        .I3(src_A[11]),
        .O(\alu_result[11]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[11]_INST_0_i_7 
       (.I0(\alu_result[11]_INST_0_i_12_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[13]_INST_0_i_10_n_0 ),
        .O(\alu_result[11]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[11]_INST_0_i_8 
       (.I0(\alu_result[13]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[11]_INST_0_i_13_n_0 ),
        .O(\alu_result[11]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[11]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[11]_INST_0_i_14_n_0 ),
        .I2(\alu_result[12]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[11]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[12]_INST_0 
       (.I0(\alu_result[12]_INST_0_i_1_n_0 ),
        .I1(\alu_result[12]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[12]_INST_0_i_3_n_0 ),
        .I4(\alu_result[12]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[12]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[12]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[12]_INST_0_i_5_n_0 ),
        .O(\alu_result[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \alu_result[12]_INST_0_i_10 
       (.I0(src_A[5]),
        .I1(src_B[2]),
        .I2(src_A[1]),
        .I3(src_A[9]),
        .I4(src_B[3]),
        .I5(src_B[4]),
        .O(\alu_result[12]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[12]_INST_0_i_11 
       (.I0(src_A[24]),
        .I1(src_A[16]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[8]_INST_0_i_13_n_0 ),
        .O(\alu_result[12]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[12]_INST_0_i_12 
       (.I0(\alu_result[18]_INST_0_i_15_n_0 ),
        .I1(\alu_result[14]_INST_0_i_13_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[16]_INST_0_i_15_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[12]_INST_0_i_13_n_0 ),
        .O(\alu_result[12]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_result[12]_INST_0_i_13 
       (.I0(src_A[20]),
        .I1(src_A[31]),
        .I2(src_B[3]),
        .I3(src_A[28]),
        .I4(src_B[4]),
        .I5(src_A[12]),
        .O(\alu_result[12]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[12]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[12]_INST_0_i_6_n_0 ),
        .I2(\alu_result[12]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[13]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[12]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[12]_INST_0_i_3 
       (.I0(src_B[12]),
        .I1(src_A[12]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[12]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[12]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[12]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[13]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[12]),
        .O(\alu_result[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[12]_INST_0_i_5 
       (.I0(data0[12]),
        .I1(data1[12]),
        .I2(alu_op[1]),
        .I3(src_B[12]),
        .I4(src_A[12]),
        .I5(alu_op[0]),
        .O(\alu_result[12]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[12]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[12]),
        .I3(src_A[12]),
        .O(\alu_result[12]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[12]_INST_0_i_7 
       (.I0(\alu_result[12]_INST_0_i_10_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[14]_INST_0_i_10_n_0 ),
        .O(\alu_result[12]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[12]_INST_0_i_8 
       (.I0(\alu_result[14]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[12]_INST_0_i_11_n_0 ),
        .O(\alu_result[12]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[12]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[12]_INST_0_i_12_n_0 ),
        .I2(\alu_result[13]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[12]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[13]_INST_0 
       (.I0(\alu_result[13]_INST_0_i_1_n_0 ),
        .I1(\alu_result[13]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[13]_INST_0_i_3_n_0 ),
        .I4(\alu_result[13]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[13]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[13]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[13]_INST_0_i_5_n_0 ),
        .O(\alu_result[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \alu_result[13]_INST_0_i_10 
       (.I0(src_A[6]),
        .I1(src_B[2]),
        .I2(src_A[2]),
        .I3(src_A[10]),
        .I4(src_B[3]),
        .I5(src_B[4]),
        .O(\alu_result[13]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[13]_INST_0_i_11 
       (.I0(src_A[25]),
        .I1(src_A[17]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[9]_INST_0_i_12_n_0 ),
        .O(\alu_result[13]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[13]_INST_0_i_12 
       (.I0(\alu_result[19]_INST_0_i_25_n_0 ),
        .I1(\alu_result[15]_INST_0_i_24_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[17]_INST_0_i_15_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[13]_INST_0_i_13_n_0 ),
        .O(\alu_result[13]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_result[13]_INST_0_i_13 
       (.I0(src_A[21]),
        .I1(src_A[31]),
        .I2(src_B[3]),
        .I3(src_A[29]),
        .I4(src_B[4]),
        .I5(src_A[13]),
        .O(\alu_result[13]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[13]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[13]_INST_0_i_6_n_0 ),
        .I2(\alu_result[13]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[14]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[13]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[13]_INST_0_i_3 
       (.I0(src_B[13]),
        .I1(src_A[13]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[13]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[13]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[13]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[14]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[13]),
        .O(\alu_result[13]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[13]_INST_0_i_5 
       (.I0(data0[13]),
        .I1(data1[13]),
        .I2(alu_op[1]),
        .I3(src_B[13]),
        .I4(src_A[13]),
        .I5(alu_op[0]),
        .O(\alu_result[13]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[13]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[13]),
        .I3(src_A[13]),
        .O(\alu_result[13]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[13]_INST_0_i_7 
       (.I0(\alu_result[13]_INST_0_i_10_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[15]_INST_0_i_12_n_0 ),
        .O(\alu_result[13]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[13]_INST_0_i_8 
       (.I0(\alu_result[15]_INST_0_i_13_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[13]_INST_0_i_11_n_0 ),
        .O(\alu_result[13]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[13]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[13]_INST_0_i_12_n_0 ),
        .I2(\alu_result[14]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[13]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[14]_INST_0 
       (.I0(\alu_result[14]_INST_0_i_1_n_0 ),
        .I1(\alu_result[14]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[14]_INST_0_i_3_n_0 ),
        .I4(\alu_result[14]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[14]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[14]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[14]_INST_0_i_5_n_0 ),
        .O(\alu_result[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \alu_result[14]_INST_0_i_10 
       (.I0(src_A[7]),
        .I1(src_B[2]),
        .I2(src_A[3]),
        .I3(src_A[11]),
        .I4(src_B[3]),
        .I5(src_B[4]),
        .O(\alu_result[14]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[14]_INST_0_i_11 
       (.I0(src_A[26]),
        .I1(src_A[18]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[8]_INST_0_i_11_n_0 ),
        .O(\alu_result[14]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[14]_INST_0_i_12 
       (.I0(\alu_result[20]_INST_0_i_14_n_0 ),
        .I1(\alu_result[16]_INST_0_i_15_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[18]_INST_0_i_15_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[14]_INST_0_i_13_n_0 ),
        .O(\alu_result[14]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_result[14]_INST_0_i_13 
       (.I0(src_A[22]),
        .I1(src_A[31]),
        .I2(src_B[3]),
        .I3(src_A[30]),
        .I4(src_B[4]),
        .I5(src_A[14]),
        .O(\alu_result[14]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[14]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[14]_INST_0_i_6_n_0 ),
        .I2(\alu_result[14]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[15]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[14]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[14]_INST_0_i_3 
       (.I0(src_B[14]),
        .I1(src_A[14]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[14]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[14]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[14]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[15]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[14]),
        .O(\alu_result[14]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[14]_INST_0_i_5 
       (.I0(data0[14]),
        .I1(data1[14]),
        .I2(alu_op[1]),
        .I3(src_B[14]),
        .I4(src_A[14]),
        .I5(alu_op[0]),
        .O(\alu_result[14]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[14]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[14]),
        .I3(src_A[14]),
        .O(\alu_result[14]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[14]_INST_0_i_7 
       (.I0(\alu_result[14]_INST_0_i_10_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[16]_INST_0_i_10_n_0 ),
        .O(\alu_result[14]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[14]_INST_0_i_8 
       (.I0(\alu_result[16]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[14]_INST_0_i_11_n_0 ),
        .O(\alu_result[14]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[14]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[14]_INST_0_i_12_n_0 ),
        .I2(\alu_result[15]_INST_0_i_14_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[14]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[15]_INST_0 
       (.I0(\alu_result[15]_INST_0_i_1_n_0 ),
        .I1(\alu_result[15]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[15]_INST_0_i_3_n_0 ),
        .I4(\alu_result[15]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[15]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[15]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[15]_INST_0_i_5_n_0 ),
        .O(\alu_result[15]_INST_0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[15]_INST_0_i_10 
       (.CI(\alu_result[11]_INST_0_i_10_n_0 ),
        .CO({\alu_result[15]_INST_0_i_10_n_0 ,\NLW_alu_result[15]_INST_0_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[15:12]),
        .O(data0[15:12]),
        .S({\alu_result[15]_INST_0_i_15_n_0 ,\alu_result[15]_INST_0_i_16_n_0 ,\alu_result[15]_INST_0_i_17_n_0 ,\alu_result[15]_INST_0_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[15]_INST_0_i_11 
       (.CI(\alu_result[11]_INST_0_i_11_n_0 ),
        .CO({\alu_result[15]_INST_0_i_11_n_0 ,\NLW_alu_result[15]_INST_0_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[15:12]),
        .O(data1[15:12]),
        .S({\alu_result[15]_INST_0_i_19_n_0 ,\alu_result[15]_INST_0_i_20_n_0 ,\alu_result[15]_INST_0_i_21_n_0 ,\alu_result[15]_INST_0_i_22_n_0 }));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[15]_INST_0_i_12 
       (.I0(src_A[0]),
        .I1(src_A[8]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[15]_INST_0_i_23_n_0 ),
        .O(\alu_result[15]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[15]_INST_0_i_13 
       (.I0(src_A[27]),
        .I1(src_A[19]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[9]_INST_0_i_10_n_0 ),
        .O(\alu_result[15]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[15]_INST_0_i_14 
       (.I0(\alu_result[21]_INST_0_i_14_n_0 ),
        .I1(\alu_result[17]_INST_0_i_15_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[19]_INST_0_i_25_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[15]_INST_0_i_24_n_0 ),
        .O(\alu_result[15]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[15]_INST_0_i_15 
       (.I0(src_A[15]),
        .I1(src_B[15]),
        .O(\alu_result[15]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[15]_INST_0_i_16 
       (.I0(src_A[14]),
        .I1(src_B[14]),
        .O(\alu_result[15]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[15]_INST_0_i_17 
       (.I0(src_A[13]),
        .I1(src_B[13]),
        .O(\alu_result[15]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[15]_INST_0_i_18 
       (.I0(src_A[12]),
        .I1(src_B[12]),
        .O(\alu_result[15]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[15]_INST_0_i_19 
       (.I0(src_B[15]),
        .I1(src_A[15]),
        .O(\alu_result[15]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[15]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[15]_INST_0_i_6_n_0 ),
        .I2(\alu_result[15]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[16]_INST_0_i_6_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[15]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[15]_INST_0_i_20 
       (.I0(src_B[14]),
        .I1(src_A[14]),
        .O(\alu_result[15]_INST_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[15]_INST_0_i_21 
       (.I0(src_B[13]),
        .I1(src_A[13]),
        .O(\alu_result[15]_INST_0_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[15]_INST_0_i_22 
       (.I0(src_B[12]),
        .I1(src_A[12]),
        .O(\alu_result[15]_INST_0_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \alu_result[15]_INST_0_i_23 
       (.I0(src_A[4]),
        .I1(src_A[12]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .O(\alu_result[15]_INST_0_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[15]_INST_0_i_24 
       (.I0(src_A[23]),
        .I1(src_B[3]),
        .I2(src_A[15]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[15]_INST_0_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[15]_INST_0_i_3 
       (.I0(src_B[15]),
        .I1(src_A[15]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[15]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[15]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[15]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[16]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[15]),
        .O(\alu_result[15]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[15]_INST_0_i_5 
       (.I0(data0[15]),
        .I1(data1[15]),
        .I2(alu_op[1]),
        .I3(src_B[15]),
        .I4(src_A[15]),
        .I5(alu_op[0]),
        .O(\alu_result[15]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[15]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[15]),
        .I3(src_A[15]),
        .O(\alu_result[15]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[15]_INST_0_i_7 
       (.I0(\alu_result[15]_INST_0_i_12_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[17]_INST_0_i_10_n_0 ),
        .O(\alu_result[15]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[15]_INST_0_i_8 
       (.I0(\alu_result[17]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[15]_INST_0_i_13_n_0 ),
        .O(\alu_result[15]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[15]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[15]_INST_0_i_14_n_0 ),
        .I2(\alu_result[16]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[15]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[16]_INST_0 
       (.I0(\alu_result[16]_INST_0_i_1_n_0 ),
        .I1(\alu_result[16]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[16]_INST_0_i_3_n_0 ),
        .I4(\alu_result[16]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[16]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[16]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[16]_INST_0_i_5_n_0 ),
        .O(\alu_result[16]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[16]_INST_0_i_10 
       (.I0(src_A[1]),
        .I1(src_A[9]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[16]_INST_0_i_13_n_0 ),
        .O(\alu_result[16]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[16]_INST_0_i_11 
       (.I0(src_A[28]),
        .I1(src_A[20]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[16]_INST_0_i_14_n_0 ),
        .O(\alu_result[16]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[16]_INST_0_i_12 
       (.I0(\alu_result[22]_INST_0_i_14_n_0 ),
        .I1(\alu_result[18]_INST_0_i_15_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[20]_INST_0_i_14_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[16]_INST_0_i_15_n_0 ),
        .O(\alu_result[16]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \alu_result[16]_INST_0_i_13 
       (.I0(src_A[5]),
        .I1(src_A[13]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .O(\alu_result[16]_INST_0_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \alu_result[16]_INST_0_i_14 
       (.I0(src_A[24]),
        .I1(src_A[16]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .O(\alu_result[16]_INST_0_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[16]_INST_0_i_15 
       (.I0(src_A[24]),
        .I1(src_B[3]),
        .I2(src_A[16]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[16]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[16]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[16]_INST_0_i_6_n_0 ),
        .I3(\alu_result[17]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[16]_INST_0_i_7_n_0 ),
        .O(\alu_result[16]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[16]_INST_0_i_3 
       (.I0(src_B[16]),
        .I1(src_A[16]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[16]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[16]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[16]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[17]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[16]),
        .O(\alu_result[16]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[16]_INST_0_i_5 
       (.I0(data0[16]),
        .I1(data1[16]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[16]),
        .I5(src_A[16]),
        .O(\alu_result[16]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[16]_INST_0_i_6 
       (.I0(\alu_result[16]_INST_0_i_10_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[18]_INST_0_i_10_n_0 ),
        .O(\alu_result[16]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[16]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[16]),
        .I3(src_B[16]),
        .O(\alu_result[16]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[16]_INST_0_i_8 
       (.I0(\alu_result[18]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[16]_INST_0_i_11_n_0 ),
        .O(\alu_result[16]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[16]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[16]_INST_0_i_12_n_0 ),
        .I2(\alu_result[17]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[16]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[17]_INST_0 
       (.I0(\alu_result[17]_INST_0_i_1_n_0 ),
        .I1(\alu_result[17]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[17]_INST_0_i_3_n_0 ),
        .I4(\alu_result[17]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[17]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[17]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[17]_INST_0_i_5_n_0 ),
        .O(\alu_result[17]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[17]_INST_0_i_10 
       (.I0(src_A[2]),
        .I1(src_A[10]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[17]_INST_0_i_13_n_0 ),
        .O(\alu_result[17]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[17]_INST_0_i_11 
       (.I0(src_A[29]),
        .I1(src_A[21]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[17]_INST_0_i_14_n_0 ),
        .O(\alu_result[17]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[17]_INST_0_i_12 
       (.I0(\alu_result[19]_INST_0_i_24_n_0 ),
        .I1(\alu_result[19]_INST_0_i_25_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[21]_INST_0_i_14_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[17]_INST_0_i_15_n_0 ),
        .O(\alu_result[17]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \alu_result[17]_INST_0_i_13 
       (.I0(src_A[6]),
        .I1(src_A[14]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .O(\alu_result[17]_INST_0_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \alu_result[17]_INST_0_i_14 
       (.I0(src_A[25]),
        .I1(src_A[17]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .O(\alu_result[17]_INST_0_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[17]_INST_0_i_15 
       (.I0(src_A[25]),
        .I1(src_B[3]),
        .I2(src_A[17]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[17]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[17]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[17]_INST_0_i_6_n_0 ),
        .I3(\alu_result[18]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[17]_INST_0_i_7_n_0 ),
        .O(\alu_result[17]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[17]_INST_0_i_3 
       (.I0(src_B[17]),
        .I1(src_A[17]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[17]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[17]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[17]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[18]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[17]),
        .O(\alu_result[17]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[17]_INST_0_i_5 
       (.I0(data0[17]),
        .I1(data1[17]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[17]),
        .I5(src_A[17]),
        .O(\alu_result[17]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[17]_INST_0_i_6 
       (.I0(\alu_result[17]_INST_0_i_10_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[19]_INST_0_i_12_n_0 ),
        .O(\alu_result[17]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[17]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[17]),
        .I3(src_B[17]),
        .O(\alu_result[17]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[17]_INST_0_i_8 
       (.I0(\alu_result[19]_INST_0_i_13_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[17]_INST_0_i_11_n_0 ),
        .O(\alu_result[17]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[17]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[17]_INST_0_i_12_n_0 ),
        .I2(\alu_result[18]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[17]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[18]_INST_0 
       (.I0(\alu_result[18]_INST_0_i_1_n_0 ),
        .I1(\alu_result[18]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[18]_INST_0_i_3_n_0 ),
        .I4(\alu_result[18]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[18]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[18]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[18]_INST_0_i_5_n_0 ),
        .O(\alu_result[18]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[18]_INST_0_i_10 
       (.I0(src_A[3]),
        .I1(src_A[11]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[18]_INST_0_i_13_n_0 ),
        .O(\alu_result[18]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[18]_INST_0_i_11 
       (.I0(src_A[30]),
        .I1(src_A[22]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[18]_INST_0_i_14_n_0 ),
        .O(\alu_result[18]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[18]_INST_0_i_12 
       (.I0(\alu_result[20]_INST_0_i_13_n_0 ),
        .I1(\alu_result[20]_INST_0_i_14_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[22]_INST_0_i_14_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[18]_INST_0_i_15_n_0 ),
        .O(\alu_result[18]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \alu_result[18]_INST_0_i_13 
       (.I0(src_A[7]),
        .I1(src_A[15]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .O(\alu_result[18]_INST_0_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \alu_result[18]_INST_0_i_14 
       (.I0(src_A[26]),
        .I1(src_A[18]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .O(\alu_result[18]_INST_0_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[18]_INST_0_i_15 
       (.I0(src_A[26]),
        .I1(src_B[3]),
        .I2(src_A[18]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[18]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[18]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[18]_INST_0_i_6_n_0 ),
        .I3(\alu_result[19]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[18]_INST_0_i_7_n_0 ),
        .O(\alu_result[18]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[18]_INST_0_i_3 
       (.I0(src_B[18]),
        .I1(src_A[18]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[18]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[18]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[18]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[19]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[18]),
        .O(\alu_result[18]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[18]_INST_0_i_5 
       (.I0(data0[18]),
        .I1(data1[18]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[18]),
        .I5(src_A[18]),
        .O(\alu_result[18]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[18]_INST_0_i_6 
       (.I0(\alu_result[18]_INST_0_i_10_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[20]_INST_0_i_10_n_0 ),
        .O(\alu_result[18]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[18]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[18]),
        .I3(src_B[18]),
        .O(\alu_result[18]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[18]_INST_0_i_8 
       (.I0(\alu_result[20]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[18]_INST_0_i_11_n_0 ),
        .O(\alu_result[18]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[18]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[18]_INST_0_i_12_n_0 ),
        .I2(\alu_result[19]_INST_0_i_14_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[18]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[19]_INST_0 
       (.I0(\alu_result[19]_INST_0_i_1_n_0 ),
        .I1(\alu_result[19]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[19]_INST_0_i_3_n_0 ),
        .I4(\alu_result[19]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[19]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[19]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[19]_INST_0_i_5_n_0 ),
        .O(\alu_result[19]_INST_0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[19]_INST_0_i_10 
       (.CI(\alu_result[15]_INST_0_i_10_n_0 ),
        .CO({\alu_result[19]_INST_0_i_10_n_0 ,\NLW_alu_result[19]_INST_0_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[19:16]),
        .O(data0[19:16]),
        .S({\alu_result[19]_INST_0_i_15_n_0 ,\alu_result[19]_INST_0_i_16_n_0 ,\alu_result[19]_INST_0_i_17_n_0 ,\alu_result[19]_INST_0_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[19]_INST_0_i_11 
       (.CI(\alu_result[15]_INST_0_i_11_n_0 ),
        .CO({\alu_result[19]_INST_0_i_11_n_0 ,\NLW_alu_result[19]_INST_0_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[19:16]),
        .O(data1[19:16]),
        .S({\alu_result[19]_INST_0_i_19_n_0 ,\alu_result[19]_INST_0_i_20_n_0 ,\alu_result[19]_INST_0_i_21_n_0 ,\alu_result[19]_INST_0_i_22_n_0 }));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[19]_INST_0_i_12 
       (.I0(src_A[4]),
        .I1(src_A[12]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[23]_INST_0_i_12_n_0 ),
        .O(\alu_result[19]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[19]_INST_0_i_13 
       (.I0(src_A[31]),
        .I1(src_A[23]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[19]_INST_0_i_23_n_0 ),
        .O(\alu_result[19]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[19]_INST_0_i_14 
       (.I0(\alu_result[21]_INST_0_i_13_n_0 ),
        .I1(\alu_result[21]_INST_0_i_14_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[19]_INST_0_i_24_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[19]_INST_0_i_25_n_0 ),
        .O(\alu_result[19]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[19]_INST_0_i_15 
       (.I0(src_A[19]),
        .I1(src_B[19]),
        .O(\alu_result[19]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[19]_INST_0_i_16 
       (.I0(src_A[18]),
        .I1(src_B[18]),
        .O(\alu_result[19]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[19]_INST_0_i_17 
       (.I0(src_A[17]),
        .I1(src_B[17]),
        .O(\alu_result[19]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[19]_INST_0_i_18 
       (.I0(src_A[16]),
        .I1(src_B[16]),
        .O(\alu_result[19]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[19]_INST_0_i_19 
       (.I0(src_A[19]),
        .I1(src_B[19]),
        .O(\alu_result[19]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[19]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[19]_INST_0_i_6_n_0 ),
        .I3(\alu_result[20]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[19]_INST_0_i_7_n_0 ),
        .O(\alu_result[19]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[19]_INST_0_i_20 
       (.I0(src_A[18]),
        .I1(src_B[18]),
        .O(\alu_result[19]_INST_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[19]_INST_0_i_21 
       (.I0(src_A[17]),
        .I1(src_B[17]),
        .O(\alu_result[19]_INST_0_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[19]_INST_0_i_22 
       (.I0(src_A[16]),
        .I1(src_B[16]),
        .O(\alu_result[19]_INST_0_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \alu_result[19]_INST_0_i_23 
       (.I0(src_A[27]),
        .I1(src_A[19]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .O(\alu_result[19]_INST_0_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF0E2)) 
    \alu_result[19]_INST_0_i_24 
       (.I0(src_A[23]),
        .I1(src_B[4]),
        .I2(src_A[31]),
        .I3(src_B[3]),
        .O(\alu_result[19]_INST_0_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[19]_INST_0_i_25 
       (.I0(src_A[27]),
        .I1(src_B[3]),
        .I2(src_A[19]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[19]_INST_0_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[19]_INST_0_i_3 
       (.I0(src_B[19]),
        .I1(src_A[19]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[19]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[19]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[19]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[20]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[19]),
        .O(\alu_result[19]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[19]_INST_0_i_5 
       (.I0(data0[19]),
        .I1(data1[19]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[19]),
        .I5(src_A[19]),
        .O(\alu_result[19]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[19]_INST_0_i_6 
       (.I0(\alu_result[19]_INST_0_i_12_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[21]_INST_0_i_10_n_0 ),
        .O(\alu_result[19]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[19]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[19]),
        .I3(src_B[19]),
        .O(\alu_result[19]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[19]_INST_0_i_8 
       (.I0(\alu_result[21]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[19]_INST_0_i_13_n_0 ),
        .O(\alu_result[19]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[19]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[19]_INST_0_i_14_n_0 ),
        .I2(\alu_result[20]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[19]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[1]_INST_0 
       (.I0(\alu_result[1]_INST_0_i_1_n_0 ),
        .I1(\alu_result[1]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[1]_INST_0_i_3_n_0 ),
        .I4(\alu_result[1]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[1]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[1]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[1]_INST_0_i_5_n_0 ),
        .O(\alu_result[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[1]_INST_0_i_10 
       (.I0(\alu_result[1]_INST_0_i_11_n_0 ),
        .I1(\alu_result[5]_INST_0_i_10_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[7]_INST_0_i_11_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[3]_INST_0_i_20_n_0 ),
        .O(\alu_result[1]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[1]_INST_0_i_11 
       (.I0(src_A[1]),
        .I1(src_A[17]),
        .I2(src_B[3]),
        .I3(src_A[25]),
        .I4(src_B[4]),
        .I5(src_A[9]),
        .O(\alu_result[1]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[1]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[1]_INST_0_i_6_n_0 ),
        .I2(\alu_result[1]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[1]_INST_0_i_8_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[1]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[1]_INST_0_i_3 
       (.I0(src_B[1]),
        .I1(src_A[1]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \alu_result[1]_INST_0_i_4 
       (.I0(\alu_result[29]_INST_0_i_11_n_0 ),
        .I1(\alu_result[2]_INST_0_i_7_n_0 ),
        .I2(alu_op[0]),
        .I3(\alu_result[1]_INST_0_i_9_n_0 ),
        .I4(\alu_result[31]_INST_0_i_11_n_0 ),
        .I5(\alu_result[1]_INST_0_i_10_n_0 ),
        .O(\alu_result[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[1]_INST_0_i_5 
       (.I0(data0[1]),
        .I1(data1[1]),
        .I2(alu_op[1]),
        .I3(src_B[1]),
        .I4(src_A[1]),
        .I5(alu_op[0]),
        .O(\alu_result[1]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[1]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[1]),
        .I3(src_A[1]),
        .O(\alu_result[1]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_result[1]_INST_0_i_7 
       (.I0(src_B[2]),
        .I1(src_B[1]),
        .I2(src_A[0]),
        .I3(src_B[3]),
        .I4(src_B[4]),
        .O(\alu_result[1]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_result[1]_INST_0_i_8 
       (.I0(src_B[2]),
        .I1(src_B[1]),
        .I2(src_A[1]),
        .I3(src_B[3]),
        .I4(src_B[4]),
        .O(\alu_result[1]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \alu_result[1]_INST_0_i_9 
       (.I0(\alu_result[2]_INST_0_i_8_n_0 ),
        .I1(src_B[0]),
        .I2(\alu_result[31]_INST_0_i_13_n_0 ),
        .I3(\alu_result[31]_INST_0_i_14_n_0 ),
        .I4(\alu_result[31]_INST_0_i_15_n_0 ),
        .I5(src_A[31]),
        .O(\alu_result[1]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[20]_INST_0 
       (.I0(\alu_result[20]_INST_0_i_1_n_0 ),
        .I1(\alu_result[20]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[20]_INST_0_i_3_n_0 ),
        .I4(\alu_result[20]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[20]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[20]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[20]_INST_0_i_5_n_0 ),
        .O(\alu_result[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[20]_INST_0_i_10 
       (.I0(src_A[5]),
        .I1(src_A[13]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[24]_INST_0_i_10_n_0 ),
        .O(\alu_result[20]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \alu_result[20]_INST_0_i_11 
       (.I0(src_A[24]),
        .I1(src_B[2]),
        .I2(src_A[28]),
        .I3(src_A[20]),
        .I4(src_B[3]),
        .I5(src_B[4]),
        .O(\alu_result[20]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[20]_INST_0_i_12 
       (.I0(\alu_result[22]_INST_0_i_13_n_0 ),
        .I1(\alu_result[22]_INST_0_i_14_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[20]_INST_0_i_13_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[20]_INST_0_i_14_n_0 ),
        .O(\alu_result[20]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF0E2)) 
    \alu_result[20]_INST_0_i_13 
       (.I0(src_A[24]),
        .I1(src_B[4]),
        .I2(src_A[31]),
        .I3(src_B[3]),
        .O(\alu_result[20]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[20]_INST_0_i_14 
       (.I0(src_A[28]),
        .I1(src_B[3]),
        .I2(src_A[20]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[20]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[20]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[20]_INST_0_i_6_n_0 ),
        .I3(\alu_result[21]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[20]_INST_0_i_7_n_0 ),
        .O(\alu_result[20]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[20]_INST_0_i_3 
       (.I0(src_B[20]),
        .I1(src_A[20]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[20]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[20]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[20]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[21]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[20]),
        .O(\alu_result[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[20]_INST_0_i_5 
       (.I0(data0[20]),
        .I1(data1[20]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[20]),
        .I5(src_A[20]),
        .O(\alu_result[20]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[20]_INST_0_i_6 
       (.I0(\alu_result[20]_INST_0_i_10_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[22]_INST_0_i_10_n_0 ),
        .O(\alu_result[20]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[20]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[20]),
        .I3(src_B[20]),
        .O(\alu_result[20]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[20]_INST_0_i_8 
       (.I0(\alu_result[22]_INST_0_i_11_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[20]_INST_0_i_11_n_0 ),
        .O(\alu_result[20]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[20]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[20]_INST_0_i_12_n_0 ),
        .I2(\alu_result[21]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[20]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[21]_INST_0 
       (.I0(\alu_result[21]_INST_0_i_1_n_0 ),
        .I1(\alu_result[21]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[21]_INST_0_i_3_n_0 ),
        .I4(\alu_result[21]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[21]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[21]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[21]_INST_0_i_5_n_0 ),
        .O(\alu_result[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[21]_INST_0_i_10 
       (.I0(src_A[6]),
        .I1(src_A[14]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[25]_INST_0_i_10_n_0 ),
        .O(\alu_result[21]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \alu_result[21]_INST_0_i_11 
       (.I0(src_A[25]),
        .I1(src_B[2]),
        .I2(src_A[29]),
        .I3(src_A[21]),
        .I4(src_B[3]),
        .I5(src_B[4]),
        .O(\alu_result[21]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_result[21]_INST_0_i_12 
       (.I0(\alu_result[23]_INST_0_i_23_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[21]_INST_0_i_13_n_0 ),
        .I3(src_B[2]),
        .I4(\alu_result[21]_INST_0_i_14_n_0 ),
        .O(\alu_result[21]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF0E2)) 
    \alu_result[21]_INST_0_i_13 
       (.I0(src_A[25]),
        .I1(src_B[4]),
        .I2(src_A[31]),
        .I3(src_B[3]),
        .O(\alu_result[21]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[21]_INST_0_i_14 
       (.I0(src_A[29]),
        .I1(src_B[3]),
        .I2(src_A[21]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[21]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[21]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[21]_INST_0_i_6_n_0 ),
        .I3(\alu_result[22]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[21]_INST_0_i_7_n_0 ),
        .O(\alu_result[21]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[21]_INST_0_i_3 
       (.I0(src_B[21]),
        .I1(src_A[21]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[21]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[21]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[21]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[22]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[21]),
        .O(\alu_result[21]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[21]_INST_0_i_5 
       (.I0(data0[21]),
        .I1(data1[21]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[21]),
        .I5(src_A[21]),
        .O(\alu_result[21]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[21]_INST_0_i_6 
       (.I0(\alu_result[23]_INST_0_i_12_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[27]_INST_0_i_10_n_0 ),
        .I3(\alu_result[21]_INST_0_i_10_n_0 ),
        .I4(src_B[1]),
        .O(\alu_result[21]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[21]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[21]),
        .I3(src_B[21]),
        .O(\alu_result[21]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[21]_INST_0_i_8 
       (.I0(\alu_result[23]_INST_0_i_13_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[21]_INST_0_i_11_n_0 ),
        .O(\alu_result[21]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[21]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[21]_INST_0_i_12_n_0 ),
        .I2(\alu_result[22]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[21]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[22]_INST_0 
       (.I0(\alu_result[22]_INST_0_i_1_n_0 ),
        .I1(\alu_result[22]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[22]_INST_0_i_3_n_0 ),
        .I4(\alu_result[22]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[22]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[22]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[22]_INST_0_i_5_n_0 ),
        .O(\alu_result[22]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \alu_result[22]_INST_0_i_10 
       (.I0(src_A[7]),
        .I1(src_A[15]),
        .I2(src_B[3]),
        .I3(src_B[4]),
        .I4(src_B[2]),
        .I5(\alu_result[26]_INST_0_i_10_n_0 ),
        .O(\alu_result[22]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \alu_result[22]_INST_0_i_11 
       (.I0(src_A[26]),
        .I1(src_B[2]),
        .I2(src_A[30]),
        .I3(src_A[22]),
        .I4(src_B[3]),
        .I5(src_B[4]),
        .O(\alu_result[22]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_result[22]_INST_0_i_12 
       (.I0(\alu_result[24]_INST_0_i_13_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[22]_INST_0_i_13_n_0 ),
        .I3(src_B[2]),
        .I4(\alu_result[22]_INST_0_i_14_n_0 ),
        .O(\alu_result[22]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF0E2)) 
    \alu_result[22]_INST_0_i_13 
       (.I0(src_A[26]),
        .I1(src_B[4]),
        .I2(src_A[31]),
        .I3(src_B[3]),
        .O(\alu_result[22]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[22]_INST_0_i_14 
       (.I0(src_A[30]),
        .I1(src_B[3]),
        .I2(src_A[22]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[22]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[22]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[22]_INST_0_i_6_n_0 ),
        .I3(\alu_result[23]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[22]_INST_0_i_7_n_0 ),
        .O(\alu_result[22]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[22]_INST_0_i_3 
       (.I0(src_B[22]),
        .I1(src_A[22]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[22]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[22]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[22]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[23]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[22]),
        .O(\alu_result[22]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[22]_INST_0_i_5 
       (.I0(data0[22]),
        .I1(data1[22]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[22]),
        .I5(src_A[22]),
        .O(\alu_result[22]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[22]_INST_0_i_6 
       (.I0(\alu_result[24]_INST_0_i_10_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[28]_INST_0_i_10_n_0 ),
        .I3(\alu_result[22]_INST_0_i_10_n_0 ),
        .I4(src_B[1]),
        .O(\alu_result[22]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[22]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[22]),
        .I3(src_B[22]),
        .O(\alu_result[22]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \alu_result[22]_INST_0_i_8 
       (.I0(src_A[28]),
        .I1(src_B[2]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[24]),
        .I4(src_B[1]),
        .I5(\alu_result[22]_INST_0_i_11_n_0 ),
        .O(\alu_result[22]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[22]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[22]_INST_0_i_12_n_0 ),
        .I2(\alu_result[23]_INST_0_i_14_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[22]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[23]_INST_0 
       (.I0(\alu_result[23]_INST_0_i_1_n_0 ),
        .I1(\alu_result[23]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[23]_INST_0_i_3_n_0 ),
        .I4(\alu_result[23]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[23]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[23]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[23]_INST_0_i_5_n_0 ),
        .O(\alu_result[23]_INST_0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[23]_INST_0_i_10 
       (.CI(\alu_result[19]_INST_0_i_10_n_0 ),
        .CO({\alu_result[23]_INST_0_i_10_n_0 ,\NLW_alu_result[23]_INST_0_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[23:20]),
        .O(data0[23:20]),
        .S({\alu_result[23]_INST_0_i_15_n_0 ,\alu_result[23]_INST_0_i_16_n_0 ,\alu_result[23]_INST_0_i_17_n_0 ,\alu_result[23]_INST_0_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[23]_INST_0_i_11 
       (.CI(\alu_result[19]_INST_0_i_11_n_0 ),
        .CO({\alu_result[23]_INST_0_i_11_n_0 ,\NLW_alu_result[23]_INST_0_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[23:20]),
        .O(data1[23:20]),
        .S({\alu_result[23]_INST_0_i_19_n_0 ,\alu_result[23]_INST_0_i_20_n_0 ,\alu_result[23]_INST_0_i_21_n_0 ,\alu_result[23]_INST_0_i_22_n_0 }));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[23]_INST_0_i_12 
       (.I0(src_A[8]),
        .I1(src_B[3]),
        .I2(src_A[0]),
        .I3(src_B[4]),
        .I4(src_A[16]),
        .O(\alu_result[23]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \alu_result[23]_INST_0_i_13 
       (.I0(src_A[27]),
        .I1(src_B[2]),
        .I2(src_A[31]),
        .I3(src_A[23]),
        .I4(src_B[3]),
        .I5(src_B[4]),
        .O(\alu_result[23]_INST_0_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[23]_INST_0_i_14 
       (.I0(\alu_result[25]_INST_0_i_13_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[23]_INST_0_i_23_n_0 ),
        .O(\alu_result[23]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[23]_INST_0_i_15 
       (.I0(src_A[23]),
        .I1(src_B[23]),
        .O(\alu_result[23]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[23]_INST_0_i_16 
       (.I0(src_A[22]),
        .I1(src_B[22]),
        .O(\alu_result[23]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[23]_INST_0_i_17 
       (.I0(src_A[21]),
        .I1(src_B[21]),
        .O(\alu_result[23]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[23]_INST_0_i_18 
       (.I0(src_A[20]),
        .I1(src_B[20]),
        .O(\alu_result[23]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[23]_INST_0_i_19 
       (.I0(src_A[23]),
        .I1(src_B[23]),
        .O(\alu_result[23]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[23]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[23]_INST_0_i_6_n_0 ),
        .I3(\alu_result[24]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[23]_INST_0_i_7_n_0 ),
        .O(\alu_result[23]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[23]_INST_0_i_20 
       (.I0(src_A[22]),
        .I1(src_B[22]),
        .O(\alu_result[23]_INST_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[23]_INST_0_i_21 
       (.I0(src_A[21]),
        .I1(src_B[21]),
        .O(\alu_result[23]_INST_0_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[23]_INST_0_i_22 
       (.I0(src_A[20]),
        .I1(src_B[20]),
        .O(\alu_result[23]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \alu_result[23]_INST_0_i_23 
       (.I0(src_A[27]),
        .I1(src_B[2]),
        .I2(src_A[23]),
        .I3(src_B[4]),
        .I4(src_A[31]),
        .I5(src_B[3]),
        .O(\alu_result[23]_INST_0_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[23]_INST_0_i_3 
       (.I0(src_B[23]),
        .I1(src_A[23]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[23]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[23]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[23]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[24]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[23]),
        .O(\alu_result[23]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[23]_INST_0_i_5 
       (.I0(data0[23]),
        .I1(data1[23]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[23]),
        .I5(src_A[23]),
        .O(\alu_result[23]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[23]_INST_0_i_6 
       (.I0(\alu_result[23]_INST_0_i_12_n_0 ),
        .I1(\alu_result[27]_INST_0_i_10_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[25]_INST_0_i_10_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[29]_INST_0_i_14_n_0 ),
        .O(\alu_result[23]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[23]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[23]),
        .I3(src_B[23]),
        .O(\alu_result[23]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \alu_result[23]_INST_0_i_8 
       (.I0(src_A[29]),
        .I1(src_B[2]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[25]),
        .I4(src_B[1]),
        .I5(\alu_result[23]_INST_0_i_13_n_0 ),
        .O(\alu_result[23]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[23]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[23]_INST_0_i_14_n_0 ),
        .I2(\alu_result[24]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[23]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[24]_INST_0 
       (.I0(\alu_result[24]_INST_0_i_1_n_0 ),
        .I1(\alu_result[24]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[24]_INST_0_i_3_n_0 ),
        .I4(\alu_result[24]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[24]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[24]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[24]_INST_0_i_5_n_0 ),
        .O(\alu_result[24]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[24]_INST_0_i_10 
       (.I0(src_A[9]),
        .I1(src_B[3]),
        .I2(src_A[1]),
        .I3(src_B[4]),
        .I4(src_A[17]),
        .O(\alu_result[24]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \alu_result[24]_INST_0_i_11 
       (.I0(src_A[28]),
        .I1(src_B[2]),
        .I2(src_B[4]),
        .I3(src_B[3]),
        .I4(src_A[24]),
        .O(\alu_result[24]_INST_0_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[24]_INST_0_i_12 
       (.I0(\alu_result[26]_INST_0_i_12_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[24]_INST_0_i_13_n_0 ),
        .O(\alu_result[24]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \alu_result[24]_INST_0_i_13 
       (.I0(src_A[28]),
        .I1(src_B[2]),
        .I2(src_A[24]),
        .I3(src_B[4]),
        .I4(src_A[31]),
        .I5(src_B[3]),
        .O(\alu_result[24]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[24]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[24]_INST_0_i_6_n_0 ),
        .I3(\alu_result[25]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[24]_INST_0_i_7_n_0 ),
        .O(\alu_result[24]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[24]_INST_0_i_3 
       (.I0(src_B[24]),
        .I1(src_A[24]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[24]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[24]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[24]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[25]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[24]),
        .O(\alu_result[24]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[24]_INST_0_i_5 
       (.I0(data0[24]),
        .I1(data1[24]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[24]),
        .I5(src_A[24]),
        .O(\alu_result[24]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[24]_INST_0_i_6 
       (.I0(\alu_result[24]_INST_0_i_10_n_0 ),
        .I1(\alu_result[28]_INST_0_i_10_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[26]_INST_0_i_10_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[30]_INST_0_i_21_n_0 ),
        .O(\alu_result[24]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[24]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[24]),
        .I3(src_B[24]),
        .O(\alu_result[24]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \alu_result[24]_INST_0_i_8 
       (.I0(src_A[30]),
        .I1(src_B[2]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[26]),
        .I4(src_B[1]),
        .I5(\alu_result[24]_INST_0_i_11_n_0 ),
        .O(\alu_result[24]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[24]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[24]_INST_0_i_12_n_0 ),
        .I2(\alu_result[25]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[24]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[25]_INST_0 
       (.I0(\alu_result[25]_INST_0_i_1_n_0 ),
        .I1(\alu_result[25]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[25]_INST_0_i_3_n_0 ),
        .I4(\alu_result[25]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[25]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[25]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[25]_INST_0_i_5_n_0 ),
        .O(\alu_result[25]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[25]_INST_0_i_10 
       (.I0(src_A[10]),
        .I1(src_B[3]),
        .I2(src_A[2]),
        .I3(src_B[4]),
        .I4(src_A[18]),
        .O(\alu_result[25]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \alu_result[25]_INST_0_i_11 
       (.I0(src_A[29]),
        .I1(src_B[2]),
        .I2(src_B[4]),
        .I3(src_B[3]),
        .I4(src_A[25]),
        .O(\alu_result[25]_INST_0_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[25]_INST_0_i_12 
       (.I0(\alu_result[27]_INST_0_i_13_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[25]_INST_0_i_13_n_0 ),
        .O(\alu_result[25]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \alu_result[25]_INST_0_i_13 
       (.I0(src_A[29]),
        .I1(src_B[2]),
        .I2(src_A[25]),
        .I3(src_B[4]),
        .I4(src_A[31]),
        .I5(src_B[3]),
        .O(\alu_result[25]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[25]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[25]_INST_0_i_6_n_0 ),
        .I3(\alu_result[26]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[25]_INST_0_i_7_n_0 ),
        .O(\alu_result[25]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[25]_INST_0_i_3 
       (.I0(src_B[25]),
        .I1(src_A[25]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[25]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[25]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[25]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[26]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[25]),
        .O(\alu_result[25]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[25]_INST_0_i_5 
       (.I0(data0[25]),
        .I1(data1[25]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[25]),
        .I5(src_A[25]),
        .O(\alu_result[25]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[25]_INST_0_i_6 
       (.I0(\alu_result[25]_INST_0_i_10_n_0 ),
        .I1(\alu_result[29]_INST_0_i_14_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[27]_INST_0_i_10_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[31]_INST_0_i_20_n_0 ),
        .O(\alu_result[25]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[25]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[25]),
        .I3(src_B[25]),
        .O(\alu_result[25]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \alu_result[25]_INST_0_i_8 
       (.I0(src_A[31]),
        .I1(src_B[2]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[27]),
        .I4(src_B[1]),
        .I5(\alu_result[25]_INST_0_i_11_n_0 ),
        .O(\alu_result[25]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[25]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[25]_INST_0_i_12_n_0 ),
        .I2(\alu_result[26]_INST_0_i_11_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[25]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[26]_INST_0 
       (.I0(\alu_result[26]_INST_0_i_1_n_0 ),
        .I1(\alu_result[26]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[26]_INST_0_i_3_n_0 ),
        .I4(\alu_result[26]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[26]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[26]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[26]_INST_0_i_5_n_0 ),
        .O(\alu_result[26]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[26]_INST_0_i_10 
       (.I0(src_A[11]),
        .I1(src_B[3]),
        .I2(src_A[3]),
        .I3(src_B[4]),
        .I4(src_A[19]),
        .O(\alu_result[26]_INST_0_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[26]_INST_0_i_11 
       (.I0(\alu_result[28]_INST_0_i_13_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[26]_INST_0_i_12_n_0 ),
        .O(\alu_result[26]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \alu_result[26]_INST_0_i_12 
       (.I0(src_A[30]),
        .I1(src_B[2]),
        .I2(src_A[26]),
        .I3(src_B[4]),
        .I4(src_A[31]),
        .I5(src_B[3]),
        .O(\alu_result[26]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[26]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[26]_INST_0_i_6_n_0 ),
        .I3(\alu_result[27]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[26]_INST_0_i_7_n_0 ),
        .O(\alu_result[26]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[26]_INST_0_i_3 
       (.I0(src_B[26]),
        .I1(src_A[26]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[26]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[26]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[26]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[27]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[26]),
        .O(\alu_result[26]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[26]_INST_0_i_5 
       (.I0(data0[26]),
        .I1(data1[26]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[26]),
        .I5(src_A[26]),
        .O(\alu_result[26]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[26]_INST_0_i_6 
       (.I0(\alu_result[26]_INST_0_i_10_n_0 ),
        .I1(\alu_result[30]_INST_0_i_21_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[28]_INST_0_i_10_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[31]_INST_0_i_16_n_0 ),
        .O(\alu_result[26]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[26]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[26]),
        .I3(src_B[26]),
        .O(\alu_result[26]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \alu_result[26]_INST_0_i_8 
       (.I0(src_A[28]),
        .I1(src_B[1]),
        .I2(src_A[30]),
        .I3(src_B[2]),
        .I4(\alu_result[0]_INST_0_i_5_n_0 ),
        .I5(src_A[26]),
        .O(\alu_result[26]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[26]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[26]_INST_0_i_11_n_0 ),
        .I2(\alu_result[27]_INST_0_i_11_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[26]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[27]_INST_0 
       (.I0(\alu_result[27]_INST_0_i_1_n_0 ),
        .I1(\alu_result[27]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[27]_INST_0_i_3_n_0 ),
        .I4(\alu_result[27]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[27]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[27]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[27]_INST_0_i_5_n_0 ),
        .O(\alu_result[27]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[27]_INST_0_i_10 
       (.I0(src_A[12]),
        .I1(src_B[3]),
        .I2(src_A[4]),
        .I3(src_B[4]),
        .I4(src_A[20]),
        .O(\alu_result[27]_INST_0_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[27]_INST_0_i_11 
       (.I0(\alu_result[27]_INST_0_i_12_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[27]_INST_0_i_13_n_0 ),
        .O(\alu_result[27]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \alu_result[27]_INST_0_i_12 
       (.I0(src_A[29]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[31]),
        .I4(src_B[2]),
        .O(\alu_result[27]_INST_0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \alu_result[27]_INST_0_i_13 
       (.I0(src_A[27]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[31]),
        .I4(src_B[2]),
        .O(\alu_result[27]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[27]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[27]_INST_0_i_6_n_0 ),
        .I3(\alu_result[28]_INST_0_i_6_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[27]_INST_0_i_7_n_0 ),
        .O(\alu_result[27]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[27]_INST_0_i_3 
       (.I0(src_B[27]),
        .I1(src_A[27]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[27]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[27]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[27]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[28]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[27]),
        .O(\alu_result[27]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[27]_INST_0_i_5 
       (.I0(data0[27]),
        .I1(data1[27]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[27]),
        .I5(src_A[27]),
        .O(\alu_result[27]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[27]_INST_0_i_6 
       (.I0(\alu_result[27]_INST_0_i_10_n_0 ),
        .I1(\alu_result[31]_INST_0_i_20_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[29]_INST_0_i_14_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[31]_INST_0_i_23_n_0 ),
        .O(\alu_result[27]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[27]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[27]),
        .I3(src_B[27]),
        .O(\alu_result[27]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \alu_result[27]_INST_0_i_8 
       (.I0(src_A[29]),
        .I1(src_B[1]),
        .I2(src_A[31]),
        .I3(src_B[2]),
        .I4(\alu_result[0]_INST_0_i_5_n_0 ),
        .I5(src_A[27]),
        .O(\alu_result[27]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[27]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[27]_INST_0_i_11_n_0 ),
        .I2(\alu_result[28]_INST_0_i_11_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[27]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[28]_INST_0 
       (.I0(\alu_result[28]_INST_0_i_1_n_0 ),
        .I1(\alu_result[28]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[28]_INST_0_i_3_n_0 ),
        .I4(\alu_result[28]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[28]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[28]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[28]_INST_0_i_5_n_0 ),
        .O(\alu_result[28]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[28]_INST_0_i_10 
       (.I0(src_A[13]),
        .I1(src_B[3]),
        .I2(src_A[5]),
        .I3(src_B[4]),
        .I4(src_A[21]),
        .O(\alu_result[28]_INST_0_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[28]_INST_0_i_11 
       (.I0(\alu_result[28]_INST_0_i_12_n_0 ),
        .I1(src_B[1]),
        .I2(\alu_result[28]_INST_0_i_13_n_0 ),
        .O(\alu_result[28]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \alu_result[28]_INST_0_i_12 
       (.I0(src_A[30]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[31]),
        .I4(src_B[2]),
        .O(\alu_result[28]_INST_0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \alu_result[28]_INST_0_i_13 
       (.I0(src_A[28]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[31]),
        .I4(src_B[2]),
        .O(\alu_result[28]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[28]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[28]_INST_0_i_6_n_0 ),
        .I3(\alu_result[29]_INST_0_i_8_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[28]_INST_0_i_7_n_0 ),
        .O(\alu_result[28]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[28]_INST_0_i_3 
       (.I0(src_B[28]),
        .I1(src_A[28]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[28]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[28]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[28]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[29]_INST_0_i_10_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[28]),
        .O(\alu_result[28]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[28]_INST_0_i_5 
       (.I0(data0[28]),
        .I1(data1[28]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[28]),
        .I5(src_A[28]),
        .O(\alu_result[28]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[28]_INST_0_i_6 
       (.I0(\alu_result[28]_INST_0_i_10_n_0 ),
        .I1(\alu_result[31]_INST_0_i_16_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[30]_INST_0_i_21_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[31]_INST_0_i_19_n_0 ),
        .O(\alu_result[28]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[28]_INST_0_i_7 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[28]),
        .I3(src_B[28]),
        .O(\alu_result[28]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \alu_result[28]_INST_0_i_8 
       (.I0(src_A[30]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[28]),
        .I4(src_B[1]),
        .I5(src_B[2]),
        .O(\alu_result[28]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[28]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[28]_INST_0_i_11_n_0 ),
        .I2(\alu_result[29]_INST_0_i_15_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[28]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[29]_INST_0 
       (.I0(\alu_result[29]_INST_0_i_1_n_0 ),
        .I1(\alu_result[29]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[29]_INST_0_i_3_n_0 ),
        .I4(\alu_result[29]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[29]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[29]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[29]_INST_0_i_6_n_0 ),
        .O(\alu_result[29]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \alu_result[29]_INST_0_i_10 
       (.I0(src_A[31]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[29]),
        .I4(src_B[1]),
        .I5(src_B[2]),
        .O(\alu_result[29]_INST_0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \alu_result[29]_INST_0_i_11 
       (.I0(\alu_result[31]_INST_0_i_15_n_0 ),
        .I1(\alu_result[31]_INST_0_i_14_n_0 ),
        .I2(\alu_result[31]_INST_0_i_13_n_0 ),
        .I3(src_B[0]),
        .O(\alu_result[29]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_result[29]_INST_0_i_12 
       (.I0(src_B[2]),
        .I1(src_B[1]),
        .I2(src_A[30]),
        .I3(src_B[3]),
        .I4(src_B[4]),
        .O(\alu_result[29]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[29]_INST_0_i_13 
       (.I0(src_A[31]),
        .I1(\alu_result[29]_INST_0_i_15_n_0 ),
        .I2(\alu_result[30]_INST_0_i_9_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[29]_INST_0_i_14 
       (.I0(src_A[14]),
        .I1(src_B[3]),
        .I2(src_A[6]),
        .I3(src_B[4]),
        .I4(src_A[22]),
        .O(\alu_result[29]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0004)) 
    \alu_result[29]_INST_0_i_15 
       (.I0(src_B[1]),
        .I1(src_A[29]),
        .I2(src_B[4]),
        .I3(src_B[3]),
        .I4(src_A[31]),
        .I5(src_B[2]),
        .O(\alu_result[29]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \alu_result[29]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[29]_INST_0_i_8_n_0 ),
        .I3(\alu_result[30]_INST_0_i_8_n_0 ),
        .I4(\alu_result[31]_INST_0_i_6_n_0 ),
        .I5(\alu_result[29]_INST_0_i_9_n_0 ),
        .O(\alu_result[29]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[29]_INST_0_i_3 
       (.I0(src_B[29]),
        .I1(src_A[29]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[29]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[29]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[29]_INST_0_i_10_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[29]_INST_0_i_12_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[29]),
        .O(\alu_result[29]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_result[29]_INST_0_i_5 
       (.I0(alu_op[2]),
        .I1(alu_op[1]),
        .O(\alu_result[29]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[29]_INST_0_i_6 
       (.I0(data0[29]),
        .I1(data1[29]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_B[29]),
        .I5(src_A[29]),
        .O(\alu_result[29]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_result[29]_INST_0_i_7 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .O(\alu_result[29]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_result[29]_INST_0_i_8 
       (.I0(\alu_result[29]_INST_0_i_14_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[31]_INST_0_i_23_n_0 ),
        .I3(\alu_result[31]_INST_0_i_20_n_0 ),
        .I4(\alu_result[31]_INST_0_i_21_n_0 ),
        .I5(src_B[1]),
        .O(\alu_result[29]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[29]_INST_0_i_9 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_A[29]),
        .I3(src_B[29]),
        .O(\alu_result[29]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \alu_result[2]_INST_0 
       (.I0(alu_op[2]),
        .I1(\alu_result[2]_INST_0_i_1_n_0 ),
        .I2(\alu_result[2]_INST_0_i_2_n_0 ),
        .I3(alu_op[3]),
        .I4(\alu_result[2]_INST_0_i_3_n_0 ),
        .I5(\alu_result[2]_INST_0_i_4_n_0 ),
        .O(alu_result[2]));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[2]_INST_0_i_1 
       (.I0(data0[2]),
        .I1(data1[2]),
        .I2(alu_op[1]),
        .I3(src_B[2]),
        .I4(src_A[2]),
        .I5(alu_op[0]),
        .O(\alu_result[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \alu_result[2]_INST_0_i_10 
       (.I0(src_A[16]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(\alu_result[2]_INST_0_i_11_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[4]_INST_0_i_21_n_0 ),
        .O(\alu_result[2]_INST_0_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[2]_INST_0_i_11 
       (.I0(src_A[24]),
        .I1(src_B[4]),
        .I2(src_A[8]),
        .O(\alu_result[2]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFF8F8F8F8F8)) 
    \alu_result[2]_INST_0_i_2 
       (.I0(\alu_result[31]_INST_0_i_6_n_0 ),
        .I1(\alu_result[3]_INST_0_i_8_n_0 ),
        .I2(\alu_result[2]_INST_0_i_5_n_0 ),
        .I3(src_A[2]),
        .I4(src_B[2]),
        .I5(\alu_result[31]_INST_0_i_4_n_0 ),
        .O(\alu_result[2]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[2]_INST_0_i_3 
       (.I0(src_B[2]),
        .I1(src_A[2]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[2]_INST_0_i_4 
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(\alu_result[2]_INST_0_i_6_n_0 ),
        .I2(\alu_result[3]_INST_0_i_10_n_0 ),
        .I3(\alu_result[4]_INST_0_i_9_n_0 ),
        .I4(\alu_result[2]_INST_0_i_7_n_0 ),
        .I5(\alu_result[4]_INST_0_i_11_n_0 ),
        .O(\alu_result[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \alu_result[2]_INST_0_i_5 
       (.I0(\alu_result[31]_INST_0_i_9_n_0 ),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[1]),
        .I4(src_B[1]),
        .I5(src_B[2]),
        .O(\alu_result[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F8800000000)) 
    \alu_result[2]_INST_0_i_6 
       (.I0(\alu_result[29]_INST_0_i_11_n_0 ),
        .I1(\alu_result[3]_INST_0_i_19_n_0 ),
        .I2(\alu_result[31]_INST_0_i_11_n_0 ),
        .I3(\alu_result[2]_INST_0_i_8_n_0 ),
        .I4(\alu_result[0]_INST_0_i_9_n_0 ),
        .I5(alu_op[0]),
        .O(\alu_result[2]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[2]_INST_0_i_7 
       (.I0(\alu_result[6]_INST_0_i_10_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[2]_INST_0_i_9_n_0 ),
        .I3(\alu_result[2]_INST_0_i_10_n_0 ),
        .I4(src_B[1]),
        .O(\alu_result[2]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[2]_INST_0_i_8 
       (.I0(\alu_result[8]_INST_0_i_16_n_0 ),
        .I1(\alu_result[4]_INST_0_i_21_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[6]_INST_0_i_10_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[2]_INST_0_i_9_n_0 ),
        .O(\alu_result[2]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[2]_INST_0_i_9 
       (.I0(src_A[2]),
        .I1(src_A[18]),
        .I2(src_B[3]),
        .I3(src_A[26]),
        .I4(src_B[4]),
        .I5(src_A[10]),
        .O(\alu_result[2]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \alu_result[30]_INST_0 
       (.I0(alu_op[2]),
        .I1(\alu_result[30]_INST_0_i_1_n_0 ),
        .I2(\alu_result[30]_INST_0_i_2_n_0 ),
        .I3(alu_op[3]),
        .I4(\alu_result[30]_INST_0_i_3_n_0 ),
        .I5(\alu_result[30]_INST_0_i_4_n_0 ),
        .O(alu_result[30]));
  LUT6 #(
    .INIT(64'hFCFAFC0AFC0A0C0A)) 
    \alu_result[30]_INST_0_i_1 
       (.I0(data0[30]),
        .I1(data1[30]),
        .I2(alu_op[1]),
        .I3(alu_op[0]),
        .I4(src_A[30]),
        .I5(src_B[30]),
        .O(\alu_result[30]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000A000C0)) 
    \alu_result[30]_INST_0_i_10 
       (.I0(\alu_result[31]_INST_0_i_10_n_0 ),
        .I1(\alu_result[29]_INST_0_i_12_n_0 ),
        .I2(\alu_result[30]_INST_0_i_22_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(src_B[0]),
        .I5(alu_op[0]),
        .O(\alu_result[30]_INST_0_i_10_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[30]_INST_0_i_11 
       (.CI(\alu_result[23]_INST_0_i_10_n_0 ),
        .CO({\alu_result[30]_INST_0_i_11_n_0 ,\NLW_alu_result[30]_INST_0_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[27:24]),
        .O(data0[27:24]),
        .S({\alu_result[30]_INST_0_i_23_n_0 ,\alu_result[30]_INST_0_i_24_n_0 ,\alu_result[30]_INST_0_i_25_n_0 ,\alu_result[30]_INST_0_i_26_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[30]_INST_0_i_12 
       (.I0(src_B[31]),
        .I1(src_A[31]),
        .O(\alu_result[30]_INST_0_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[30]_INST_0_i_13 
       (.I0(src_B[30]),
        .I1(src_A[30]),
        .O(\alu_result[30]_INST_0_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[30]_INST_0_i_14 
       (.I0(src_A[29]),
        .I1(src_B[29]),
        .O(\alu_result[30]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[30]_INST_0_i_15 
       (.I0(src_A[28]),
        .I1(src_B[28]),
        .O(\alu_result[30]_INST_0_i_15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[30]_INST_0_i_16 
       (.CI(\alu_result[23]_INST_0_i_11_n_0 ),
        .CO({\alu_result[30]_INST_0_i_16_n_0 ,\NLW_alu_result[30]_INST_0_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[27:24]),
        .O(data1[27:24]),
        .S({\alu_result[30]_INST_0_i_27_n_0 ,\alu_result[30]_INST_0_i_28_n_0 ,\alu_result[30]_INST_0_i_29_n_0 ,\alu_result[30]_INST_0_i_30_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_17 
       (.I0(src_A[31]),
        .I1(src_B[31]),
        .O(\alu_result[30]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_18 
       (.I0(src_A[30]),
        .I1(src_B[30]),
        .O(\alu_result[30]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_19 
       (.I0(src_A[29]),
        .I1(src_B[29]),
        .O(\alu_result[30]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \alu_result[30]_INST_0_i_2 
       (.I0(\alu_result[31]_INST_0_i_4_n_0 ),
        .I1(\alu_result[30]_INST_0_i_7_n_0 ),
        .I2(\alu_result[31]_INST_0_i_9_n_0 ),
        .I3(\alu_result[30]_INST_0_i_8_n_0 ),
        .I4(\alu_result[31]_INST_0_i_8_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[30]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_20 
       (.I0(src_A[28]),
        .I1(src_B[28]),
        .O(\alu_result[30]_INST_0_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[30]_INST_0_i_21 
       (.I0(src_A[15]),
        .I1(src_B[3]),
        .I2(src_A[7]),
        .I3(src_B[4]),
        .I4(src_A[23]),
        .O(\alu_result[30]_INST_0_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \alu_result[30]_INST_0_i_22 
       (.I0(\alu_result[31]_INST_0_i_25_n_0 ),
        .I1(\alu_result[30]_INST_0_i_31_n_0 ),
        .I2(\alu_result[31]_INST_0_i_24_n_0 ),
        .I3(\alu_result[30]_INST_0_i_32_n_0 ),
        .O(\alu_result[30]_INST_0_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[30]_INST_0_i_23 
       (.I0(src_A[27]),
        .I1(src_B[27]),
        .O(\alu_result[30]_INST_0_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[30]_INST_0_i_24 
       (.I0(src_A[26]),
        .I1(src_B[26]),
        .O(\alu_result[30]_INST_0_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[30]_INST_0_i_25 
       (.I0(src_A[25]),
        .I1(src_B[25]),
        .O(\alu_result[30]_INST_0_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[30]_INST_0_i_26 
       (.I0(src_A[24]),
        .I1(src_B[24]),
        .O(\alu_result[30]_INST_0_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_27 
       (.I0(src_A[27]),
        .I1(src_B[27]),
        .O(\alu_result[30]_INST_0_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_28 
       (.I0(src_A[26]),
        .I1(src_B[26]),
        .O(\alu_result[30]_INST_0_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_29 
       (.I0(src_A[25]),
        .I1(src_B[25]),
        .O(\alu_result[30]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[30]_INST_0_i_3 
       (.I0(src_B[30]),
        .I1(src_A[30]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[30]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_30 
       (.I0(src_A[24]),
        .I1(src_B[24]),
        .O(\alu_result[30]_INST_0_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \alu_result[30]_INST_0_i_31 
       (.I0(src_B[6]),
        .I1(src_B[5]),
        .I2(src_B[8]),
        .I3(src_B[7]),
        .O(\alu_result[30]_INST_0_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \alu_result[30]_INST_0_i_32 
       (.I0(src_B[20]),
        .I1(src_B[19]),
        .I2(src_B[18]),
        .I3(src_B[17]),
        .O(\alu_result[30]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8080000)) 
    \alu_result[30]_INST_0_i_4 
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(\alu_result[30]_INST_0_i_9_n_0 ),
        .I2(\alu_result[31]_INST_0_i_11_n_0 ),
        .I3(src_A[31]),
        .I4(alu_op[0]),
        .I5(\alu_result[30]_INST_0_i_10_n_0 ),
        .O(\alu_result[30]_INST_0_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[30]_INST_0_i_5 
       (.CI(\alu_result[30]_INST_0_i_11_n_0 ),
        .CO(\NLW_alu_result[30]_INST_0_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,src_A[30:28]}),
        .O(data0[31:28]),
        .S({\alu_result[30]_INST_0_i_12_n_0 ,\alu_result[30]_INST_0_i_13_n_0 ,\alu_result[30]_INST_0_i_14_n_0 ,\alu_result[30]_INST_0_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[30]_INST_0_i_6 
       (.CI(\alu_result[30]_INST_0_i_16_n_0 ),
        .CO(\NLW_alu_result[30]_INST_0_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,src_A[30:28]}),
        .O(data1[31:28]),
        .S({\alu_result[30]_INST_0_i_17_n_0 ,\alu_result[30]_INST_0_i_18_n_0 ,\alu_result[30]_INST_0_i_19_n_0 ,\alu_result[30]_INST_0_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[30]_INST_0_i_7 
       (.I0(src_A[30]),
        .I1(src_B[30]),
        .O(\alu_result[30]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_result[30]_INST_0_i_8 
       (.I0(\alu_result[30]_INST_0_i_21_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[31]_INST_0_i_19_n_0 ),
        .I3(\alu_result[31]_INST_0_i_16_n_0 ),
        .I4(\alu_result[31]_INST_0_i_17_n_0 ),
        .I5(src_B[1]),
        .O(\alu_result[30]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0004)) 
    \alu_result[30]_INST_0_i_9 
       (.I0(src_B[1]),
        .I1(src_A[30]),
        .I2(src_B[4]),
        .I3(src_B[3]),
        .I4(src_A[31]),
        .I5(src_B[2]),
        .O(\alu_result[30]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6420)) 
    \alu_result[31]_INST_0 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[31]_INST_0_i_1_n_0 ),
        .I3(\alu_result[31]_INST_0_i_2_n_0 ),
        .I4(\alu_result[31]_INST_0_i_3_n_0 ),
        .O(alu_result[31]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \alu_result[31]_INST_0_i_1 
       (.I0(\alu_result[31]_INST_0_i_4_n_0 ),
        .I1(\alu_result[31]_INST_0_i_5_n_0 ),
        .I2(\alu_result[31]_INST_0_i_6_n_0 ),
        .I3(\alu_result[31]_INST_0_i_7_n_0 ),
        .I4(\alu_result[31]_INST_0_i_8_n_0 ),
        .I5(\alu_result[31]_INST_0_i_9_n_0 ),
        .O(\alu_result[31]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_result[31]_INST_0_i_10 
       (.I0(src_B[2]),
        .I1(src_B[1]),
        .I2(src_A[31]),
        .I3(src_B[3]),
        .I4(src_B[4]),
        .O(\alu_result[31]_INST_0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alu_result[31]_INST_0_i_11 
       (.I0(src_B[0]),
        .I1(\alu_result[31]_INST_0_i_15_n_0 ),
        .I2(\alu_result[31]_INST_0_i_14_n_0 ),
        .I3(\alu_result[31]_INST_0_i_13_n_0 ),
        .O(\alu_result[31]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[31]_INST_0_i_12 
       (.I0(data0[31]),
        .I1(data1[31]),
        .I2(alu_op[1]),
        .I3(src_B[31]),
        .I4(src_A[31]),
        .I5(alu_op[0]),
        .O(\alu_result[31]_INST_0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \alu_result[31]_INST_0_i_13 
       (.I0(src_B[17]),
        .I1(src_B[18]),
        .I2(src_B[19]),
        .I3(src_B[20]),
        .I4(\alu_result[31]_INST_0_i_24_n_0 ),
        .O(\alu_result[31]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \alu_result[31]_INST_0_i_14 
       (.I0(src_B[7]),
        .I1(src_B[8]),
        .I2(src_B[5]),
        .I3(src_B[6]),
        .I4(\alu_result[31]_INST_0_i_25_n_0 ),
        .O(\alu_result[31]_INST_0_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \alu_result[31]_INST_0_i_15 
       (.I0(src_B[29]),
        .I1(src_B[30]),
        .I2(src_B[22]),
        .I3(\alu_result[31]_INST_0_i_26_n_0 ),
        .I4(\alu_result[31]_INST_0_i_27_n_0 ),
        .O(\alu_result[31]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[31]_INST_0_i_16 
       (.I0(src_A[25]),
        .I1(src_A[9]),
        .I2(src_B[3]),
        .I3(src_A[1]),
        .I4(src_B[4]),
        .I5(src_A[17]),
        .O(\alu_result[31]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[31]_INST_0_i_17 
       (.I0(src_A[29]),
        .I1(src_A[13]),
        .I2(src_B[3]),
        .I3(src_A[5]),
        .I4(src_B[4]),
        .I5(src_A[21]),
        .O(\alu_result[31]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[31]_INST_0_i_18 
       (.I0(src_A[31]),
        .I1(src_A[15]),
        .I2(src_B[3]),
        .I3(src_A[7]),
        .I4(src_B[4]),
        .I5(src_A[23]),
        .O(\alu_result[31]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[31]_INST_0_i_19 
       (.I0(src_A[27]),
        .I1(src_A[11]),
        .I2(src_B[3]),
        .I3(src_A[3]),
        .I4(src_B[4]),
        .I5(src_A[19]),
        .O(\alu_result[31]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000F0FF002222)) 
    \alu_result[31]_INST_0_i_2 
       (.I0(\alu_result[31]_INST_0_i_10_n_0 ),
        .I1(\alu_result[31]_INST_0_i_11_n_0 ),
        .I2(src_B[31]),
        .I3(src_A[31]),
        .I4(alu_op[0]),
        .I5(alu_op[1]),
        .O(\alu_result[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[31]_INST_0_i_20 
       (.I0(src_A[24]),
        .I1(src_A[8]),
        .I2(src_B[3]),
        .I3(src_A[0]),
        .I4(src_B[4]),
        .I5(src_A[16]),
        .O(\alu_result[31]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[31]_INST_0_i_21 
       (.I0(src_A[28]),
        .I1(src_A[12]),
        .I2(src_B[3]),
        .I3(src_A[4]),
        .I4(src_B[4]),
        .I5(src_A[20]),
        .O(\alu_result[31]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[31]_INST_0_i_22 
       (.I0(src_A[30]),
        .I1(src_A[14]),
        .I2(src_B[3]),
        .I3(src_A[6]),
        .I4(src_B[4]),
        .I5(src_A[22]),
        .O(\alu_result[31]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[31]_INST_0_i_23 
       (.I0(src_A[26]),
        .I1(src_A[10]),
        .I2(src_B[3]),
        .I3(src_A[2]),
        .I4(src_B[4]),
        .I5(src_A[18]),
        .O(\alu_result[31]_INST_0_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \alu_result[31]_INST_0_i_24 
       (.I0(src_B[16]),
        .I1(src_B[15]),
        .I2(src_B[14]),
        .I3(src_B[13]),
        .O(\alu_result[31]_INST_0_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \alu_result[31]_INST_0_i_25 
       (.I0(src_B[12]),
        .I1(src_B[11]),
        .I2(src_B[10]),
        .I3(src_B[9]),
        .O(\alu_result[31]_INST_0_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \alu_result[31]_INST_0_i_26 
       (.I0(src_B[28]),
        .I1(src_B[25]),
        .I2(src_B[31]),
        .I3(src_B[27]),
        .O(\alu_result[31]_INST_0_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \alu_result[31]_INST_0_i_27 
       (.I0(src_B[24]),
        .I1(src_B[21]),
        .I2(src_B[26]),
        .I3(src_B[23]),
        .O(\alu_result[31]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h202000000000FF00)) 
    \alu_result[31]_INST_0_i_3 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_A[31]),
        .I3(\alu_result[31]_INST_0_i_12_n_0 ),
        .I4(alu_op[3]),
        .I5(alu_op[2]),
        .O(\alu_result[31]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_result[31]_INST_0_i_4 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .O(\alu_result[31]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[31]_INST_0_i_5 
       (.I0(src_A[31]),
        .I1(src_B[31]),
        .O(\alu_result[31]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \alu_result[31]_INST_0_i_6 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(\alu_result[31]_INST_0_i_13_n_0 ),
        .I3(\alu_result[31]_INST_0_i_14_n_0 ),
        .I4(\alu_result[31]_INST_0_i_15_n_0 ),
        .I5(src_B[0]),
        .O(\alu_result[31]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \alu_result[31]_INST_0_i_7 
       (.I0(\alu_result[31]_INST_0_i_16_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[31]_INST_0_i_17_n_0 ),
        .I3(\alu_result[31]_INST_0_i_18_n_0 ),
        .I4(\alu_result[31]_INST_0_i_19_n_0 ),
        .I5(src_B[1]),
        .O(\alu_result[31]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \alu_result[31]_INST_0_i_8 
       (.I0(\alu_result[31]_INST_0_i_20_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[31]_INST_0_i_21_n_0 ),
        .I3(\alu_result[31]_INST_0_i_22_n_0 ),
        .I4(\alu_result[31]_INST_0_i_23_n_0 ),
        .I5(src_B[1]),
        .O(\alu_result[31]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \alu_result[31]_INST_0_i_9 
       (.I0(alu_op[0]),
        .I1(alu_op[1]),
        .I2(src_B[0]),
        .I3(\alu_result[31]_INST_0_i_13_n_0 ),
        .I4(\alu_result[31]_INST_0_i_14_n_0 ),
        .I5(\alu_result[31]_INST_0_i_15_n_0 ),
        .O(\alu_result[31]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \alu_result[3]_INST_0 
       (.I0(alu_op[2]),
        .I1(\alu_result[3]_INST_0_i_1_n_0 ),
        .I2(\alu_result[3]_INST_0_i_2_n_0 ),
        .I3(alu_op[3]),
        .I4(\alu_result[3]_INST_0_i_3_n_0 ),
        .I5(\alu_result[3]_INST_0_i_4_n_0 ),
        .O(alu_result[3]));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[3]_INST_0_i_1 
       (.I0(data0[3]),
        .I1(data1[3]),
        .I2(alu_op[1]),
        .I3(src_B[3]),
        .I4(src_A[3]),
        .I5(alu_op[0]),
        .O(\alu_result[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_result[3]_INST_0_i_10 
       (.I0(\alu_result[7]_INST_0_i_11_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[3]_INST_0_i_20_n_0 ),
        .I3(\alu_result[3]_INST_0_i_21_n_0 ),
        .I4(src_B[1]),
        .O(\alu_result[3]_INST_0_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[3]_INST_0_i_11 
       (.I0(src_A[3]),
        .I1(src_B[3]),
        .O(\alu_result[3]_INST_0_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[3]_INST_0_i_12 
       (.I0(src_A[2]),
        .I1(src_B[2]),
        .O(\alu_result[3]_INST_0_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[3]_INST_0_i_13 
       (.I0(src_A[1]),
        .I1(src_B[1]),
        .O(\alu_result[3]_INST_0_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[3]_INST_0_i_14 
       (.I0(src_A[0]),
        .I1(src_B[0]),
        .O(\alu_result[3]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[3]_INST_0_i_15 
       (.I0(src_B[3]),
        .I1(src_A[3]),
        .O(\alu_result[3]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[3]_INST_0_i_16 
       (.I0(src_B[2]),
        .I1(src_A[2]),
        .O(\alu_result[3]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[3]_INST_0_i_17 
       (.I0(src_B[1]),
        .I1(src_A[1]),
        .O(\alu_result[3]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[3]_INST_0_i_18 
       (.I0(src_B[0]),
        .I1(src_A[0]),
        .O(\alu_result[3]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_result[3]_INST_0_i_19 
       (.I0(\alu_result[7]_INST_0_i_11_n_0 ),
        .I1(src_B[2]),
        .I2(\alu_result[3]_INST_0_i_20_n_0 ),
        .I3(\alu_result[9]_INST_0_i_15_n_0 ),
        .I4(\alu_result[5]_INST_0_i_10_n_0 ),
        .I5(src_B[1]),
        .O(\alu_result[3]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFFFEAEAEAEAEA)) 
    \alu_result[3]_INST_0_i_2 
       (.I0(\alu_result[3]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[3]_INST_0_i_8_n_0 ),
        .I3(src_A[3]),
        .I4(src_B[3]),
        .I5(\alu_result[31]_INST_0_i_4_n_0 ),
        .O(\alu_result[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[3]_INST_0_i_20 
       (.I0(src_A[3]),
        .I1(src_A[19]),
        .I2(src_B[3]),
        .I3(src_A[27]),
        .I4(src_B[4]),
        .I5(src_A[11]),
        .O(\alu_result[3]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \alu_result[3]_INST_0_i_21 
       (.I0(src_A[17]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(\alu_result[3]_INST_0_i_22_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[5]_INST_0_i_10_n_0 ),
        .O(\alu_result[3]_INST_0_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_result[3]_INST_0_i_22 
       (.I0(src_A[25]),
        .I1(src_B[4]),
        .I2(src_A[9]),
        .O(\alu_result[3]_INST_0_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[3]_INST_0_i_3 
       (.I0(src_B[3]),
        .I1(src_A[3]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[3]_INST_0_i_4 
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(\alu_result[3]_INST_0_i_9_n_0 ),
        .I2(\alu_result[4]_INST_0_i_10_n_0 ),
        .I3(\alu_result[4]_INST_0_i_9_n_0 ),
        .I4(\alu_result[3]_INST_0_i_10_n_0 ),
        .I5(\alu_result[4]_INST_0_i_11_n_0 ),
        .O(\alu_result[3]_INST_0_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[3]_INST_0_i_5 
       (.CI(1'b0),
        .CO({\alu_result[3]_INST_0_i_5_n_0 ,\NLW_alu_result[3]_INST_0_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[3:0]),
        .O(data0[3:0]),
        .S({\alu_result[3]_INST_0_i_11_n_0 ,\alu_result[3]_INST_0_i_12_n_0 ,\alu_result[3]_INST_0_i_13_n_0 ,\alu_result[3]_INST_0_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[3]_INST_0_i_6 
       (.CI(1'b0),
        .CO({\alu_result[3]_INST_0_i_6_n_0 ,\NLW_alu_result[3]_INST_0_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(src_A[3:0]),
        .O(data1[3:0]),
        .S({\alu_result[3]_INST_0_i_15_n_0 ,\alu_result[3]_INST_0_i_16_n_0 ,\alu_result[3]_INST_0_i_17_n_0 ,\alu_result[3]_INST_0_i_18_n_0 }));
  LUT6 #(
    .INIT(64'h2220000002000000)) 
    \alu_result[3]_INST_0_i_7 
       (.I0(\alu_result[31]_INST_0_i_6_n_0 ),
        .I1(src_B[2]),
        .I2(src_B[1]),
        .I3(src_A[3]),
        .I4(\alu_result[0]_INST_0_i_5_n_0 ),
        .I5(src_A[1]),
        .O(\alu_result[3]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \alu_result[3]_INST_0_i_8 
       (.I0(src_A[0]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[2]),
        .I4(src_B[1]),
        .I5(src_B[2]),
        .O(\alu_result[3]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F8800000000)) 
    \alu_result[3]_INST_0_i_9 
       (.I0(\alu_result[29]_INST_0_i_11_n_0 ),
        .I1(\alu_result[4]_INST_0_i_20_n_0 ),
        .I2(\alu_result[31]_INST_0_i_11_n_0 ),
        .I3(\alu_result[3]_INST_0_i_19_n_0 ),
        .I4(\alu_result[0]_INST_0_i_9_n_0 ),
        .I5(alu_op[0]),
        .O(\alu_result[3]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \alu_result[4]_INST_0 
       (.I0(alu_op[2]),
        .I1(\alu_result[4]_INST_0_i_1_n_0 ),
        .I2(\alu_result[4]_INST_0_i_2_n_0 ),
        .I3(alu_op[3]),
        .I4(\alu_result[4]_INST_0_i_3_n_0 ),
        .I5(\alu_result[4]_INST_0_i_4_n_0 ),
        .O(alu_result[4]));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[4]_INST_0_i_1 
       (.I0(data0[4]),
        .I1(data1[4]),
        .I2(alu_op[1]),
        .I3(src_B[4]),
        .I4(src_A[4]),
        .I5(alu_op[0]),
        .O(\alu_result[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[4]_INST_0_i_10 
       (.I0(\alu_result[8]_INST_0_i_12_n_0 ),
        .I1(\alu_result[6]_INST_0_i_10_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[8]_INST_0_i_14_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[4]_INST_0_i_21_n_0 ),
        .O(\alu_result[4]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \alu_result[4]_INST_0_i_11 
       (.I0(\alu_result[31]_INST_0_i_13_n_0 ),
        .I1(\alu_result[31]_INST_0_i_14_n_0 ),
        .I2(\alu_result[31]_INST_0_i_15_n_0 ),
        .I3(src_B[0]),
        .I4(alu_op[0]),
        .O(\alu_result[4]_INST_0_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[4]_INST_0_i_12 
       (.I0(src_A[7]),
        .I1(src_B[7]),
        .O(\alu_result[4]_INST_0_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[4]_INST_0_i_13 
       (.I0(src_A[6]),
        .I1(src_B[6]),
        .O(\alu_result[4]_INST_0_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[4]_INST_0_i_14 
       (.I0(src_A[5]),
        .I1(src_B[5]),
        .O(\alu_result[4]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_result[4]_INST_0_i_15 
       (.I0(src_A[4]),
        .I1(src_B[4]),
        .O(\alu_result[4]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[4]_INST_0_i_16 
       (.I0(src_B[7]),
        .I1(src_A[7]),
        .O(\alu_result[4]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[4]_INST_0_i_17 
       (.I0(src_B[6]),
        .I1(src_A[6]),
        .O(\alu_result[4]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[4]_INST_0_i_18 
       (.I0(src_B[5]),
        .I1(src_A[5]),
        .O(\alu_result[4]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_result[4]_INST_0_i_19 
       (.I0(src_B[4]),
        .I1(src_A[4]),
        .O(\alu_result[4]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFF8F8F8F8F8)) 
    \alu_result[4]_INST_0_i_2 
       (.I0(\alu_result[31]_INST_0_i_6_n_0 ),
        .I1(\alu_result[5]_INST_0_i_7_n_0 ),
        .I2(\alu_result[4]_INST_0_i_7_n_0 ),
        .I3(src_A[4]),
        .I4(src_B[4]),
        .I5(\alu_result[31]_INST_0_i_4_n_0 ),
        .O(\alu_result[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[4]_INST_0_i_20 
       (.I0(\alu_result[10]_INST_0_i_13_n_0 ),
        .I1(\alu_result[6]_INST_0_i_10_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[8]_INST_0_i_16_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[4]_INST_0_i_21_n_0 ),
        .O(\alu_result[4]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[4]_INST_0_i_21 
       (.I0(src_A[4]),
        .I1(src_A[20]),
        .I2(src_B[3]),
        .I3(src_A[28]),
        .I4(src_B[4]),
        .I5(src_A[12]),
        .O(\alu_result[4]_INST_0_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[4]_INST_0_i_3 
       (.I0(src_B[4]),
        .I1(src_A[4]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[4]_INST_0_i_4 
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(\alu_result[4]_INST_0_i_8_n_0 ),
        .I2(\alu_result[5]_INST_0_i_8_n_0 ),
        .I3(\alu_result[4]_INST_0_i_9_n_0 ),
        .I4(\alu_result[4]_INST_0_i_10_n_0 ),
        .I5(\alu_result[4]_INST_0_i_11_n_0 ),
        .O(\alu_result[4]_INST_0_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[4]_INST_0_i_5 
       (.CI(\alu_result[3]_INST_0_i_5_n_0 ),
        .CO({\alu_result[4]_INST_0_i_5_n_0 ,\NLW_alu_result[4]_INST_0_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[7:4]),
        .O(data0[7:4]),
        .S({\alu_result[4]_INST_0_i_12_n_0 ,\alu_result[4]_INST_0_i_13_n_0 ,\alu_result[4]_INST_0_i_14_n_0 ,\alu_result[4]_INST_0_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_result[4]_INST_0_i_6 
       (.CI(\alu_result[3]_INST_0_i_6_n_0 ),
        .CO({\alu_result[4]_INST_0_i_6_n_0 ,\NLW_alu_result[4]_INST_0_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(src_A[7:4]),
        .O(data1[7:4]),
        .S({\alu_result[4]_INST_0_i_16_n_0 ,\alu_result[4]_INST_0_i_17_n_0 ,\alu_result[4]_INST_0_i_18_n_0 ,\alu_result[4]_INST_0_i_19_n_0 }));
  LUT6 #(
    .INIT(64'h2220000002000000)) 
    \alu_result[4]_INST_0_i_7 
       (.I0(\alu_result[31]_INST_0_i_9_n_0 ),
        .I1(src_B[2]),
        .I2(src_B[1]),
        .I3(src_A[3]),
        .I4(\alu_result[0]_INST_0_i_5_n_0 ),
        .I5(src_A[1]),
        .O(\alu_result[4]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F8800000000)) 
    \alu_result[4]_INST_0_i_8 
       (.I0(\alu_result[29]_INST_0_i_11_n_0 ),
        .I1(\alu_result[5]_INST_0_i_11_n_0 ),
        .I2(\alu_result[31]_INST_0_i_11_n_0 ),
        .I3(\alu_result[4]_INST_0_i_20_n_0 ),
        .I4(\alu_result[0]_INST_0_i_9_n_0 ),
        .I5(alu_op[0]),
        .O(\alu_result[4]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \alu_result[4]_INST_0_i_9 
       (.I0(src_B[0]),
        .I1(\alu_result[31]_INST_0_i_13_n_0 ),
        .I2(\alu_result[31]_INST_0_i_14_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(alu_op[0]),
        .O(\alu_result[4]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[5]_INST_0 
       (.I0(\alu_result[5]_INST_0_i_1_n_0 ),
        .I1(\alu_result[5]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[5]_INST_0_i_3_n_0 ),
        .I4(\alu_result[5]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[5]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[5]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[5]_INST_0_i_5_n_0 ),
        .O(\alu_result[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[5]_INST_0_i_10 
       (.I0(src_A[5]),
        .I1(src_A[21]),
        .I2(src_B[3]),
        .I3(src_A[29]),
        .I4(src_B[4]),
        .I5(src_A[13]),
        .O(\alu_result[5]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[5]_INST_0_i_11 
       (.I0(\alu_result[11]_INST_0_i_24_n_0 ),
        .I1(\alu_result[7]_INST_0_i_11_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[9]_INST_0_i_15_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[5]_INST_0_i_10_n_0 ),
        .O(\alu_result[5]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[5]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[5]_INST_0_i_6_n_0 ),
        .I2(\alu_result[5]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[6]_INST_0_i_6_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[5]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[5]_INST_0_i_3 
       (.I0(src_B[5]),
        .I1(src_A[5]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[5]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[5]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[6]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[5]),
        .O(\alu_result[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[5]_INST_0_i_5 
       (.I0(data0[5]),
        .I1(data1[5]),
        .I2(alu_op[1]),
        .I3(src_B[5]),
        .I4(src_A[5]),
        .I5(alu_op[0]),
        .O(\alu_result[5]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[5]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[5]),
        .I3(src_A[5]),
        .O(\alu_result[5]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \alu_result[5]_INST_0_i_7 
       (.I0(src_A[2]),
        .I1(src_B[1]),
        .I2(src_A[0]),
        .I3(src_B[2]),
        .I4(\alu_result[0]_INST_0_i_5_n_0 ),
        .I5(src_A[4]),
        .O(\alu_result[5]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[5]_INST_0_i_8 
       (.I0(\alu_result[9]_INST_0_i_11_n_0 ),
        .I1(\alu_result[7]_INST_0_i_11_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[9]_INST_0_i_13_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[5]_INST_0_i_10_n_0 ),
        .O(\alu_result[5]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[5]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[5]_INST_0_i_11_n_0 ),
        .I2(\alu_result[6]_INST_0_i_11_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[5]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[6]_INST_0 
       (.I0(\alu_result[6]_INST_0_i_1_n_0 ),
        .I1(\alu_result[6]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[6]_INST_0_i_3_n_0 ),
        .I4(\alu_result[6]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[6]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[6]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[6]_INST_0_i_5_n_0 ),
        .O(\alu_result[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \alu_result[6]_INST_0_i_10 
       (.I0(src_A[6]),
        .I1(src_A[22]),
        .I2(src_B[3]),
        .I3(src_A[30]),
        .I4(src_B[4]),
        .I5(src_A[14]),
        .O(\alu_result[6]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[6]_INST_0_i_11 
       (.I0(\alu_result[12]_INST_0_i_13_n_0 ),
        .I1(\alu_result[8]_INST_0_i_16_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[10]_INST_0_i_13_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[6]_INST_0_i_10_n_0 ),
        .O(\alu_result[6]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \alu_result[6]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[6]_INST_0_i_6_n_0 ),
        .I3(\alu_result[6]_INST_0_i_7_n_0 ),
        .I4(\alu_result[7]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[6]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[6]_INST_0_i_3 
       (.I0(src_B[6]),
        .I1(src_A[6]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[6]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[6]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[7]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[6]),
        .O(\alu_result[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[6]_INST_0_i_5 
       (.I0(data0[6]),
        .I1(data1[6]),
        .I2(alu_op[1]),
        .I3(src_B[6]),
        .I4(src_A[6]),
        .I5(alu_op[0]),
        .O(\alu_result[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \alu_result[6]_INST_0_i_6 
       (.I0(src_A[3]),
        .I1(src_B[1]),
        .I2(src_A[1]),
        .I3(src_B[2]),
        .I4(\alu_result[0]_INST_0_i_5_n_0 ),
        .I5(src_A[5]),
        .O(\alu_result[6]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[6]_INST_0_i_7 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[6]),
        .I3(src_A[6]),
        .O(\alu_result[6]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[6]_INST_0_i_8 
       (.I0(\alu_result[8]_INST_0_i_13_n_0 ),
        .I1(\alu_result[8]_INST_0_i_14_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[8]_INST_0_i_12_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[6]_INST_0_i_10_n_0 ),
        .O(\alu_result[6]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[6]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[6]_INST_0_i_11_n_0 ),
        .I2(\alu_result[7]_INST_0_i_12_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[6]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[7]_INST_0 
       (.I0(\alu_result[7]_INST_0_i_1_n_0 ),
        .I1(\alu_result[7]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[7]_INST_0_i_3_n_0 ),
        .I4(\alu_result[7]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[7]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[7]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[7]_INST_0_i_5_n_0 ),
        .O(\alu_result[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \alu_result[7]_INST_0_i_10 
       (.I0(src_A[2]),
        .I1(src_B[2]),
        .I2(src_B[4]),
        .I3(src_B[3]),
        .I4(src_A[6]),
        .O(\alu_result[7]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFCFC0C0CFA0AFA0A)) 
    \alu_result[7]_INST_0_i_11 
       (.I0(src_A[7]),
        .I1(src_A[23]),
        .I2(src_B[3]),
        .I3(src_A[15]),
        .I4(src_A[31]),
        .I5(src_B[4]),
        .O(\alu_result[7]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[7]_INST_0_i_12 
       (.I0(\alu_result[13]_INST_0_i_13_n_0 ),
        .I1(\alu_result[9]_INST_0_i_15_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[11]_INST_0_i_24_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[7]_INST_0_i_11_n_0 ),
        .O(\alu_result[7]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[7]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[7]_INST_0_i_6_n_0 ),
        .I2(\alu_result[7]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[8]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[7]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[7]_INST_0_i_3 
       (.I0(src_B[7]),
        .I1(src_A[7]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[7]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[7]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[8]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[7]),
        .O(\alu_result[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[7]_INST_0_i_5 
       (.I0(data0[7]),
        .I1(data1[7]),
        .I2(alu_op[1]),
        .I3(src_B[7]),
        .I4(src_A[7]),
        .I5(alu_op[0]),
        .O(\alu_result[7]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[7]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[7]),
        .I3(src_A[7]),
        .O(\alu_result[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \alu_result[7]_INST_0_i_7 
       (.I0(src_A[0]),
        .I1(src_B[2]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[4]),
        .I4(src_B[1]),
        .I5(\alu_result[7]_INST_0_i_10_n_0 ),
        .O(\alu_result[7]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[7]_INST_0_i_8 
       (.I0(\alu_result[9]_INST_0_i_12_n_0 ),
        .I1(\alu_result[9]_INST_0_i_13_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[9]_INST_0_i_11_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[7]_INST_0_i_11_n_0 ),
        .O(\alu_result[7]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[7]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[7]_INST_0_i_12_n_0 ),
        .I2(\alu_result[8]_INST_0_i_15_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[7]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[8]_INST_0 
       (.I0(\alu_result[8]_INST_0_i_1_n_0 ),
        .I1(\alu_result[8]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[8]_INST_0_i_3_n_0 ),
        .I4(\alu_result[8]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[8]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[8]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[8]_INST_0_i_5_n_0 ),
        .O(\alu_result[8]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \alu_result[8]_INST_0_i_10 
       (.I0(src_A[3]),
        .I1(src_B[2]),
        .I2(src_B[4]),
        .I3(src_B[3]),
        .I4(src_A[7]),
        .O(\alu_result[8]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[8]_INST_0_i_11 
       (.I0(src_A[22]),
        .I1(src_B[3]),
        .I2(src_A[30]),
        .I3(src_B[4]),
        .I4(src_A[14]),
        .O(\alu_result[8]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[8]_INST_0_i_12 
       (.I0(src_A[18]),
        .I1(src_B[3]),
        .I2(src_A[26]),
        .I3(src_B[4]),
        .I4(src_A[10]),
        .O(\alu_result[8]_INST_0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[8]_INST_0_i_13 
       (.I0(src_A[20]),
        .I1(src_B[3]),
        .I2(src_A[28]),
        .I3(src_B[4]),
        .I4(src_A[12]),
        .O(\alu_result[8]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[8]_INST_0_i_14 
       (.I0(src_A[16]),
        .I1(src_B[3]),
        .I2(src_A[24]),
        .I3(src_B[4]),
        .I4(src_A[8]),
        .O(\alu_result[8]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[8]_INST_0_i_15 
       (.I0(\alu_result[14]_INST_0_i_13_n_0 ),
        .I1(\alu_result[10]_INST_0_i_13_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[12]_INST_0_i_13_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[8]_INST_0_i_16_n_0 ),
        .O(\alu_result[8]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_result[8]_INST_0_i_16 
       (.I0(src_A[16]),
        .I1(src_A[31]),
        .I2(src_B[3]),
        .I3(src_A[24]),
        .I4(src_B[4]),
        .I5(src_A[8]),
        .O(\alu_result[8]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[8]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[8]_INST_0_i_6_n_0 ),
        .I2(\alu_result[8]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[9]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[8]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[8]_INST_0_i_3 
       (.I0(src_B[8]),
        .I1(src_A[8]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[8]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[8]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[8]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[9]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[8]),
        .O(\alu_result[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[8]_INST_0_i_5 
       (.I0(data0[8]),
        .I1(data1[8]),
        .I2(alu_op[1]),
        .I3(src_B[8]),
        .I4(src_A[8]),
        .I5(alu_op[0]),
        .O(\alu_result[8]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[8]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[8]),
        .I3(src_A[8]),
        .O(\alu_result[8]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \alu_result[8]_INST_0_i_7 
       (.I0(src_A[1]),
        .I1(src_B[2]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[5]),
        .I4(src_B[1]),
        .I5(\alu_result[8]_INST_0_i_10_n_0 ),
        .O(\alu_result[8]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[8]_INST_0_i_8 
       (.I0(\alu_result[8]_INST_0_i_11_n_0 ),
        .I1(\alu_result[8]_INST_0_i_12_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[8]_INST_0_i_13_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[8]_INST_0_i_14_n_0 ),
        .O(\alu_result[8]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[8]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[8]_INST_0_i_15_n_0 ),
        .I2(\alu_result[9]_INST_0_i_14_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[8]));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \alu_result[9]_INST_0 
       (.I0(\alu_result[9]_INST_0_i_1_n_0 ),
        .I1(\alu_result[9]_INST_0_i_2_n_0 ),
        .I2(alu_op[3]),
        .I3(\alu_result[9]_INST_0_i_3_n_0 ),
        .I4(\alu_result[9]_INST_0_i_4_n_0 ),
        .I5(\alu_result[29]_INST_0_i_5_n_0 ),
        .O(alu_result[9]));
  LUT3 #(
    .INIT(8'h10)) 
    \alu_result[9]_INST_0_i_1 
       (.I0(alu_op[2]),
        .I1(alu_op[3]),
        .I2(\alu_result[9]_INST_0_i_5_n_0 ),
        .O(\alu_result[9]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3300B8B8)) 
    \alu_result[9]_INST_0_i_10 
       (.I0(src_A[23]),
        .I1(src_B[3]),
        .I2(src_A[15]),
        .I3(src_A[31]),
        .I4(src_B[4]),
        .O(\alu_result[9]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[9]_INST_0_i_11 
       (.I0(src_A[19]),
        .I1(src_B[3]),
        .I2(src_A[27]),
        .I3(src_B[4]),
        .I4(src_A[11]),
        .O(\alu_result[9]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[9]_INST_0_i_12 
       (.I0(src_A[21]),
        .I1(src_B[3]),
        .I2(src_A[29]),
        .I3(src_B[4]),
        .I4(src_A[13]),
        .O(\alu_result[9]_INST_0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_result[9]_INST_0_i_13 
       (.I0(src_A[17]),
        .I1(src_B[3]),
        .I2(src_A[25]),
        .I3(src_B[4]),
        .I4(src_A[9]),
        .O(\alu_result[9]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[9]_INST_0_i_14 
       (.I0(\alu_result[15]_INST_0_i_24_n_0 ),
        .I1(\alu_result[11]_INST_0_i_24_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[13]_INST_0_i_13_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[9]_INST_0_i_15_n_0 ),
        .O(\alu_result[9]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_result[9]_INST_0_i_15 
       (.I0(src_A[17]),
        .I1(src_A[31]),
        .I2(src_B[3]),
        .I3(src_A[25]),
        .I4(src_B[4]),
        .I5(src_A[9]),
        .O(\alu_result[9]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \alu_result[9]_INST_0_i_2 
       (.I0(\alu_result[29]_INST_0_i_7_n_0 ),
        .I1(\alu_result[9]_INST_0_i_6_n_0 ),
        .I2(\alu_result[9]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[10]_INST_0_i_7_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(\alu_result[9]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000C200)) 
    \alu_result[9]_INST_0_i_3 
       (.I0(src_B[9]),
        .I1(src_A[9]),
        .I2(alu_op[2]),
        .I3(alu_op[1]),
        .I4(alu_op[0]),
        .O(\alu_result[9]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \alu_result[9]_INST_0_i_4 
       (.I0(\alu_result[31]_INST_0_i_11_n_0 ),
        .I1(\alu_result[9]_INST_0_i_8_n_0 ),
        .I2(\alu_result[29]_INST_0_i_11_n_0 ),
        .I3(\alu_result[10]_INST_0_i_8_n_0 ),
        .I4(alu_op[0]),
        .I5(data9[9]),
        .O(\alu_result[9]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFC0CFA0A0A0A)) 
    \alu_result[9]_INST_0_i_5 
       (.I0(data0[9]),
        .I1(data1[9]),
        .I2(alu_op[1]),
        .I3(src_B[9]),
        .I4(src_A[9]),
        .I5(alu_op[0]),
        .O(\alu_result[9]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_result[9]_INST_0_i_6 
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[9]),
        .I3(src_A[9]),
        .O(\alu_result[9]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \alu_result[9]_INST_0_i_7 
       (.I0(src_A[2]),
        .I1(src_B[2]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(src_A[6]),
        .I4(src_B[1]),
        .I5(\alu_result[11]_INST_0_i_12_n_0 ),
        .O(\alu_result[9]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_result[9]_INST_0_i_8 
       (.I0(\alu_result[9]_INST_0_i_10_n_0 ),
        .I1(\alu_result[9]_INST_0_i_11_n_0 ),
        .I2(src_B[1]),
        .I3(\alu_result[9]_INST_0_i_12_n_0 ),
        .I4(src_B[2]),
        .I5(\alu_result[9]_INST_0_i_13_n_0 ),
        .O(\alu_result[9]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAAAAACCAAAA)) 
    \alu_result[9]_INST_0_i_9 
       (.I0(src_A[31]),
        .I1(\alu_result[9]_INST_0_i_14_n_0 ),
        .I2(\alu_result[10]_INST_0_i_11_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(\alu_result[30]_INST_0_i_22_n_0 ),
        .I5(src_B[0]),
        .O(data9[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    alu_zero_INST_0
       (.I0(alu_zero_INST_0_i_1_n_0),
        .I1(alu_zero_INST_0_i_2_n_0),
        .I2(alu_zero_INST_0_i_3_n_0),
        .I3(alu_zero_INST_0_i_4_n_0),
        .I4(alu_zero_INST_0_i_5_n_0),
        .I5(alu_zero_INST_0_i_6_n_0),
        .O(alu_zero));
  LUT5 #(
    .INIT(32'h00000001)) 
    alu_zero_INST_0_i_1
       (.I0(alu_result[13]),
        .I1(alu_result[14]),
        .I2(alu_result[15]),
        .I3(alu_result[0]),
        .I4(alu_result[1]),
        .O(alu_zero_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFA80000)) 
    alu_zero_INST_0_i_10
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(\alu_result[4]_INST_0_i_8_n_0 ),
        .I2(alu_zero_INST_0_i_22_n_0),
        .I3(\alu_result[4]_INST_0_i_3_n_0 ),
        .I4(alu_op[3]),
        .O(alu_zero_INST_0_i_10_n_0));
  LUT5 #(
    .INIT(32'h00EE00F0)) 
    alu_zero_INST_0_i_11
       (.I0(alu_zero_INST_0_i_23_n_0),
        .I1(alu_zero_INST_0_i_24_n_0),
        .I2(\alu_result[3]_INST_0_i_1_n_0 ),
        .I3(alu_op[3]),
        .I4(alu_op[2]),
        .O(alu_zero_INST_0_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFA80000)) 
    alu_zero_INST_0_i_12
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(\alu_result[3]_INST_0_i_9_n_0 ),
        .I2(alu_zero_INST_0_i_25_n_0),
        .I3(\alu_result[3]_INST_0_i_3_n_0 ),
        .I4(alu_op[3]),
        .O(alu_zero_INST_0_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFA80000)) 
    alu_zero_INST_0_i_13
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(\alu_result[2]_INST_0_i_6_n_0 ),
        .I2(alu_zero_INST_0_i_26_n_0),
        .I3(\alu_result[2]_INST_0_i_3_n_0 ),
        .I4(alu_op[3]),
        .O(alu_zero_INST_0_i_13_n_0));
  LUT5 #(
    .INIT(32'h00EE00F0)) 
    alu_zero_INST_0_i_14
       (.I0(alu_zero_INST_0_i_27_n_0),
        .I1(alu_zero_INST_0_i_28_n_0),
        .I2(\alu_result[2]_INST_0_i_1_n_0 ),
        .I3(alu_op[3]),
        .I4(alu_op[2]),
        .O(alu_zero_INST_0_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    alu_zero_INST_0_i_15
       (.I0(alu_zero_INST_0_i_29_n_0),
        .I1(\alu_result[21]_INST_0_i_2_n_0 ),
        .I2(\alu_result[21]_INST_0_i_1_n_0 ),
        .I3(alu_zero_INST_0_i_30_n_0),
        .I4(\alu_result[22]_INST_0_i_2_n_0 ),
        .I5(\alu_result[22]_INST_0_i_1_n_0 ),
        .O(alu_zero_INST_0_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFAA8000000000)) 
    alu_zero_INST_0_i_16
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(data9[5]),
        .I2(alu_op[0]),
        .I3(alu_zero_INST_0_i_31_n_0),
        .I4(\alu_result[5]_INST_0_i_3_n_0 ),
        .I5(alu_op[3]),
        .O(alu_zero_INST_0_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFAA8000000000)) 
    alu_zero_INST_0_i_17
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(data9[6]),
        .I2(alu_op[0]),
        .I3(alu_zero_INST_0_i_32_n_0),
        .I4(\alu_result[6]_INST_0_i_3_n_0 ),
        .I5(alu_op[3]),
        .O(alu_zero_INST_0_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFAA8000000000)) 
    alu_zero_INST_0_i_18
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(data9[7]),
        .I2(alu_op[0]),
        .I3(alu_zero_INST_0_i_33_n_0),
        .I4(\alu_result[7]_INST_0_i_3_n_0 ),
        .I5(alu_op[3]),
        .O(alu_zero_INST_0_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFAA8000000000)) 
    alu_zero_INST_0_i_19
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(data9[8]),
        .I2(alu_op[0]),
        .I3(alu_zero_INST_0_i_34_n_0),
        .I4(\alu_result[8]_INST_0_i_3_n_0 ),
        .I5(alu_op[3]),
        .O(alu_zero_INST_0_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    alu_zero_INST_0_i_2
       (.I0(alu_zero_INST_0_i_7_n_0),
        .I1(alu_zero_INST_0_i_8_n_0),
        .I2(alu_result[9]),
        .I3(alu_result[10]),
        .I4(alu_result[11]),
        .I5(alu_result[12]),
        .O(alu_zero_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    alu_zero_INST_0_i_20
       (.I0(alu_zero_INST_0_i_35_n_0),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(\alu_result[5]_INST_0_i_7_n_0 ),
        .I3(alu_op[0]),
        .I4(alu_op[1]),
        .I5(\alu_result[31]_INST_0_i_11_n_0 ),
        .O(alu_zero_INST_0_i_20_n_0));
  LUT4 #(
    .INIT(16'h0110)) 
    alu_zero_INST_0_i_21
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[4]),
        .I3(src_A[4]),
        .O(alu_zero_INST_0_i_21_n_0));
  LUT5 #(
    .INIT(32'h000088F8)) 
    alu_zero_INST_0_i_22
       (.I0(\alu_result[5]_INST_0_i_8_n_0 ),
        .I1(\alu_result[29]_INST_0_i_11_n_0 ),
        .I2(\alu_result[4]_INST_0_i_10_n_0 ),
        .I3(\alu_result[31]_INST_0_i_11_n_0 ),
        .I4(alu_op[0]),
        .O(alu_zero_INST_0_i_22_n_0));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    alu_zero_INST_0_i_23
       (.I0(\alu_result[3]_INST_0_i_8_n_0 ),
        .I1(\alu_result[31]_INST_0_i_9_n_0 ),
        .I2(alu_zero_INST_0_i_35_n_0),
        .I3(alu_op[0]),
        .I4(alu_op[1]),
        .I5(\alu_result[31]_INST_0_i_11_n_0 ),
        .O(alu_zero_INST_0_i_23_n_0));
  LUT4 #(
    .INIT(16'h0110)) 
    alu_zero_INST_0_i_24
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[3]),
        .I3(src_A[3]),
        .O(alu_zero_INST_0_i_24_n_0));
  LUT5 #(
    .INIT(32'h000088F8)) 
    alu_zero_INST_0_i_25
       (.I0(\alu_result[4]_INST_0_i_10_n_0 ),
        .I1(\alu_result[29]_INST_0_i_11_n_0 ),
        .I2(\alu_result[3]_INST_0_i_10_n_0 ),
        .I3(\alu_result[31]_INST_0_i_11_n_0 ),
        .I4(alu_op[0]),
        .O(alu_zero_INST_0_i_25_n_0));
  LUT5 #(
    .INIT(32'h000088F8)) 
    alu_zero_INST_0_i_26
       (.I0(\alu_result[3]_INST_0_i_10_n_0 ),
        .I1(\alu_result[29]_INST_0_i_11_n_0 ),
        .I2(\alu_result[2]_INST_0_i_7_n_0 ),
        .I3(\alu_result[31]_INST_0_i_11_n_0 ),
        .I4(alu_op[0]),
        .O(alu_zero_INST_0_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    alu_zero_INST_0_i_27
       (.I0(\alu_result[0]_INST_0_i_6_n_0 ),
        .I1(src_A[1]),
        .I2(\alu_result[0]_INST_0_i_5_n_0 ),
        .I3(\alu_result[31]_INST_0_i_9_n_0 ),
        .I4(\alu_result[3]_INST_0_i_8_n_0 ),
        .I5(\alu_result[31]_INST_0_i_6_n_0 ),
        .O(alu_zero_INST_0_i_27_n_0));
  LUT4 #(
    .INIT(16'h0110)) 
    alu_zero_INST_0_i_28
       (.I0(alu_op[1]),
        .I1(alu_op[0]),
        .I2(src_B[2]),
        .I3(src_A[2]),
        .O(alu_zero_INST_0_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFAA8000000000)) 
    alu_zero_INST_0_i_29
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(data9[21]),
        .I2(alu_op[0]),
        .I3(alu_zero_INST_0_i_36_n_0),
        .I4(\alu_result[21]_INST_0_i_3_n_0 ),
        .I5(alu_op[3]),
        .O(alu_zero_INST_0_i_29_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    alu_zero_INST_0_i_3
       (.I0(alu_zero_INST_0_i_9_n_0),
        .I1(alu_zero_INST_0_i_10_n_0),
        .I2(alu_zero_INST_0_i_11_n_0),
        .I3(alu_zero_INST_0_i_12_n_0),
        .I4(alu_zero_INST_0_i_13_n_0),
        .I5(alu_zero_INST_0_i_14_n_0),
        .O(alu_zero_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFAA8000000000)) 
    alu_zero_INST_0_i_30
       (.I0(\alu_result[29]_INST_0_i_5_n_0 ),
        .I1(data9[22]),
        .I2(alu_op[0]),
        .I3(alu_zero_INST_0_i_37_n_0),
        .I4(\alu_result[22]_INST_0_i_3_n_0 ),
        .I5(alu_op[3]),
        .O(alu_zero_INST_0_i_30_n_0));
  LUT6 #(
    .INIT(64'h0000000000A000C0)) 
    alu_zero_INST_0_i_31
       (.I0(\alu_result[6]_INST_0_i_8_n_0 ),
        .I1(\alu_result[5]_INST_0_i_8_n_0 ),
        .I2(\alu_result[30]_INST_0_i_22_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(src_B[0]),
        .I5(alu_op[0]),
        .O(alu_zero_INST_0_i_31_n_0));
  LUT6 #(
    .INIT(64'h0000000000A000C0)) 
    alu_zero_INST_0_i_32
       (.I0(\alu_result[7]_INST_0_i_8_n_0 ),
        .I1(\alu_result[6]_INST_0_i_8_n_0 ),
        .I2(\alu_result[30]_INST_0_i_22_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(src_B[0]),
        .I5(alu_op[0]),
        .O(alu_zero_INST_0_i_32_n_0));
  LUT6 #(
    .INIT(64'h0000000000A000C0)) 
    alu_zero_INST_0_i_33
       (.I0(\alu_result[8]_INST_0_i_8_n_0 ),
        .I1(\alu_result[7]_INST_0_i_8_n_0 ),
        .I2(\alu_result[30]_INST_0_i_22_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(src_B[0]),
        .I5(alu_op[0]),
        .O(alu_zero_INST_0_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000000000A000C0)) 
    alu_zero_INST_0_i_34
       (.I0(\alu_result[9]_INST_0_i_8_n_0 ),
        .I1(\alu_result[8]_INST_0_i_8_n_0 ),
        .I2(\alu_result[30]_INST_0_i_22_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(src_B[0]),
        .I5(alu_op[0]),
        .O(alu_zero_INST_0_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    alu_zero_INST_0_i_35
       (.I0(src_A[1]),
        .I1(src_B[4]),
        .I2(src_B[3]),
        .I3(src_A[3]),
        .I4(src_B[1]),
        .I5(src_B[2]),
        .O(alu_zero_INST_0_i_35_n_0));
  LUT6 #(
    .INIT(64'h0000000000A000C0)) 
    alu_zero_INST_0_i_36
       (.I0(\alu_result[22]_INST_0_i_8_n_0 ),
        .I1(\alu_result[21]_INST_0_i_8_n_0 ),
        .I2(\alu_result[30]_INST_0_i_22_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(src_B[0]),
        .I5(alu_op[0]),
        .O(alu_zero_INST_0_i_36_n_0));
  LUT6 #(
    .INIT(64'h0000000000A000C0)) 
    alu_zero_INST_0_i_37
       (.I0(\alu_result[23]_INST_0_i_8_n_0 ),
        .I1(\alu_result[22]_INST_0_i_8_n_0 ),
        .I2(\alu_result[30]_INST_0_i_22_n_0 ),
        .I3(\alu_result[31]_INST_0_i_15_n_0 ),
        .I4(src_B[0]),
        .I5(alu_op[0]),
        .O(alu_zero_INST_0_i_37_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    alu_zero_INST_0_i_4
       (.I0(alu_result[29]),
        .I1(alu_result[31]),
        .I2(alu_result[30]),
        .I3(alu_result[28]),
        .I4(alu_result[27]),
        .O(alu_zero_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    alu_zero_INST_0_i_5
       (.I0(alu_result[26]),
        .I1(alu_result[25]),
        .I2(alu_result[24]),
        .I3(alu_result[23]),
        .O(alu_zero_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    alu_zero_INST_0_i_6
       (.I0(alu_result[16]),
        .I1(alu_result[17]),
        .I2(alu_result[18]),
        .I3(alu_result[19]),
        .I4(alu_result[20]),
        .I5(alu_zero_INST_0_i_15_n_0),
        .O(alu_zero_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    alu_zero_INST_0_i_7
       (.I0(alu_zero_INST_0_i_16_n_0),
        .I1(\alu_result[5]_INST_0_i_2_n_0 ),
        .I2(\alu_result[5]_INST_0_i_1_n_0 ),
        .I3(alu_zero_INST_0_i_17_n_0),
        .I4(\alu_result[6]_INST_0_i_2_n_0 ),
        .I5(\alu_result[6]_INST_0_i_1_n_0 ),
        .O(alu_zero_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    alu_zero_INST_0_i_8
       (.I0(alu_zero_INST_0_i_18_n_0),
        .I1(\alu_result[7]_INST_0_i_2_n_0 ),
        .I2(\alu_result[7]_INST_0_i_1_n_0 ),
        .I3(alu_zero_INST_0_i_19_n_0),
        .I4(\alu_result[8]_INST_0_i_2_n_0 ),
        .I5(\alu_result[8]_INST_0_i_1_n_0 ),
        .O(alu_zero_INST_0_i_8_n_0));
  LUT5 #(
    .INIT(32'h00EE00F0)) 
    alu_zero_INST_0_i_9
       (.I0(alu_zero_INST_0_i_20_n_0),
        .I1(alu_zero_INST_0_i_21_n_0),
        .I2(\alu_result[4]_INST_0_i_1_n_0 ),
        .I3(alu_op[3]),
        .I4(alu_op[2]),
        .O(alu_zero_INST_0_i_9_n_0));
endmodule

module ALUController
   (opcode,
    funct3,
    funct7_5,
    imm_10,
    alu_op);
  input [6:0]opcode;
  input [2:0]funct3;
  input funct7_5;
  input imm_10;
  output [3:0]alu_op;

  wire [3:0]alu_op;
  wire \alu_op[0]_INST_0_i_1_n_0 ;
  wire \alu_op[0]_INST_0_i_2_n_0 ;
  wire \alu_op[0]_INST_0_i_3_n_0 ;
  wire \alu_op[0]_INST_0_i_4_n_0 ;
  wire \alu_op[1]_INST_0_i_1_n_0 ;
  wire \alu_op[1]_INST_0_i_2_n_0 ;
  wire \alu_op[1]_INST_0_i_3_n_0 ;
  wire \alu_op[2]_INST_0_i_1_n_0 ;
  wire \alu_op[2]_INST_0_i_2_n_0 ;
  wire \alu_op[3]_INST_0_i_1_n_0 ;
  wire \alu_op[3]_INST_0_i_2_n_0 ;
  wire \alu_op[3]_INST_0_i_3_n_0 ;
  wire [2:0]funct3;
  wire funct7_5;
  wire imm_10;
  wire [6:0]opcode;

  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \alu_op[0]_INST_0 
       (.I0(\alu_op[3]_INST_0_i_1_n_0 ),
        .I1(\alu_op[0]_INST_0_i_1_n_0 ),
        .I2(opcode[4]),
        .I3(\alu_op[0]_INST_0_i_2_n_0 ),
        .I4(\alu_op[0]_INST_0_i_3_n_0 ),
        .I5(\alu_op[0]_INST_0_i_4_n_0 ),
        .O(alu_op[0]));
  LUT5 #(
    .INIT(32'h44747474)) 
    \alu_op[0]_INST_0_i_1 
       (.I0(opcode[5]),
        .I1(opcode[2]),
        .I2(opcode[6]),
        .I3(funct3[2]),
        .I4(funct3[1]),
        .O(\alu_op[0]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \alu_op[0]_INST_0_i_2 
       (.I0(opcode[6]),
        .I1(funct3[0]),
        .I2(opcode[2]),
        .O(\alu_op[0]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_op[0]_INST_0_i_3 
       (.I0(opcode[2]),
        .I1(opcode[6]),
        .O(\alu_op[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0BF00FF808F00FF8)) 
    \alu_op[0]_INST_0_i_4 
       (.I0(funct7_5),
        .I1(opcode[5]),
        .I2(funct3[1]),
        .I3(funct3[0]),
        .I4(funct3[2]),
        .I5(imm_10),
        .O(\alu_op[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFF7F7F7)) 
    \alu_op[1]_INST_0 
       (.I0(opcode[0]),
        .I1(opcode[1]),
        .I2(\alu_op[1]_INST_0_i_1_n_0 ),
        .I3(\alu_op[1]_INST_0_i_2_n_0 ),
        .I4(opcode[4]),
        .I5(\alu_op[1]_INST_0_i_3_n_0 ),
        .O(alu_op[1]));
  LUT5 #(
    .INIT(32'h545FFAF0)) 
    \alu_op[1]_INST_0_i_1 
       (.I0(opcode[2]),
        .I1(funct3[1]),
        .I2(opcode[3]),
        .I3(opcode[5]),
        .I4(opcode[6]),
        .O(\alu_op[1]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \alu_op[1]_INST_0_i_2 
       (.I0(opcode[6]),
        .I1(opcode[2]),
        .I2(funct3[1]),
        .I3(funct3[2]),
        .I4(funct3[0]),
        .O(\alu_op[1]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_op[1]_INST_0_i_3 
       (.I0(opcode[2]),
        .I1(opcode[5]),
        .O(\alu_op[1]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \alu_op[2]_INST_0 
       (.I0(\alu_op[3]_INST_0_i_1_n_0 ),
        .I1(\alu_op[2]_INST_0_i_1_n_0 ),
        .I2(opcode[4]),
        .I3(\alu_op[2]_INST_0_i_2_n_0 ),
        .O(alu_op[2]));
  LUT5 #(
    .INIT(32'h74747444)) 
    \alu_op[2]_INST_0_i_1 
       (.I0(opcode[5]),
        .I1(opcode[2]),
        .I2(opcode[6]),
        .I3(funct3[2]),
        .I4(funct3[1]),
        .O(\alu_op[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF003FF06)) 
    \alu_op[2]_INST_0_i_2 
       (.I0(funct3[0]),
        .I1(funct3[2]),
        .I2(opcode[2]),
        .I3(opcode[6]),
        .I4(funct3[1]),
        .O(\alu_op[2]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \alu_op[3]_INST_0 
       (.I0(\alu_op[3]_INST_0_i_1_n_0 ),
        .I1(\alu_op[3]_INST_0_i_2_n_0 ),
        .I2(opcode[4]),
        .I3(\alu_op[3]_INST_0_i_3_n_0 ),
        .O(alu_op[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF7F77F7F7)) 
    \alu_op[3]_INST_0_i_1 
       (.I0(opcode[1]),
        .I1(opcode[0]),
        .I2(opcode[6]),
        .I3(opcode[2]),
        .I4(opcode[5]),
        .I5(opcode[3]),
        .O(\alu_op[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44744444)) 
    \alu_op[3]_INST_0_i_2 
       (.I0(opcode[5]),
        .I1(opcode[2]),
        .I2(opcode[6]),
        .I3(funct3[2]),
        .I4(funct3[1]),
        .O(\alu_op[3]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0C0F2F0)) 
    \alu_op[3]_INST_0_i_3 
       (.I0(funct3[2]),
        .I1(opcode[2]),
        .I2(opcode[6]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .O(\alu_op[3]_INST_0_i_3_n_0 ));
endmodule

module BranchLogic
   (branch,
    branch_estimation,
    alu_zero,
    funct3,
    pc,
    imm,
    branch_taken,
    branch_target_actual,
    branch_prediction_miss);
  input branch;
  input branch_estimation;
  input alu_zero;
  input [2:0]funct3;
  input [31:0]pc;
  input [31:0]imm;
  output branch_taken;
  output [31:0]branch_target_actual;
  output branch_prediction_miss;

  wire alu_zero;
  wire branch;
  wire branch_estimation;
  wire branch_prediction_miss;
  wire branch_taken;
  wire [31:0]branch_target_actual;
  wire [31:0]branch_target_actual0;
  wire \branch_target_actual[11]_INST_0_i_1_n_0 ;
  wire \branch_target_actual[11]_INST_0_i_2_n_0 ;
  wire \branch_target_actual[11]_INST_0_i_3_n_0 ;
  wire \branch_target_actual[11]_INST_0_i_4_n_0 ;
  wire \branch_target_actual[11]_INST_0_i_5_n_0 ;
  wire \branch_target_actual[15]_INST_0_i_1_n_0 ;
  wire \branch_target_actual[15]_INST_0_i_2_n_0 ;
  wire \branch_target_actual[15]_INST_0_i_3_n_0 ;
  wire \branch_target_actual[15]_INST_0_i_4_n_0 ;
  wire \branch_target_actual[15]_INST_0_i_5_n_0 ;
  wire \branch_target_actual[19]_INST_0_i_1_n_0 ;
  wire \branch_target_actual[19]_INST_0_i_2_n_0 ;
  wire \branch_target_actual[19]_INST_0_i_3_n_0 ;
  wire \branch_target_actual[19]_INST_0_i_4_n_0 ;
  wire \branch_target_actual[19]_INST_0_i_5_n_0 ;
  wire \branch_target_actual[23]_INST_0_i_1_n_0 ;
  wire \branch_target_actual[23]_INST_0_i_2_n_0 ;
  wire \branch_target_actual[23]_INST_0_i_3_n_0 ;
  wire \branch_target_actual[23]_INST_0_i_4_n_0 ;
  wire \branch_target_actual[23]_INST_0_i_5_n_0 ;
  wire \branch_target_actual[27]_INST_0_i_1_n_0 ;
  wire \branch_target_actual[27]_INST_0_i_2_n_0 ;
  wire \branch_target_actual[27]_INST_0_i_3_n_0 ;
  wire \branch_target_actual[27]_INST_0_i_4_n_0 ;
  wire \branch_target_actual[27]_INST_0_i_5_n_0 ;
  wire \branch_target_actual[31]_INST_0_i_2_n_0 ;
  wire \branch_target_actual[31]_INST_0_i_3_n_0 ;
  wire \branch_target_actual[31]_INST_0_i_4_n_0 ;
  wire \branch_target_actual[31]_INST_0_i_5_n_0 ;
  wire \branch_target_actual[3]_INST_0_i_1_n_0 ;
  wire \branch_target_actual[3]_INST_0_i_2_n_0 ;
  wire \branch_target_actual[3]_INST_0_i_3_n_0 ;
  wire \branch_target_actual[3]_INST_0_i_4_n_0 ;
  wire \branch_target_actual[3]_INST_0_i_5_n_0 ;
  wire \branch_target_actual[7]_INST_0_i_1_n_0 ;
  wire \branch_target_actual[7]_INST_0_i_2_n_0 ;
  wire \branch_target_actual[7]_INST_0_i_3_n_0 ;
  wire \branch_target_actual[7]_INST_0_i_4_n_0 ;
  wire \branch_target_actual[7]_INST_0_i_5_n_0 ;
  wire [2:0]funct3;
  wire [31:0]imm;
  wire [31:0]pc;
  wire [2:0]\NLW_branch_target_actual[11]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target_actual[15]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target_actual[19]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target_actual[23]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target_actual[27]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch_target_actual[31]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target_actual[3]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target_actual[7]_INST_0_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2888828828828228)) 
    branch_prediction_miss_INST_0
       (.I0(branch),
        .I1(branch_estimation),
        .I2(funct3[0]),
        .I3(funct3[2]),
        .I4(alu_zero),
        .I5(funct3[1]),
        .O(branch_prediction_miss));
  LUT5 #(
    .INIT(32'hA0020A20)) 
    branch_taken_INST_0
       (.I0(branch),
        .I1(funct3[1]),
        .I2(alu_zero),
        .I3(funct3[2]),
        .I4(funct3[0]),
        .O(branch_taken));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[0]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[0]),
        .O(branch_target_actual[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[10]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[10]),
        .O(branch_target_actual[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[11]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[11]),
        .O(branch_target_actual[11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target_actual[11]_INST_0_i_1 
       (.CI(\branch_target_actual[7]_INST_0_i_1_n_0 ),
        .CO({\branch_target_actual[11]_INST_0_i_1_n_0 ,\NLW_branch_target_actual[11]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(pc[11:8]),
        .O(branch_target_actual0[11:8]),
        .S({\branch_target_actual[11]_INST_0_i_2_n_0 ,\branch_target_actual[11]_INST_0_i_3_n_0 ,\branch_target_actual[11]_INST_0_i_4_n_0 ,\branch_target_actual[11]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[11]_INST_0_i_2 
       (.I0(pc[11]),
        .I1(imm[11]),
        .O(\branch_target_actual[11]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[11]_INST_0_i_3 
       (.I0(pc[10]),
        .I1(imm[10]),
        .O(\branch_target_actual[11]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[11]_INST_0_i_4 
       (.I0(pc[9]),
        .I1(imm[9]),
        .O(\branch_target_actual[11]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[11]_INST_0_i_5 
       (.I0(pc[8]),
        .I1(imm[8]),
        .O(\branch_target_actual[11]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[12]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[12]),
        .O(branch_target_actual[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[13]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[13]),
        .O(branch_target_actual[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[14]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[14]),
        .O(branch_target_actual[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[15]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[15]),
        .O(branch_target_actual[15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target_actual[15]_INST_0_i_1 
       (.CI(\branch_target_actual[11]_INST_0_i_1_n_0 ),
        .CO({\branch_target_actual[15]_INST_0_i_1_n_0 ,\NLW_branch_target_actual[15]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(pc[15:12]),
        .O(branch_target_actual0[15:12]),
        .S({\branch_target_actual[15]_INST_0_i_2_n_0 ,\branch_target_actual[15]_INST_0_i_3_n_0 ,\branch_target_actual[15]_INST_0_i_4_n_0 ,\branch_target_actual[15]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[15]_INST_0_i_2 
       (.I0(pc[15]),
        .I1(imm[15]),
        .O(\branch_target_actual[15]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[15]_INST_0_i_3 
       (.I0(pc[14]),
        .I1(imm[14]),
        .O(\branch_target_actual[15]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[15]_INST_0_i_4 
       (.I0(pc[13]),
        .I1(imm[13]),
        .O(\branch_target_actual[15]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[15]_INST_0_i_5 
       (.I0(pc[12]),
        .I1(imm[12]),
        .O(\branch_target_actual[15]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[16]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[16]),
        .O(branch_target_actual[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[17]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[17]),
        .O(branch_target_actual[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[18]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[18]),
        .O(branch_target_actual[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[19]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[19]),
        .O(branch_target_actual[19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target_actual[19]_INST_0_i_1 
       (.CI(\branch_target_actual[15]_INST_0_i_1_n_0 ),
        .CO({\branch_target_actual[19]_INST_0_i_1_n_0 ,\NLW_branch_target_actual[19]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(pc[19:16]),
        .O(branch_target_actual0[19:16]),
        .S({\branch_target_actual[19]_INST_0_i_2_n_0 ,\branch_target_actual[19]_INST_0_i_3_n_0 ,\branch_target_actual[19]_INST_0_i_4_n_0 ,\branch_target_actual[19]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[19]_INST_0_i_2 
       (.I0(pc[19]),
        .I1(imm[19]),
        .O(\branch_target_actual[19]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[19]_INST_0_i_3 
       (.I0(pc[18]),
        .I1(imm[18]),
        .O(\branch_target_actual[19]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[19]_INST_0_i_4 
       (.I0(pc[17]),
        .I1(imm[17]),
        .O(\branch_target_actual[19]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[19]_INST_0_i_5 
       (.I0(pc[16]),
        .I1(imm[16]),
        .O(\branch_target_actual[19]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[1]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[1]),
        .O(branch_target_actual[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[20]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[20]),
        .O(branch_target_actual[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[21]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[21]),
        .O(branch_target_actual[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[22]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[22]),
        .O(branch_target_actual[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[23]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[23]),
        .O(branch_target_actual[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target_actual[23]_INST_0_i_1 
       (.CI(\branch_target_actual[19]_INST_0_i_1_n_0 ),
        .CO({\branch_target_actual[23]_INST_0_i_1_n_0 ,\NLW_branch_target_actual[23]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(pc[23:20]),
        .O(branch_target_actual0[23:20]),
        .S({\branch_target_actual[23]_INST_0_i_2_n_0 ,\branch_target_actual[23]_INST_0_i_3_n_0 ,\branch_target_actual[23]_INST_0_i_4_n_0 ,\branch_target_actual[23]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[23]_INST_0_i_2 
       (.I0(pc[23]),
        .I1(imm[23]),
        .O(\branch_target_actual[23]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[23]_INST_0_i_3 
       (.I0(pc[22]),
        .I1(imm[22]),
        .O(\branch_target_actual[23]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[23]_INST_0_i_4 
       (.I0(pc[21]),
        .I1(imm[21]),
        .O(\branch_target_actual[23]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[23]_INST_0_i_5 
       (.I0(pc[20]),
        .I1(imm[20]),
        .O(\branch_target_actual[23]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[24]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[24]),
        .O(branch_target_actual[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[25]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[25]),
        .O(branch_target_actual[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[26]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[26]),
        .O(branch_target_actual[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[27]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[27]),
        .O(branch_target_actual[27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target_actual[27]_INST_0_i_1 
       (.CI(\branch_target_actual[23]_INST_0_i_1_n_0 ),
        .CO({\branch_target_actual[27]_INST_0_i_1_n_0 ,\NLW_branch_target_actual[27]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(pc[27:24]),
        .O(branch_target_actual0[27:24]),
        .S({\branch_target_actual[27]_INST_0_i_2_n_0 ,\branch_target_actual[27]_INST_0_i_3_n_0 ,\branch_target_actual[27]_INST_0_i_4_n_0 ,\branch_target_actual[27]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[27]_INST_0_i_2 
       (.I0(pc[27]),
        .I1(imm[27]),
        .O(\branch_target_actual[27]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[27]_INST_0_i_3 
       (.I0(pc[26]),
        .I1(imm[26]),
        .O(\branch_target_actual[27]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[27]_INST_0_i_4 
       (.I0(pc[25]),
        .I1(imm[25]),
        .O(\branch_target_actual[27]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[27]_INST_0_i_5 
       (.I0(pc[24]),
        .I1(imm[24]),
        .O(\branch_target_actual[27]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[28]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[28]),
        .O(branch_target_actual[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[29]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[29]),
        .O(branch_target_actual[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[2]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[2]),
        .O(branch_target_actual[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[30]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[30]),
        .O(branch_target_actual[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[31]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[31]),
        .O(branch_target_actual[31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target_actual[31]_INST_0_i_1 
       (.CI(\branch_target_actual[27]_INST_0_i_1_n_0 ),
        .CO(\NLW_branch_target_actual[31]_INST_0_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,pc[30:28]}),
        .O(branch_target_actual0[31:28]),
        .S({\branch_target_actual[31]_INST_0_i_2_n_0 ,\branch_target_actual[31]_INST_0_i_3_n_0 ,\branch_target_actual[31]_INST_0_i_4_n_0 ,\branch_target_actual[31]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[31]_INST_0_i_2 
       (.I0(pc[31]),
        .I1(imm[31]),
        .O(\branch_target_actual[31]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[31]_INST_0_i_3 
       (.I0(pc[30]),
        .I1(imm[30]),
        .O(\branch_target_actual[31]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[31]_INST_0_i_4 
       (.I0(pc[29]),
        .I1(imm[29]),
        .O(\branch_target_actual[31]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[31]_INST_0_i_5 
       (.I0(pc[28]),
        .I1(imm[28]),
        .O(\branch_target_actual[31]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[3]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[3]),
        .O(branch_target_actual[3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target_actual[3]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\branch_target_actual[3]_INST_0_i_1_n_0 ,\NLW_branch_target_actual[3]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(pc[3:0]),
        .O(branch_target_actual0[3:0]),
        .S({\branch_target_actual[3]_INST_0_i_2_n_0 ,\branch_target_actual[3]_INST_0_i_3_n_0 ,\branch_target_actual[3]_INST_0_i_4_n_0 ,\branch_target_actual[3]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[3]_INST_0_i_2 
       (.I0(pc[3]),
        .I1(imm[3]),
        .O(\branch_target_actual[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[3]_INST_0_i_3 
       (.I0(pc[2]),
        .I1(imm[2]),
        .O(\branch_target_actual[3]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[3]_INST_0_i_4 
       (.I0(pc[1]),
        .I1(imm[1]),
        .O(\branch_target_actual[3]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[3]_INST_0_i_5 
       (.I0(pc[0]),
        .I1(imm[0]),
        .O(\branch_target_actual[3]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[4]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[4]),
        .O(branch_target_actual[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[5]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[5]),
        .O(branch_target_actual[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[6]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[6]),
        .O(branch_target_actual[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[7]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[7]),
        .O(branch_target_actual[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target_actual[7]_INST_0_i_1 
       (.CI(\branch_target_actual[3]_INST_0_i_1_n_0 ),
        .CO({\branch_target_actual[7]_INST_0_i_1_n_0 ,\NLW_branch_target_actual[7]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(pc[7:4]),
        .O(branch_target_actual0[7:4]),
        .S({\branch_target_actual[7]_INST_0_i_2_n_0 ,\branch_target_actual[7]_INST_0_i_3_n_0 ,\branch_target_actual[7]_INST_0_i_4_n_0 ,\branch_target_actual[7]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[7]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(imm[7]),
        .O(\branch_target_actual[7]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[7]_INST_0_i_3 
       (.I0(pc[6]),
        .I1(imm[6]),
        .O(\branch_target_actual[7]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[7]_INST_0_i_4 
       (.I0(pc[5]),
        .I1(imm[5]),
        .O(\branch_target_actual[7]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \branch_target_actual[7]_INST_0_i_5 
       (.I0(pc[4]),
        .I1(imm[4]),
        .O(\branch_target_actual[7]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[8]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[8]),
        .O(branch_target_actual[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \branch_target_actual[9]_INST_0 
       (.I0(branch),
        .I1(branch_target_actual0[9]),
        .O(branch_target_actual[9]));
endmodule

(* XLEN = "32" *) 
module BranchPredictor
   (clk,
    clk_enable,
    reset,
    IF_opcode,
    IF_pc,
    IF_imm,
    EX_branch,
    EX_branch_taken,
    branch_estimation,
    branch_target);
  input clk;
  input clk_enable;
  input reset;
  input [6:0]IF_opcode;
  input [31:0]IF_pc;
  input [31:0]IF_imm;
  input EX_branch;
  input EX_branch_taken;
  output branch_estimation;
  output [31:0]branch_target;

  wire EX_branch;
  wire EX_branch_taken;
  wire [31:0]IF_imm;
  wire [6:0]IF_opcode;
  wire [31:0]IF_pc;
  wire branch_estimation;
  wire [31:0]branch_target;
  wire \branch_target[12]_INST_0_i_1_n_0 ;
  wire \branch_target[12]_INST_0_i_2_n_0 ;
  wire \branch_target[12]_INST_0_i_3_n_0 ;
  wire \branch_target[12]_INST_0_i_4_n_0 ;
  wire \branch_target[12]_INST_0_i_5_n_0 ;
  wire \branch_target[16]_INST_0_i_1_n_0 ;
  wire \branch_target[16]_INST_0_i_2_n_0 ;
  wire \branch_target[16]_INST_0_i_3_n_0 ;
  wire \branch_target[16]_INST_0_i_4_n_0 ;
  wire \branch_target[16]_INST_0_i_5_n_0 ;
  wire \branch_target[20]_INST_0_i_1_n_0 ;
  wire \branch_target[20]_INST_0_i_2_n_0 ;
  wire \branch_target[20]_INST_0_i_3_n_0 ;
  wire \branch_target[20]_INST_0_i_4_n_0 ;
  wire \branch_target[20]_INST_0_i_5_n_0 ;
  wire \branch_target[24]_INST_0_i_1_n_0 ;
  wire \branch_target[24]_INST_0_i_2_n_0 ;
  wire \branch_target[24]_INST_0_i_3_n_0 ;
  wire \branch_target[24]_INST_0_i_4_n_0 ;
  wire \branch_target[24]_INST_0_i_5_n_0 ;
  wire \branch_target[28]_INST_0_i_1_n_0 ;
  wire \branch_target[28]_INST_0_i_2_n_0 ;
  wire \branch_target[28]_INST_0_i_3_n_0 ;
  wire \branch_target[28]_INST_0_i_4_n_0 ;
  wire \branch_target[28]_INST_0_i_5_n_0 ;
  wire \branch_target[31]_INST_0_i_2_n_0 ;
  wire \branch_target[31]_INST_0_i_3_n_0 ;
  wire \branch_target[31]_INST_0_i_4_n_0 ;
  wire \branch_target[31]_INST_0_i_5_n_0 ;
  wire \branch_target[4]_INST_0_i_1_n_0 ;
  wire \branch_target[4]_INST_0_i_2_n_0 ;
  wire \branch_target[4]_INST_0_i_3_n_0 ;
  wire \branch_target[4]_INST_0_i_4_n_0 ;
  wire \branch_target[4]_INST_0_i_5_n_0 ;
  wire \branch_target[8]_INST_0_i_1_n_0 ;
  wire \branch_target[8]_INST_0_i_2_n_0 ;
  wire \branch_target[8]_INST_0_i_3_n_0 ;
  wire \branch_target[8]_INST_0_i_4_n_0 ;
  wire \branch_target[8]_INST_0_i_5_n_0 ;
  wire clk;
  wire clk_enable;
  wire [31:1]data0;
  wire p_0_in;
  wire \prediction_counter[0]_i_1_n_0 ;
  wire \prediction_counter[1]_i_1_n_0 ;
  wire \prediction_counter_reg_n_0_[0] ;
  wire reset;
  wire [2:0]\NLW_branch_target[12]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target[16]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target[20]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target[24]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target[28]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch_target[31]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_branch_target[31]_INST_0_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_branch_target[4]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_branch_target[8]_INST_0_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0004000000000000)) 
    branch_estimation_INST_0
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(p_0_in),
        .I5(IF_opcode[5]),
        .O(branch_estimation));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[0]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(IF_pc[0]),
        .I5(IF_opcode[5]),
        .O(branch_target[0]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[10]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[10]),
        .I5(IF_opcode[5]),
        .O(branch_target[10]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[11]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[11]),
        .I5(IF_opcode[5]),
        .O(branch_target[11]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[12]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[12]),
        .I5(IF_opcode[5]),
        .O(branch_target[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target[12]_INST_0_i_1 
       (.CI(\branch_target[8]_INST_0_i_1_n_0 ),
        .CO({\branch_target[12]_INST_0_i_1_n_0 ,\NLW_branch_target[12]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(IF_pc[12:9]),
        .O(data0[12:9]),
        .S({\branch_target[12]_INST_0_i_2_n_0 ,\branch_target[12]_INST_0_i_3_n_0 ,\branch_target[12]_INST_0_i_4_n_0 ,\branch_target[12]_INST_0_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[12]_INST_0_i_2 
       (.I0(IF_pc[12]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[12]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[12]_INST_0_i_3 
       (.I0(IF_pc[11]),
        .I1(IF_imm[11]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[12]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[12]_INST_0_i_4 
       (.I0(IF_pc[10]),
        .I1(IF_imm[10]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[12]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[12]_INST_0_i_5 
       (.I0(IF_pc[9]),
        .I1(IF_imm[9]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[12]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[13]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[13]),
        .I5(IF_opcode[5]),
        .O(branch_target[13]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[14]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[14]),
        .I5(IF_opcode[5]),
        .O(branch_target[14]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[15]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[15]),
        .I5(IF_opcode[5]),
        .O(branch_target[15]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[16]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[16]),
        .I5(IF_opcode[5]),
        .O(branch_target[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target[16]_INST_0_i_1 
       (.CI(\branch_target[12]_INST_0_i_1_n_0 ),
        .CO({\branch_target[16]_INST_0_i_1_n_0 ,\NLW_branch_target[16]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(IF_pc[16:13]),
        .O(data0[16:13]),
        .S({\branch_target[16]_INST_0_i_2_n_0 ,\branch_target[16]_INST_0_i_3_n_0 ,\branch_target[16]_INST_0_i_4_n_0 ,\branch_target[16]_INST_0_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[16]_INST_0_i_2 
       (.I0(IF_pc[16]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[16]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[16]_INST_0_i_3 
       (.I0(IF_pc[15]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[16]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[16]_INST_0_i_4 
       (.I0(IF_pc[14]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[16]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[16]_INST_0_i_5 
       (.I0(IF_pc[13]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[16]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[17]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[17]),
        .I5(IF_opcode[5]),
        .O(branch_target[17]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[18]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[18]),
        .I5(IF_opcode[5]),
        .O(branch_target[18]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[19]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[19]),
        .I5(IF_opcode[5]),
        .O(branch_target[19]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[1]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[1]),
        .I5(IF_opcode[5]),
        .O(branch_target[1]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[20]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[20]),
        .I5(IF_opcode[5]),
        .O(branch_target[20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target[20]_INST_0_i_1 
       (.CI(\branch_target[16]_INST_0_i_1_n_0 ),
        .CO({\branch_target[20]_INST_0_i_1_n_0 ,\NLW_branch_target[20]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(IF_pc[20:17]),
        .O(data0[20:17]),
        .S({\branch_target[20]_INST_0_i_2_n_0 ,\branch_target[20]_INST_0_i_3_n_0 ,\branch_target[20]_INST_0_i_4_n_0 ,\branch_target[20]_INST_0_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[20]_INST_0_i_2 
       (.I0(IF_pc[20]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[20]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[20]_INST_0_i_3 
       (.I0(IF_pc[19]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[20]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[20]_INST_0_i_4 
       (.I0(IF_pc[18]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[20]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[20]_INST_0_i_5 
       (.I0(IF_pc[17]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[20]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[21]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[21]),
        .I5(IF_opcode[5]),
        .O(branch_target[21]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[22]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[22]),
        .I5(IF_opcode[5]),
        .O(branch_target[22]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[23]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[23]),
        .I5(IF_opcode[5]),
        .O(branch_target[23]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[24]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[24]),
        .I5(IF_opcode[5]),
        .O(branch_target[24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target[24]_INST_0_i_1 
       (.CI(\branch_target[20]_INST_0_i_1_n_0 ),
        .CO({\branch_target[24]_INST_0_i_1_n_0 ,\NLW_branch_target[24]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(IF_pc[24:21]),
        .O(data0[24:21]),
        .S({\branch_target[24]_INST_0_i_2_n_0 ,\branch_target[24]_INST_0_i_3_n_0 ,\branch_target[24]_INST_0_i_4_n_0 ,\branch_target[24]_INST_0_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[24]_INST_0_i_2 
       (.I0(IF_pc[24]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[24]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[24]_INST_0_i_3 
       (.I0(IF_pc[23]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[24]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[24]_INST_0_i_4 
       (.I0(IF_pc[22]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[24]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[24]_INST_0_i_5 
       (.I0(IF_pc[21]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[24]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[25]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[25]),
        .I5(IF_opcode[5]),
        .O(branch_target[25]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[26]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[26]),
        .I5(IF_opcode[5]),
        .O(branch_target[26]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[27]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[27]),
        .I5(IF_opcode[5]),
        .O(branch_target[27]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[28]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[28]),
        .I5(IF_opcode[5]),
        .O(branch_target[28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target[28]_INST_0_i_1 
       (.CI(\branch_target[24]_INST_0_i_1_n_0 ),
        .CO({\branch_target[28]_INST_0_i_1_n_0 ,\NLW_branch_target[28]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(IF_pc[28:25]),
        .O(data0[28:25]),
        .S({\branch_target[28]_INST_0_i_2_n_0 ,\branch_target[28]_INST_0_i_3_n_0 ,\branch_target[28]_INST_0_i_4_n_0 ,\branch_target[28]_INST_0_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[28]_INST_0_i_2 
       (.I0(IF_pc[28]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[28]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[28]_INST_0_i_3 
       (.I0(IF_pc[27]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[28]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[28]_INST_0_i_4 
       (.I0(IF_pc[26]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[28]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[28]_INST_0_i_5 
       (.I0(IF_pc[25]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[28]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[29]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[29]),
        .I5(IF_opcode[5]),
        .O(branch_target[29]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[2]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[2]),
        .I5(IF_opcode[5]),
        .O(branch_target[2]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[30]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[30]),
        .I5(IF_opcode[5]),
        .O(branch_target[30]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[31]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[31]),
        .I5(IF_opcode[5]),
        .O(branch_target[31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target[31]_INST_0_i_1 
       (.CI(\branch_target[28]_INST_0_i_1_n_0 ),
        .CO(\NLW_branch_target[31]_INST_0_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,IF_pc[30:29]}),
        .O({\NLW_branch_target[31]_INST_0_i_1_O_UNCONNECTED [3],data0[31:29]}),
        .S({1'b0,\branch_target[31]_INST_0_i_2_n_0 ,\branch_target[31]_INST_0_i_3_n_0 ,\branch_target[31]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[31]_INST_0_i_2 
       (.I0(IF_pc[31]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[31]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[31]_INST_0_i_3 
       (.I0(IF_pc[30]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[31]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[31]_INST_0_i_4 
       (.I0(IF_pc[29]),
        .I1(IF_imm[12]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[31]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \branch_target[31]_INST_0_i_5 
       (.I0(IF_opcode[2]),
        .I1(IF_opcode[4]),
        .I2(IF_opcode[6]),
        .I3(IF_opcode[3]),
        .O(\branch_target[31]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[3]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[3]),
        .I5(IF_opcode[5]),
        .O(branch_target[3]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[4]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[4]),
        .I5(IF_opcode[5]),
        .O(branch_target[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target[4]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\branch_target[4]_INST_0_i_1_n_0 ,\NLW_branch_target[4]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(IF_pc[4:1]),
        .O(data0[4:1]),
        .S({\branch_target[4]_INST_0_i_2_n_0 ,\branch_target[4]_INST_0_i_3_n_0 ,\branch_target[4]_INST_0_i_4_n_0 ,\branch_target[4]_INST_0_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[4]_INST_0_i_2 
       (.I0(IF_pc[4]),
        .I1(IF_imm[4]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[4]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[4]_INST_0_i_3 
       (.I0(IF_pc[3]),
        .I1(IF_imm[3]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[4]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55556555)) 
    \branch_target[4]_INST_0_i_4 
       (.I0(IF_pc[2]),
        .I1(\branch_target[31]_INST_0_i_5_n_0 ),
        .I2(p_0_in),
        .I3(IF_opcode[5]),
        .I4(IF_imm[2]),
        .O(\branch_target[4]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[4]_INST_0_i_5 
       (.I0(IF_pc[1]),
        .I1(IF_imm[1]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[5]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[5]),
        .I5(IF_opcode[5]),
        .O(branch_target[5]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[6]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[6]),
        .I5(IF_opcode[5]),
        .O(branch_target[6]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[7]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[7]),
        .I5(IF_opcode[5]),
        .O(branch_target[7]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[8]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[8]),
        .I5(IF_opcode[5]),
        .O(branch_target[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \branch_target[8]_INST_0_i_1 
       (.CI(\branch_target[4]_INST_0_i_1_n_0 ),
        .CO({\branch_target[8]_INST_0_i_1_n_0 ,\NLW_branch_target[8]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(IF_pc[8:5]),
        .O(data0[8:5]),
        .S({\branch_target[8]_INST_0_i_2_n_0 ,\branch_target[8]_INST_0_i_3_n_0 ,\branch_target[8]_INST_0_i_4_n_0 ,\branch_target[8]_INST_0_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[8]_INST_0_i_2 
       (.I0(IF_pc[8]),
        .I1(IF_imm[8]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[8]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[8]_INST_0_i_3 
       (.I0(IF_pc[7]),
        .I1(IF_imm[5]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[8]_INST_0_i_4 
       (.I0(IF_pc[6]),
        .I1(IF_imm[6]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[8]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \branch_target[8]_INST_0_i_5 
       (.I0(IF_pc[5]),
        .I1(IF_imm[5]),
        .I2(\branch_target[31]_INST_0_i_5_n_0 ),
        .I3(p_0_in),
        .I4(IF_opcode[5]),
        .O(\branch_target[8]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \branch_target[9]_INST_0 
       (.I0(IF_opcode[3]),
        .I1(IF_opcode[6]),
        .I2(IF_opcode[4]),
        .I3(IF_opcode[2]),
        .I4(data0[9]),
        .I5(IF_opcode[5]),
        .O(branch_target[9]));
  LUT5 #(
    .INIT(32'h8FFFE000)) 
    \prediction_counter[0]_i_1 
       (.I0(p_0_in),
        .I1(EX_branch_taken),
        .I2(clk_enable),
        .I3(EX_branch),
        .I4(\prediction_counter_reg_n_0_[0] ),
        .O(\prediction_counter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF8000)) 
    \prediction_counter[1]_i_1 
       (.I0(EX_branch_taken),
        .I1(\prediction_counter_reg_n_0_[0] ),
        .I2(clk_enable),
        .I3(EX_branch),
        .I4(p_0_in),
        .O(\prediction_counter[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \prediction_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\prediction_counter[0]_i_1_n_0 ),
        .Q(\prediction_counter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \prediction_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\prediction_counter[1]_i_1_n_0 ),
        .Q(p_0_in));
endmodule

(* DEBOUNCE_CYCLES = "20'b01111010000100100000" *) 
module ButtonController
   (clk,
    reset,
    btn_center,
    btn_up,
    btn_down,
    btn_left,
    btn_right,
    step_pulse,
    continuous_mode,
    alu_trigger,
    pc_inst_trigger,
    reg_trigger);
  input clk;
  input reset;
  input btn_center;
  input btn_up;
  input btn_down;
  input btn_left;
  input btn_right;
  output step_pulse;
  output continuous_mode;
  output alu_trigger;
  output pc_inst_trigger;
  output reg_trigger;

  wire alu_trigger;
  wire btn_center;
  wire btn_down;
  wire btn_left;
  wire btn_right;
  wire btn_up;
  wire [4:0]button_prev;
  wire \button_rising_edge[0]_i_1_n_0 ;
  wire \button_rising_edge[1]_i_1_n_0 ;
  wire \button_rising_edge[2]_i_1_n_0 ;
  wire \button_rising_edge[3]_i_1_n_0 ;
  wire \button_rising_edge[4]_i_1_n_0 ;
  wire \button_rising_edge_reg_n_0_[0] ;
  wire \button_rising_edge_reg_n_0_[2] ;
  wire \button_rising_edge_reg_n_0_[3] ;
  wire \button_rising_edge_reg_n_0_[4] ;
  wire button_stable1;
  wire button_stable12_out;
  wire button_stable15_out;
  wire button_stable18_out;
  wire button_stable19_out;
  wire \button_stable[0]_i_1_n_0 ;
  wire \button_stable[0]_i_2_n_0 ;
  wire \button_stable[0]_i_3_n_0 ;
  wire \button_stable[0]_i_4_n_0 ;
  wire \button_stable[0]_i_5_n_0 ;
  wire \button_stable[1]_i_1_n_0 ;
  wire \button_stable[1]_i_2_n_0 ;
  wire \button_stable[1]_i_3_n_0 ;
  wire \button_stable[1]_i_4_n_0 ;
  wire \button_stable[1]_i_5_n_0 ;
  wire \button_stable[2]_i_1_n_0 ;
  wire \button_stable[2]_i_2_n_0 ;
  wire \button_stable[2]_i_3_n_0 ;
  wire \button_stable[2]_i_4_n_0 ;
  wire \button_stable[2]_i_5_n_0 ;
  wire \button_stable[3]_i_1_n_0 ;
  wire \button_stable[3]_i_2_n_0 ;
  wire \button_stable[3]_i_3_n_0 ;
  wire \button_stable[3]_i_4_n_0 ;
  wire \button_stable[3]_i_5_n_0 ;
  wire \button_stable[4]_i_1_n_0 ;
  wire \button_stable[4]_i_2_n_0 ;
  wire \button_stable[4]_i_3_n_0 ;
  wire \button_stable[4]_i_4_n_0 ;
  wire \button_stable[4]_i_5_n_0 ;
  wire \button_stable_reg_n_0_[0] ;
  wire [4:0]\button_sync_reg[0] ;
  wire [4:0]\button_sync_reg[1] ;
  wire \button_sync_reg_n_0_[2][0] ;
  wire clk;
  wire [24:0]continuous_counter;
  wire [24:1]continuous_counter0;
  wire \continuous_counter[0]_i_1_n_0 ;
  wire \continuous_counter[10]_i_1_n_0 ;
  wire \continuous_counter[11]_i_1_n_0 ;
  wire \continuous_counter[12]_i_1_n_0 ;
  wire \continuous_counter[13]_i_1_n_0 ;
  wire \continuous_counter[14]_i_1_n_0 ;
  wire \continuous_counter[15]_i_1_n_0 ;
  wire \continuous_counter[16]_i_1_n_0 ;
  wire \continuous_counter[17]_i_1_n_0 ;
  wire \continuous_counter[18]_i_1_n_0 ;
  wire \continuous_counter[19]_i_1_n_0 ;
  wire \continuous_counter[1]_i_1_n_0 ;
  wire \continuous_counter[20]_i_1_n_0 ;
  wire \continuous_counter[21]_i_1_n_0 ;
  wire \continuous_counter[22]_i_1_n_0 ;
  wire \continuous_counter[23]_i_1_n_0 ;
  wire \continuous_counter[24]_i_1_n_0 ;
  wire \continuous_counter[2]_i_1_n_0 ;
  wire \continuous_counter[3]_i_1_n_0 ;
  wire \continuous_counter[4]_i_1_n_0 ;
  wire \continuous_counter[5]_i_1_n_0 ;
  wire \continuous_counter[6]_i_1_n_0 ;
  wire \continuous_counter[7]_i_1_n_0 ;
  wire \continuous_counter[8]_i_1_n_0 ;
  wire \continuous_counter[9]_i_1_n_0 ;
  wire \continuous_counter_reg[12]_i_2_n_0 ;
  wire \continuous_counter_reg[16]_i_2_n_0 ;
  wire \continuous_counter_reg[20]_i_2_n_0 ;
  wire \continuous_counter_reg[4]_i_2_n_0 ;
  wire \continuous_counter_reg[8]_i_2_n_0 ;
  wire continuous_mode;
  wire continuous_mode_reg_i_1_n_0;
  wire continuous_pulse;
  wire continuous_pulse_i_1_n_0;
  wire continuous_pulse_i_2_n_0;
  wire continuous_pulse_i_3_n_0;
  wire continuous_pulse_i_4_n_0;
  wire continuous_pulse_i_5_n_0;
  wire \debounce_counter[0][0]_i_1_n_0 ;
  wire \debounce_counter[0][10]_i_1_n_0 ;
  wire \debounce_counter[0][11]_i_1_n_0 ;
  wire \debounce_counter[0][12]_i_1_n_0 ;
  wire \debounce_counter[0][13]_i_1_n_0 ;
  wire \debounce_counter[0][14]_i_1_n_0 ;
  wire \debounce_counter[0][15]_i_1_n_0 ;
  wire \debounce_counter[0][16]_i_1_n_0 ;
  wire \debounce_counter[0][17]_i_1_n_0 ;
  wire \debounce_counter[0][18]_i_1_n_0 ;
  wire \debounce_counter[0][18]_i_2_n_0 ;
  wire \debounce_counter[0][1]_i_1_n_0 ;
  wire \debounce_counter[0][2]_i_1_n_0 ;
  wire \debounce_counter[0][3]_i_1_n_0 ;
  wire \debounce_counter[0][4]_i_1_n_0 ;
  wire \debounce_counter[0][5]_i_1_n_0 ;
  wire \debounce_counter[0][6]_i_1_n_0 ;
  wire \debounce_counter[0][7]_i_1_n_0 ;
  wire \debounce_counter[0][8]_i_1_n_0 ;
  wire \debounce_counter[0][9]_i_1_n_0 ;
  wire \debounce_counter[1][0]_i_1_n_0 ;
  wire \debounce_counter[1][10]_i_1_n_0 ;
  wire \debounce_counter[1][11]_i_1_n_0 ;
  wire \debounce_counter[1][12]_i_1_n_0 ;
  wire \debounce_counter[1][13]_i_1_n_0 ;
  wire \debounce_counter[1][14]_i_1_n_0 ;
  wire \debounce_counter[1][15]_i_1_n_0 ;
  wire \debounce_counter[1][16]_i_1_n_0 ;
  wire \debounce_counter[1][17]_i_1_n_0 ;
  wire \debounce_counter[1][18]_i_1_n_0 ;
  wire \debounce_counter[1][18]_i_2_n_0 ;
  wire \debounce_counter[1][1]_i_1_n_0 ;
  wire \debounce_counter[1][2]_i_1_n_0 ;
  wire \debounce_counter[1][3]_i_1_n_0 ;
  wire \debounce_counter[1][4]_i_1_n_0 ;
  wire \debounce_counter[1][5]_i_1_n_0 ;
  wire \debounce_counter[1][6]_i_1_n_0 ;
  wire \debounce_counter[1][7]_i_1_n_0 ;
  wire \debounce_counter[1][8]_i_1_n_0 ;
  wire \debounce_counter[1][9]_i_1_n_0 ;
  wire \debounce_counter[2][0]_i_1_n_0 ;
  wire \debounce_counter[2][10]_i_1_n_0 ;
  wire \debounce_counter[2][11]_i_1_n_0 ;
  wire \debounce_counter[2][12]_i_1_n_0 ;
  wire \debounce_counter[2][13]_i_1_n_0 ;
  wire \debounce_counter[2][14]_i_1_n_0 ;
  wire \debounce_counter[2][15]_i_1_n_0 ;
  wire \debounce_counter[2][16]_i_1_n_0 ;
  wire \debounce_counter[2][17]_i_1_n_0 ;
  wire \debounce_counter[2][18]_i_1_n_0 ;
  wire \debounce_counter[2][18]_i_2_n_0 ;
  wire \debounce_counter[2][1]_i_1_n_0 ;
  wire \debounce_counter[2][2]_i_1_n_0 ;
  wire \debounce_counter[2][3]_i_1_n_0 ;
  wire \debounce_counter[2][4]_i_1_n_0 ;
  wire \debounce_counter[2][5]_i_1_n_0 ;
  wire \debounce_counter[2][6]_i_1_n_0 ;
  wire \debounce_counter[2][7]_i_1_n_0 ;
  wire \debounce_counter[2][8]_i_1_n_0 ;
  wire \debounce_counter[2][9]_i_1_n_0 ;
  wire \debounce_counter[3][0]_i_1_n_0 ;
  wire \debounce_counter[3][10]_i_1_n_0 ;
  wire \debounce_counter[3][11]_i_1_n_0 ;
  wire \debounce_counter[3][12]_i_1_n_0 ;
  wire \debounce_counter[3][13]_i_1_n_0 ;
  wire \debounce_counter[3][14]_i_1_n_0 ;
  wire \debounce_counter[3][15]_i_1_n_0 ;
  wire \debounce_counter[3][16]_i_1_n_0 ;
  wire \debounce_counter[3][17]_i_1_n_0 ;
  wire \debounce_counter[3][18]_i_1_n_0 ;
  wire \debounce_counter[3][18]_i_2_n_0 ;
  wire \debounce_counter[3][1]_i_1_n_0 ;
  wire \debounce_counter[3][2]_i_1_n_0 ;
  wire \debounce_counter[3][3]_i_1_n_0 ;
  wire \debounce_counter[3][4]_i_1_n_0 ;
  wire \debounce_counter[3][5]_i_1_n_0 ;
  wire \debounce_counter[3][6]_i_1_n_0 ;
  wire \debounce_counter[3][7]_i_1_n_0 ;
  wire \debounce_counter[3][8]_i_1_n_0 ;
  wire \debounce_counter[3][9]_i_1_n_0 ;
  wire \debounce_counter[4][0]_i_1_n_0 ;
  wire \debounce_counter[4][10]_i_1_n_0 ;
  wire \debounce_counter[4][11]_i_1_n_0 ;
  wire \debounce_counter[4][12]_i_1_n_0 ;
  wire \debounce_counter[4][13]_i_1_n_0 ;
  wire \debounce_counter[4][14]_i_1_n_0 ;
  wire \debounce_counter[4][15]_i_1_n_0 ;
  wire \debounce_counter[4][16]_i_1_n_0 ;
  wire \debounce_counter[4][17]_i_1_n_0 ;
  wire \debounce_counter[4][18]_i_1_n_0 ;
  wire \debounce_counter[4][18]_i_2_n_0 ;
  wire \debounce_counter[4][1]_i_1_n_0 ;
  wire \debounce_counter[4][2]_i_1_n_0 ;
  wire \debounce_counter[4][3]_i_1_n_0 ;
  wire \debounce_counter[4][4]_i_1_n_0 ;
  wire \debounce_counter[4][5]_i_1_n_0 ;
  wire \debounce_counter[4][6]_i_1_n_0 ;
  wire \debounce_counter[4][7]_i_1_n_0 ;
  wire \debounce_counter[4][8]_i_1_n_0 ;
  wire \debounce_counter[4][9]_i_1_n_0 ;
  wire [18:0]\debounce_counter_reg[0] ;
  wire \debounce_counter_reg[0][12]_i_2_n_0 ;
  wire \debounce_counter_reg[0][12]_i_2_n_4 ;
  wire \debounce_counter_reg[0][12]_i_2_n_5 ;
  wire \debounce_counter_reg[0][12]_i_2_n_6 ;
  wire \debounce_counter_reg[0][12]_i_2_n_7 ;
  wire \debounce_counter_reg[0][16]_i_2_n_0 ;
  wire \debounce_counter_reg[0][16]_i_2_n_4 ;
  wire \debounce_counter_reg[0][16]_i_2_n_5 ;
  wire \debounce_counter_reg[0][16]_i_2_n_6 ;
  wire \debounce_counter_reg[0][16]_i_2_n_7 ;
  wire \debounce_counter_reg[0][18]_i_3_n_6 ;
  wire \debounce_counter_reg[0][18]_i_3_n_7 ;
  wire \debounce_counter_reg[0][4]_i_2_n_0 ;
  wire \debounce_counter_reg[0][4]_i_2_n_4 ;
  wire \debounce_counter_reg[0][4]_i_2_n_5 ;
  wire \debounce_counter_reg[0][4]_i_2_n_6 ;
  wire \debounce_counter_reg[0][4]_i_2_n_7 ;
  wire \debounce_counter_reg[0][8]_i_2_n_0 ;
  wire \debounce_counter_reg[0][8]_i_2_n_4 ;
  wire \debounce_counter_reg[0][8]_i_2_n_5 ;
  wire \debounce_counter_reg[0][8]_i_2_n_6 ;
  wire \debounce_counter_reg[0][8]_i_2_n_7 ;
  wire [18:0]\debounce_counter_reg[1] ;
  wire \debounce_counter_reg[1][12]_i_2_n_0 ;
  wire \debounce_counter_reg[1][12]_i_2_n_4 ;
  wire \debounce_counter_reg[1][12]_i_2_n_5 ;
  wire \debounce_counter_reg[1][12]_i_2_n_6 ;
  wire \debounce_counter_reg[1][12]_i_2_n_7 ;
  wire \debounce_counter_reg[1][16]_i_2_n_0 ;
  wire \debounce_counter_reg[1][16]_i_2_n_4 ;
  wire \debounce_counter_reg[1][16]_i_2_n_5 ;
  wire \debounce_counter_reg[1][16]_i_2_n_6 ;
  wire \debounce_counter_reg[1][16]_i_2_n_7 ;
  wire \debounce_counter_reg[1][18]_i_3_n_6 ;
  wire \debounce_counter_reg[1][18]_i_3_n_7 ;
  wire \debounce_counter_reg[1][4]_i_2_n_0 ;
  wire \debounce_counter_reg[1][4]_i_2_n_4 ;
  wire \debounce_counter_reg[1][4]_i_2_n_5 ;
  wire \debounce_counter_reg[1][4]_i_2_n_6 ;
  wire \debounce_counter_reg[1][4]_i_2_n_7 ;
  wire \debounce_counter_reg[1][8]_i_2_n_0 ;
  wire \debounce_counter_reg[1][8]_i_2_n_4 ;
  wire \debounce_counter_reg[1][8]_i_2_n_5 ;
  wire \debounce_counter_reg[1][8]_i_2_n_6 ;
  wire \debounce_counter_reg[1][8]_i_2_n_7 ;
  wire [18:0]\debounce_counter_reg[2] ;
  wire \debounce_counter_reg[2][12]_i_2_n_0 ;
  wire \debounce_counter_reg[2][12]_i_2_n_4 ;
  wire \debounce_counter_reg[2][12]_i_2_n_5 ;
  wire \debounce_counter_reg[2][12]_i_2_n_6 ;
  wire \debounce_counter_reg[2][12]_i_2_n_7 ;
  wire \debounce_counter_reg[2][16]_i_2_n_0 ;
  wire \debounce_counter_reg[2][16]_i_2_n_4 ;
  wire \debounce_counter_reg[2][16]_i_2_n_5 ;
  wire \debounce_counter_reg[2][16]_i_2_n_6 ;
  wire \debounce_counter_reg[2][16]_i_2_n_7 ;
  wire \debounce_counter_reg[2][18]_i_3_n_6 ;
  wire \debounce_counter_reg[2][18]_i_3_n_7 ;
  wire \debounce_counter_reg[2][4]_i_2_n_0 ;
  wire \debounce_counter_reg[2][4]_i_2_n_4 ;
  wire \debounce_counter_reg[2][4]_i_2_n_5 ;
  wire \debounce_counter_reg[2][4]_i_2_n_6 ;
  wire \debounce_counter_reg[2][4]_i_2_n_7 ;
  wire \debounce_counter_reg[2][8]_i_2_n_0 ;
  wire \debounce_counter_reg[2][8]_i_2_n_4 ;
  wire \debounce_counter_reg[2][8]_i_2_n_5 ;
  wire \debounce_counter_reg[2][8]_i_2_n_6 ;
  wire \debounce_counter_reg[2][8]_i_2_n_7 ;
  wire [18:0]\debounce_counter_reg[3] ;
  wire \debounce_counter_reg[3][12]_i_2_n_0 ;
  wire \debounce_counter_reg[3][12]_i_2_n_4 ;
  wire \debounce_counter_reg[3][12]_i_2_n_5 ;
  wire \debounce_counter_reg[3][12]_i_2_n_6 ;
  wire \debounce_counter_reg[3][12]_i_2_n_7 ;
  wire \debounce_counter_reg[3][16]_i_2_n_0 ;
  wire \debounce_counter_reg[3][16]_i_2_n_4 ;
  wire \debounce_counter_reg[3][16]_i_2_n_5 ;
  wire \debounce_counter_reg[3][16]_i_2_n_6 ;
  wire \debounce_counter_reg[3][16]_i_2_n_7 ;
  wire \debounce_counter_reg[3][18]_i_3_n_6 ;
  wire \debounce_counter_reg[3][18]_i_3_n_7 ;
  wire \debounce_counter_reg[3][4]_i_2_n_0 ;
  wire \debounce_counter_reg[3][4]_i_2_n_4 ;
  wire \debounce_counter_reg[3][4]_i_2_n_5 ;
  wire \debounce_counter_reg[3][4]_i_2_n_6 ;
  wire \debounce_counter_reg[3][4]_i_2_n_7 ;
  wire \debounce_counter_reg[3][8]_i_2_n_0 ;
  wire \debounce_counter_reg[3][8]_i_2_n_4 ;
  wire \debounce_counter_reg[3][8]_i_2_n_5 ;
  wire \debounce_counter_reg[3][8]_i_2_n_6 ;
  wire \debounce_counter_reg[3][8]_i_2_n_7 ;
  wire [18:0]\debounce_counter_reg[4] ;
  wire \debounce_counter_reg[4][12]_i_2_n_0 ;
  wire \debounce_counter_reg[4][12]_i_2_n_4 ;
  wire \debounce_counter_reg[4][12]_i_2_n_5 ;
  wire \debounce_counter_reg[4][12]_i_2_n_6 ;
  wire \debounce_counter_reg[4][12]_i_2_n_7 ;
  wire \debounce_counter_reg[4][16]_i_2_n_0 ;
  wire \debounce_counter_reg[4][16]_i_2_n_4 ;
  wire \debounce_counter_reg[4][16]_i_2_n_5 ;
  wire \debounce_counter_reg[4][16]_i_2_n_6 ;
  wire \debounce_counter_reg[4][16]_i_2_n_7 ;
  wire \debounce_counter_reg[4][18]_i_3_n_6 ;
  wire \debounce_counter_reg[4][18]_i_3_n_7 ;
  wire \debounce_counter_reg[4][4]_i_2_n_0 ;
  wire \debounce_counter_reg[4][4]_i_2_n_4 ;
  wire \debounce_counter_reg[4][4]_i_2_n_5 ;
  wire \debounce_counter_reg[4][4]_i_2_n_6 ;
  wire \debounce_counter_reg[4][4]_i_2_n_7 ;
  wire \debounce_counter_reg[4][8]_i_2_n_0 ;
  wire \debounce_counter_reg[4][8]_i_2_n_4 ;
  wire \debounce_counter_reg[4][8]_i_2_n_5 ;
  wire \debounce_counter_reg[4][8]_i_2_n_6 ;
  wire \debounce_counter_reg[4][8]_i_2_n_7 ;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in6_in;
  wire p_0_in__0;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire pc_inst_trigger;
  wire reg_trigger;
  wire reset;
  wire step_pulse;
  wire step_pulse_reg_i_1_n_0;
  wire [2:0]\NLW_continuous_counter_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_continuous_counter_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_continuous_counter_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_continuous_counter_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_continuous_counter_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_continuous_counter_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[0][12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[0][16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_debounce_counter_reg[0][18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_debounce_counter_reg[0][18]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[0][4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[0][8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[1][12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[1][16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_debounce_counter_reg[1][18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_debounce_counter_reg[1][18]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[1][4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[1][8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[2][12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[2][16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_debounce_counter_reg[2][18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_debounce_counter_reg[2][18]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[2][4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[2][8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[3][12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[3][16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_debounce_counter_reg[3][18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_debounce_counter_reg[3][18]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[3][4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[3][8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[4][12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[4][16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_debounce_counter_reg[4][18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_debounce_counter_reg[4][18]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[4][4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_debounce_counter_reg[4][8]_i_2_CO_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    alu_trigger_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_rising_edge_reg_n_0_[4] ),
        .Q(alu_trigger));
  FDCE #(
    .INIT(1'b0)) 
    \button_prev_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_stable_reg_n_0_[0] ),
        .Q(button_prev[0]));
  FDCE #(
    .INIT(1'b0)) 
    \button_prev_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in6_in),
        .Q(button_prev[1]));
  FDCE #(
    .INIT(1'b0)) 
    \button_prev_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in3_in),
        .Q(button_prev[2]));
  FDCE #(
    .INIT(1'b0)) 
    \button_prev_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in0_in),
        .Q(button_prev[3]));
  FDCE #(
    .INIT(1'b0)) 
    \button_prev_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in),
        .Q(button_prev[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \button_rising_edge[0]_i_1 
       (.I0(\button_stable_reg_n_0_[0] ),
        .I1(button_prev[0]),
        .O(\button_rising_edge[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \button_rising_edge[1]_i_1 
       (.I0(p_0_in6_in),
        .I1(button_prev[1]),
        .O(\button_rising_edge[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \button_rising_edge[2]_i_1 
       (.I0(p_0_in3_in),
        .I1(button_prev[2]),
        .O(\button_rising_edge[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \button_rising_edge[3]_i_1 
       (.I0(p_0_in0_in),
        .I1(button_prev[3]),
        .O(\button_rising_edge[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \button_rising_edge[4]_i_1 
       (.I0(p_0_in),
        .I1(button_prev[4]),
        .O(\button_rising_edge[4]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \button_rising_edge_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_rising_edge[0]_i_1_n_0 ),
        .Q(\button_rising_edge_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \button_rising_edge_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_rising_edge[1]_i_1_n_0 ),
        .Q(p_0_in__0));
  FDCE #(
    .INIT(1'b0)) 
    \button_rising_edge_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_rising_edge[2]_i_1_n_0 ),
        .Q(\button_rising_edge_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \button_rising_edge_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_rising_edge[3]_i_1_n_0 ),
        .Q(\button_rising_edge_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \button_rising_edge_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_rising_edge[4]_i_1_n_0 ),
        .Q(\button_rising_edge_reg_n_0_[4] ));
  LUT3 #(
    .INIT(8'hCA)) 
    \button_stable[0]_i_1 
       (.I0(\button_sync_reg_n_0_[2][0] ),
        .I1(\button_stable_reg_n_0_[0] ),
        .I2(\button_stable[0]_i_2_n_0 ),
        .O(\button_stable[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \button_stable[0]_i_2 
       (.I0(\button_stable[0]_i_3_n_0 ),
        .I1(\button_stable[0]_i_4_n_0 ),
        .I2(\debounce_counter_reg[0] [17]),
        .I3(\debounce_counter_reg[0] [18]),
        .I4(\button_stable[0]_i_5_n_0 ),
        .O(\button_stable[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \button_stable[0]_i_3 
       (.I0(\debounce_counter_reg[0] [14]),
        .I1(\debounce_counter_reg[0] [9]),
        .I2(\debounce_counter_reg[0] [10]),
        .I3(\debounce_counter_reg[0] [12]),
        .I4(\debounce_counter_reg[0] [11]),
        .O(\button_stable[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \button_stable[0]_i_4 
       (.I0(\debounce_counter_reg[0] [5]),
        .I1(\debounce_counter_reg[0] [6]),
        .I2(\debounce_counter_reg[0] [7]),
        .I3(\debounce_counter_reg[0] [8]),
        .O(\button_stable[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \button_stable[0]_i_5 
       (.I0(\debounce_counter_reg[0] [16]),
        .I1(\debounce_counter_reg[0] [15]),
        .I2(\debounce_counter_reg[0] [13]),
        .I3(\debounce_counter_reg[0] [14]),
        .O(\button_stable[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \button_stable[1]_i_1 
       (.I0(p_1_in7_in),
        .I1(p_0_in6_in),
        .I2(\button_stable[1]_i_2_n_0 ),
        .O(\button_stable[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \button_stable[1]_i_2 
       (.I0(\button_stable[1]_i_3_n_0 ),
        .I1(\button_stable[1]_i_4_n_0 ),
        .I2(\debounce_counter_reg[1] [17]),
        .I3(\debounce_counter_reg[1] [18]),
        .I4(\button_stable[1]_i_5_n_0 ),
        .O(\button_stable[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \button_stable[1]_i_3 
       (.I0(\debounce_counter_reg[1] [14]),
        .I1(\debounce_counter_reg[1] [9]),
        .I2(\debounce_counter_reg[1] [10]),
        .I3(\debounce_counter_reg[1] [12]),
        .I4(\debounce_counter_reg[1] [11]),
        .O(\button_stable[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \button_stable[1]_i_4 
       (.I0(\debounce_counter_reg[1] [5]),
        .I1(\debounce_counter_reg[1] [6]),
        .I2(\debounce_counter_reg[1] [7]),
        .I3(\debounce_counter_reg[1] [8]),
        .O(\button_stable[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \button_stable[1]_i_5 
       (.I0(\debounce_counter_reg[1] [16]),
        .I1(\debounce_counter_reg[1] [15]),
        .I2(\debounce_counter_reg[1] [13]),
        .I3(\debounce_counter_reg[1] [14]),
        .O(\button_stable[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \button_stable[2]_i_1 
       (.I0(p_1_in4_in),
        .I1(p_0_in3_in),
        .I2(\button_stable[2]_i_2_n_0 ),
        .O(\button_stable[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \button_stable[2]_i_2 
       (.I0(\button_stable[2]_i_3_n_0 ),
        .I1(\button_stable[2]_i_4_n_0 ),
        .I2(\debounce_counter_reg[2] [17]),
        .I3(\debounce_counter_reg[2] [18]),
        .I4(\button_stable[2]_i_5_n_0 ),
        .O(\button_stable[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \button_stable[2]_i_3 
       (.I0(\debounce_counter_reg[2] [14]),
        .I1(\debounce_counter_reg[2] [9]),
        .I2(\debounce_counter_reg[2] [10]),
        .I3(\debounce_counter_reg[2] [12]),
        .I4(\debounce_counter_reg[2] [11]),
        .O(\button_stable[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \button_stable[2]_i_4 
       (.I0(\debounce_counter_reg[2] [5]),
        .I1(\debounce_counter_reg[2] [6]),
        .I2(\debounce_counter_reg[2] [7]),
        .I3(\debounce_counter_reg[2] [8]),
        .O(\button_stable[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \button_stable[2]_i_5 
       (.I0(\debounce_counter_reg[2] [16]),
        .I1(\debounce_counter_reg[2] [15]),
        .I2(\debounce_counter_reg[2] [13]),
        .I3(\debounce_counter_reg[2] [14]),
        .O(\button_stable[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \button_stable[3]_i_1 
       (.I0(p_1_in1_in),
        .I1(p_0_in0_in),
        .I2(\button_stable[3]_i_2_n_0 ),
        .O(\button_stable[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \button_stable[3]_i_2 
       (.I0(\button_stable[3]_i_3_n_0 ),
        .I1(\button_stable[3]_i_4_n_0 ),
        .I2(\debounce_counter_reg[3] [17]),
        .I3(\debounce_counter_reg[3] [18]),
        .I4(\button_stable[3]_i_5_n_0 ),
        .O(\button_stable[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \button_stable[3]_i_3 
       (.I0(\debounce_counter_reg[3] [14]),
        .I1(\debounce_counter_reg[3] [9]),
        .I2(\debounce_counter_reg[3] [10]),
        .I3(\debounce_counter_reg[3] [12]),
        .I4(\debounce_counter_reg[3] [11]),
        .O(\button_stable[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \button_stable[3]_i_4 
       (.I0(\debounce_counter_reg[3] [5]),
        .I1(\debounce_counter_reg[3] [6]),
        .I2(\debounce_counter_reg[3] [7]),
        .I3(\debounce_counter_reg[3] [8]),
        .O(\button_stable[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \button_stable[3]_i_5 
       (.I0(\debounce_counter_reg[3] [16]),
        .I1(\debounce_counter_reg[3] [15]),
        .I2(\debounce_counter_reg[3] [13]),
        .I3(\debounce_counter_reg[3] [14]),
        .O(\button_stable[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \button_stable[4]_i_1 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\button_stable[4]_i_2_n_0 ),
        .O(\button_stable[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \button_stable[4]_i_2 
       (.I0(\button_stable[4]_i_3_n_0 ),
        .I1(\button_stable[4]_i_4_n_0 ),
        .I2(\debounce_counter_reg[4] [17]),
        .I3(\debounce_counter_reg[4] [18]),
        .I4(\button_stable[4]_i_5_n_0 ),
        .O(\button_stable[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \button_stable[4]_i_3 
       (.I0(\debounce_counter_reg[4] [14]),
        .I1(\debounce_counter_reg[4] [9]),
        .I2(\debounce_counter_reg[4] [10]),
        .I3(\debounce_counter_reg[4] [12]),
        .I4(\debounce_counter_reg[4] [11]),
        .O(\button_stable[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \button_stable[4]_i_4 
       (.I0(\debounce_counter_reg[4] [5]),
        .I1(\debounce_counter_reg[4] [6]),
        .I2(\debounce_counter_reg[4] [7]),
        .I3(\debounce_counter_reg[4] [8]),
        .O(\button_stable[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \button_stable[4]_i_5 
       (.I0(\debounce_counter_reg[4] [16]),
        .I1(\debounce_counter_reg[4] [15]),
        .I2(\debounce_counter_reg[4] [13]),
        .I3(\debounce_counter_reg[4] [14]),
        .O(\button_stable[4]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \button_stable_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_stable[0]_i_1_n_0 ),
        .Q(\button_stable_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \button_stable_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_stable[1]_i_1_n_0 ),
        .Q(p_0_in6_in));
  FDCE #(
    .INIT(1'b0)) 
    \button_stable_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_stable[2]_i_1_n_0 ),
        .Q(p_0_in3_in));
  FDCE #(
    .INIT(1'b0)) 
    \button_stable_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_stable[3]_i_1_n_0 ),
        .Q(p_0_in0_in));
  FDCE #(
    .INIT(1'b0)) 
    \button_stable_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_stable[4]_i_1_n_0 ),
        .Q(p_0_in));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(btn_center),
        .Q(\button_sync_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(btn_up),
        .Q(\button_sync_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(btn_down),
        .Q(\button_sync_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(btn_left),
        .Q(\button_sync_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(btn_right),
        .Q(\button_sync_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[0] [0]),
        .Q(\button_sync_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[0] [1]),
        .Q(\button_sync_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[0] [2]),
        .Q(\button_sync_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[0] [3]),
        .Q(\button_sync_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[0] [4]),
        .Q(\button_sync_reg[1] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[1] [0]),
        .Q(\button_sync_reg_n_0_[2][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[1] [1]),
        .Q(p_1_in7_in));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[1] [2]),
        .Q(p_1_in4_in));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[1] [3]),
        .Q(p_1_in1_in));
  FDCE #(
    .INIT(1'b0)) 
    \button_sync_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_sync_reg[1] [4]),
        .Q(p_1_in));
  LUT2 #(
    .INIT(4'h1)) 
    \continuous_counter[0]_i_1 
       (.I0(continuous_pulse_i_1_n_0),
        .I1(continuous_counter[0]),
        .O(\continuous_counter[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[10]_i_1 
       (.I0(continuous_counter0[10]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[11]_i_1 
       (.I0(continuous_counter0[11]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[12]_i_1 
       (.I0(continuous_counter0[12]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[13]_i_1 
       (.I0(continuous_counter0[13]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[14]_i_1 
       (.I0(continuous_counter0[14]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[15]_i_1 
       (.I0(continuous_counter0[15]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[16]_i_1 
       (.I0(continuous_counter0[16]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[17]_i_1 
       (.I0(continuous_counter0[17]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[18]_i_1 
       (.I0(continuous_counter0[18]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[19]_i_1 
       (.I0(continuous_counter0[19]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[1]_i_1 
       (.I0(continuous_counter0[1]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[20]_i_1 
       (.I0(continuous_counter0[20]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[21]_i_1 
       (.I0(continuous_counter0[21]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[22]_i_1 
       (.I0(continuous_counter0[22]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[23]_i_1 
       (.I0(continuous_counter0[23]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[24]_i_1 
       (.I0(continuous_counter0[24]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[2]_i_1 
       (.I0(continuous_counter0[2]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[3]_i_1 
       (.I0(continuous_counter0[3]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[4]_i_1 
       (.I0(continuous_counter0[4]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[5]_i_1 
       (.I0(continuous_counter0[5]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[6]_i_1 
       (.I0(continuous_counter0[6]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[7]_i_1 
       (.I0(continuous_counter0[7]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[8]_i_1 
       (.I0(continuous_counter0[8]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \continuous_counter[9]_i_1 
       (.I0(continuous_counter0[9]),
        .I1(continuous_pulse_i_1_n_0),
        .O(\continuous_counter[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[0]_i_1_n_0 ),
        .Q(continuous_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[10]_i_1_n_0 ),
        .Q(continuous_counter[10]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[11]_i_1_n_0 ),
        .Q(continuous_counter[11]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[12]_i_1_n_0 ),
        .Q(continuous_counter[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \continuous_counter_reg[12]_i_2 
       (.CI(\continuous_counter_reg[8]_i_2_n_0 ),
        .CO({\continuous_counter_reg[12]_i_2_n_0 ,\NLW_continuous_counter_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(continuous_counter0[12:9]),
        .S(continuous_counter[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[13]_i_1_n_0 ),
        .Q(continuous_counter[13]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[14]_i_1_n_0 ),
        .Q(continuous_counter[14]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[15]_i_1_n_0 ),
        .Q(continuous_counter[15]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[16]_i_1_n_0 ),
        .Q(continuous_counter[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \continuous_counter_reg[16]_i_2 
       (.CI(\continuous_counter_reg[12]_i_2_n_0 ),
        .CO({\continuous_counter_reg[16]_i_2_n_0 ,\NLW_continuous_counter_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(continuous_counter0[16:13]),
        .S(continuous_counter[16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[17]_i_1_n_0 ),
        .Q(continuous_counter[17]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[18]_i_1_n_0 ),
        .Q(continuous_counter[18]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[19]_i_1_n_0 ),
        .Q(continuous_counter[19]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[1]_i_1_n_0 ),
        .Q(continuous_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[20]_i_1_n_0 ),
        .Q(continuous_counter[20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \continuous_counter_reg[20]_i_2 
       (.CI(\continuous_counter_reg[16]_i_2_n_0 ),
        .CO({\continuous_counter_reg[20]_i_2_n_0 ,\NLW_continuous_counter_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(continuous_counter0[20:17]),
        .S(continuous_counter[20:17]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[21]_i_1_n_0 ),
        .Q(continuous_counter[21]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[22]_i_1_n_0 ),
        .Q(continuous_counter[22]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[23]_i_1_n_0 ),
        .Q(continuous_counter[23]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[24]_i_1_n_0 ),
        .Q(continuous_counter[24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \continuous_counter_reg[24]_i_2 
       (.CI(\continuous_counter_reg[20]_i_2_n_0 ),
        .CO(\NLW_continuous_counter_reg[24]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(continuous_counter0[24:21]),
        .S(continuous_counter[24:21]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[2]_i_1_n_0 ),
        .Q(continuous_counter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[3]_i_1_n_0 ),
        .Q(continuous_counter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[4]_i_1_n_0 ),
        .Q(continuous_counter[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \continuous_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\continuous_counter_reg[4]_i_2_n_0 ,\NLW_continuous_counter_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(continuous_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(continuous_counter0[4:1]),
        .S(continuous_counter[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[5]_i_1_n_0 ),
        .Q(continuous_counter[5]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[6]_i_1_n_0 ),
        .Q(continuous_counter[6]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[7]_i_1_n_0 ),
        .Q(continuous_counter[7]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[8]_i_1_n_0 ),
        .Q(continuous_counter[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \continuous_counter_reg[8]_i_2 
       (.CI(\continuous_counter_reg[4]_i_2_n_0 ),
        .CO({\continuous_counter_reg[8]_i_2_n_0 ,\NLW_continuous_counter_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(continuous_counter0[8:5]),
        .S(continuous_counter[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \continuous_counter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\continuous_counter[9]_i_1_n_0 ),
        .Q(continuous_counter[9]));
  LUT2 #(
    .INIT(4'h6)) 
    continuous_mode_reg_i_1
       (.I0(p_0_in__0),
        .I1(continuous_mode),
        .O(continuous_mode_reg_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    continuous_mode_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(continuous_mode_reg_i_1_n_0),
        .Q(continuous_mode));
  LUT6 #(
    .INIT(64'h8888888880000000)) 
    continuous_pulse_i_1
       (.I0(continuous_pulse_i_2_n_0),
        .I1(continuous_pulse_i_3_n_0),
        .I2(continuous_counter[11]),
        .I3(continuous_counter[13]),
        .I4(continuous_pulse_i_4_n_0),
        .I5(continuous_pulse_i_5_n_0),
        .O(continuous_pulse_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    continuous_pulse_i_2
       (.I0(continuous_counter[18]),
        .I1(continuous_counter[17]),
        .I2(continuous_counter[16]),
        .O(continuous_pulse_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    continuous_pulse_i_3
       (.I0(continuous_counter[19]),
        .I1(continuous_counter[20]),
        .I2(continuous_counter[21]),
        .I3(continuous_counter[22]),
        .I4(continuous_counter[24]),
        .I5(continuous_counter[23]),
        .O(continuous_pulse_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000000)) 
    continuous_pulse_i_4
       (.I0(continuous_counter[6]),
        .I1(continuous_counter[5]),
        .I2(continuous_counter[7]),
        .I3(continuous_counter[8]),
        .I4(continuous_counter[9]),
        .I5(continuous_counter[10]),
        .O(continuous_pulse_i_4_n_0));
  LUT4 #(
    .INIT(16'hFEEE)) 
    continuous_pulse_i_5
       (.I0(continuous_counter[15]),
        .I1(continuous_counter[14]),
        .I2(continuous_counter[12]),
        .I3(continuous_counter[13]),
        .O(continuous_pulse_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    continuous_pulse_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(continuous_pulse_i_1_n_0),
        .Q(continuous_pulse));
  LUT2 #(
    .INIT(4'h2)) 
    \debounce_counter[0][0]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0] [0]),
        .O(\debounce_counter[0][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][10]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][12]_i_2_n_6 ),
        .O(\debounce_counter[0][10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][11]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][12]_i_2_n_5 ),
        .O(\debounce_counter[0][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][12]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][12]_i_2_n_4 ),
        .O(\debounce_counter[0][12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][13]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][16]_i_2_n_7 ),
        .O(\debounce_counter[0][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][14]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][16]_i_2_n_6 ),
        .O(\debounce_counter[0][14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][15]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][16]_i_2_n_5 ),
        .O(\debounce_counter[0][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][16]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][16]_i_2_n_4 ),
        .O(\debounce_counter[0][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][17]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][18]_i_3_n_7 ),
        .O(\debounce_counter[0][17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][18]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][18]_i_3_n_6 ),
        .O(\debounce_counter[0][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8AAA8AAA8AAA)) 
    \debounce_counter[0][18]_i_2 
       (.I0(button_stable19_out),
        .I1(\button_stable[0]_i_5_n_0 ),
        .I2(\debounce_counter_reg[0] [18]),
        .I3(\debounce_counter_reg[0] [17]),
        .I4(\button_stable[0]_i_4_n_0 ),
        .I5(\button_stable[0]_i_3_n_0 ),
        .O(\debounce_counter[0][18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \debounce_counter[0][18]_i_4 
       (.I0(\button_stable_reg_n_0_[0] ),
        .I1(\button_sync_reg_n_0_[2][0] ),
        .O(button_stable19_out));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][1]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][4]_i_2_n_7 ),
        .O(\debounce_counter[0][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][2]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][4]_i_2_n_6 ),
        .O(\debounce_counter[0][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][3]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][4]_i_2_n_5 ),
        .O(\debounce_counter[0][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][4]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][4]_i_2_n_4 ),
        .O(\debounce_counter[0][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][5]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][8]_i_2_n_7 ),
        .O(\debounce_counter[0][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][6]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][8]_i_2_n_6 ),
        .O(\debounce_counter[0][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][7]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][8]_i_2_n_5 ),
        .O(\debounce_counter[0][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][8]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][8]_i_2_n_4 ),
        .O(\debounce_counter[0][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[0][9]_i_1 
       (.I0(\debounce_counter[0][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[0][12]_i_2_n_7 ),
        .O(\debounce_counter[0][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \debounce_counter[1][0]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1] [0]),
        .O(\debounce_counter[1][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][10]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][12]_i_2_n_6 ),
        .O(\debounce_counter[1][10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][11]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][12]_i_2_n_5 ),
        .O(\debounce_counter[1][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][12]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][12]_i_2_n_4 ),
        .O(\debounce_counter[1][12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][13]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][16]_i_2_n_7 ),
        .O(\debounce_counter[1][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][14]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][16]_i_2_n_6 ),
        .O(\debounce_counter[1][14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][15]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][16]_i_2_n_5 ),
        .O(\debounce_counter[1][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][16]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][16]_i_2_n_4 ),
        .O(\debounce_counter[1][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][17]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][18]_i_3_n_7 ),
        .O(\debounce_counter[1][17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][18]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][18]_i_3_n_6 ),
        .O(\debounce_counter[1][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8AAA8AAA8AAA)) 
    \debounce_counter[1][18]_i_2 
       (.I0(button_stable18_out),
        .I1(\button_stable[1]_i_5_n_0 ),
        .I2(\debounce_counter_reg[1] [18]),
        .I3(\debounce_counter_reg[1] [17]),
        .I4(\button_stable[1]_i_4_n_0 ),
        .I5(\button_stable[1]_i_3_n_0 ),
        .O(\debounce_counter[1][18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \debounce_counter[1][18]_i_4 
       (.I0(p_0_in6_in),
        .I1(p_1_in7_in),
        .O(button_stable18_out));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][1]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][4]_i_2_n_7 ),
        .O(\debounce_counter[1][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][2]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][4]_i_2_n_6 ),
        .O(\debounce_counter[1][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][3]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][4]_i_2_n_5 ),
        .O(\debounce_counter[1][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][4]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][4]_i_2_n_4 ),
        .O(\debounce_counter[1][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][5]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][8]_i_2_n_7 ),
        .O(\debounce_counter[1][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][6]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][8]_i_2_n_6 ),
        .O(\debounce_counter[1][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][7]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][8]_i_2_n_5 ),
        .O(\debounce_counter[1][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][8]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][8]_i_2_n_4 ),
        .O(\debounce_counter[1][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[1][9]_i_1 
       (.I0(\debounce_counter[1][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[1][12]_i_2_n_7 ),
        .O(\debounce_counter[1][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \debounce_counter[2][0]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2] [0]),
        .O(\debounce_counter[2][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][10]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][12]_i_2_n_6 ),
        .O(\debounce_counter[2][10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][11]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][12]_i_2_n_5 ),
        .O(\debounce_counter[2][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][12]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][12]_i_2_n_4 ),
        .O(\debounce_counter[2][12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][13]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][16]_i_2_n_7 ),
        .O(\debounce_counter[2][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][14]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][16]_i_2_n_6 ),
        .O(\debounce_counter[2][14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][15]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][16]_i_2_n_5 ),
        .O(\debounce_counter[2][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][16]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][16]_i_2_n_4 ),
        .O(\debounce_counter[2][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][17]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][18]_i_3_n_7 ),
        .O(\debounce_counter[2][17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][18]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][18]_i_3_n_6 ),
        .O(\debounce_counter[2][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8AAA8AAA8AAA)) 
    \debounce_counter[2][18]_i_2 
       (.I0(button_stable15_out),
        .I1(\button_stable[2]_i_5_n_0 ),
        .I2(\debounce_counter_reg[2] [18]),
        .I3(\debounce_counter_reg[2] [17]),
        .I4(\button_stable[2]_i_4_n_0 ),
        .I5(\button_stable[2]_i_3_n_0 ),
        .O(\debounce_counter[2][18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \debounce_counter[2][18]_i_4 
       (.I0(p_0_in3_in),
        .I1(p_1_in4_in),
        .O(button_stable15_out));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][1]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][4]_i_2_n_7 ),
        .O(\debounce_counter[2][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][2]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][4]_i_2_n_6 ),
        .O(\debounce_counter[2][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][3]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][4]_i_2_n_5 ),
        .O(\debounce_counter[2][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][4]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][4]_i_2_n_4 ),
        .O(\debounce_counter[2][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][5]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][8]_i_2_n_7 ),
        .O(\debounce_counter[2][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][6]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][8]_i_2_n_6 ),
        .O(\debounce_counter[2][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][7]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][8]_i_2_n_5 ),
        .O(\debounce_counter[2][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][8]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][8]_i_2_n_4 ),
        .O(\debounce_counter[2][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[2][9]_i_1 
       (.I0(\debounce_counter[2][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[2][12]_i_2_n_7 ),
        .O(\debounce_counter[2][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \debounce_counter[3][0]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3] [0]),
        .O(\debounce_counter[3][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][10]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][12]_i_2_n_6 ),
        .O(\debounce_counter[3][10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][11]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][12]_i_2_n_5 ),
        .O(\debounce_counter[3][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][12]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][12]_i_2_n_4 ),
        .O(\debounce_counter[3][12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][13]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][16]_i_2_n_7 ),
        .O(\debounce_counter[3][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][14]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][16]_i_2_n_6 ),
        .O(\debounce_counter[3][14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][15]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][16]_i_2_n_5 ),
        .O(\debounce_counter[3][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][16]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][16]_i_2_n_4 ),
        .O(\debounce_counter[3][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][17]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][18]_i_3_n_7 ),
        .O(\debounce_counter[3][17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][18]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][18]_i_3_n_6 ),
        .O(\debounce_counter[3][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8AAA8AAA8AAA)) 
    \debounce_counter[3][18]_i_2 
       (.I0(button_stable12_out),
        .I1(\button_stable[3]_i_5_n_0 ),
        .I2(\debounce_counter_reg[3] [18]),
        .I3(\debounce_counter_reg[3] [17]),
        .I4(\button_stable[3]_i_4_n_0 ),
        .I5(\button_stable[3]_i_3_n_0 ),
        .O(\debounce_counter[3][18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \debounce_counter[3][18]_i_4 
       (.I0(p_0_in0_in),
        .I1(p_1_in1_in),
        .O(button_stable12_out));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][1]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][4]_i_2_n_7 ),
        .O(\debounce_counter[3][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][2]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][4]_i_2_n_6 ),
        .O(\debounce_counter[3][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][3]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][4]_i_2_n_5 ),
        .O(\debounce_counter[3][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][4]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][4]_i_2_n_4 ),
        .O(\debounce_counter[3][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][5]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][8]_i_2_n_7 ),
        .O(\debounce_counter[3][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][6]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][8]_i_2_n_6 ),
        .O(\debounce_counter[3][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][7]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][8]_i_2_n_5 ),
        .O(\debounce_counter[3][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][8]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][8]_i_2_n_4 ),
        .O(\debounce_counter[3][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[3][9]_i_1 
       (.I0(\debounce_counter[3][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[3][12]_i_2_n_7 ),
        .O(\debounce_counter[3][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \debounce_counter[4][0]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4] [0]),
        .O(\debounce_counter[4][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][10]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][12]_i_2_n_6 ),
        .O(\debounce_counter[4][10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][11]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][12]_i_2_n_5 ),
        .O(\debounce_counter[4][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][12]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][12]_i_2_n_4 ),
        .O(\debounce_counter[4][12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][13]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][16]_i_2_n_7 ),
        .O(\debounce_counter[4][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][14]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][16]_i_2_n_6 ),
        .O(\debounce_counter[4][14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][15]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][16]_i_2_n_5 ),
        .O(\debounce_counter[4][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][16]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][16]_i_2_n_4 ),
        .O(\debounce_counter[4][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][17]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][18]_i_3_n_7 ),
        .O(\debounce_counter[4][17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][18]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][18]_i_3_n_6 ),
        .O(\debounce_counter[4][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8AAA8AAA8AAA)) 
    \debounce_counter[4][18]_i_2 
       (.I0(button_stable1),
        .I1(\button_stable[4]_i_5_n_0 ),
        .I2(\debounce_counter_reg[4] [18]),
        .I3(\debounce_counter_reg[4] [17]),
        .I4(\button_stable[4]_i_4_n_0 ),
        .I5(\button_stable[4]_i_3_n_0 ),
        .O(\debounce_counter[4][18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \debounce_counter[4][18]_i_4 
       (.I0(p_0_in),
        .I1(p_1_in),
        .O(button_stable1));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][1]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][4]_i_2_n_7 ),
        .O(\debounce_counter[4][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][2]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][4]_i_2_n_6 ),
        .O(\debounce_counter[4][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][3]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][4]_i_2_n_5 ),
        .O(\debounce_counter[4][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][4]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][4]_i_2_n_4 ),
        .O(\debounce_counter[4][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][5]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][8]_i_2_n_7 ),
        .O(\debounce_counter[4][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][6]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][8]_i_2_n_6 ),
        .O(\debounce_counter[4][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][7]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][8]_i_2_n_5 ),
        .O(\debounce_counter[4][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][8]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][8]_i_2_n_4 ),
        .O(\debounce_counter[4][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \debounce_counter[4][9]_i_1 
       (.I0(\debounce_counter[4][18]_i_2_n_0 ),
        .I1(\debounce_counter_reg[4][12]_i_2_n_7 ),
        .O(\debounce_counter[4][9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][0]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][10]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][11]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][12]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[0][12]_i_2 
       (.CI(\debounce_counter_reg[0][8]_i_2_n_0 ),
        .CO({\debounce_counter_reg[0][12]_i_2_n_0 ,\NLW_debounce_counter_reg[0][12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[0][12]_i_2_n_4 ,\debounce_counter_reg[0][12]_i_2_n_5 ,\debounce_counter_reg[0][12]_i_2_n_6 ,\debounce_counter_reg[0][12]_i_2_n_7 }),
        .S(\debounce_counter_reg[0] [12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][13]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][14]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][15]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][16]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[0][16]_i_2 
       (.CI(\debounce_counter_reg[0][12]_i_2_n_0 ),
        .CO({\debounce_counter_reg[0][16]_i_2_n_0 ,\NLW_debounce_counter_reg[0][16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[0][16]_i_2_n_4 ,\debounce_counter_reg[0][16]_i_2_n_5 ,\debounce_counter_reg[0][16]_i_2_n_6 ,\debounce_counter_reg[0][16]_i_2_n_7 }),
        .S(\debounce_counter_reg[0] [16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][17]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][18]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[0][18]_i_3 
       (.CI(\debounce_counter_reg[0][16]_i_2_n_0 ),
        .CO(\NLW_debounce_counter_reg[0][18]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_debounce_counter_reg[0][18]_i_3_O_UNCONNECTED [3:2],\debounce_counter_reg[0][18]_i_3_n_6 ,\debounce_counter_reg[0][18]_i_3_n_7 }),
        .S({1'b0,1'b0,\debounce_counter_reg[0] [18:17]}));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][1]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][2]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][3]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][4]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[0][4]_i_2 
       (.CI(1'b0),
        .CO({\debounce_counter_reg[0][4]_i_2_n_0 ,\NLW_debounce_counter_reg[0][4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\debounce_counter_reg[0] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[0][4]_i_2_n_4 ,\debounce_counter_reg[0][4]_i_2_n_5 ,\debounce_counter_reg[0][4]_i_2_n_6 ,\debounce_counter_reg[0][4]_i_2_n_7 }),
        .S(\debounce_counter_reg[0] [4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][5]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][6]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][7]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][8]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[0][8]_i_2 
       (.CI(\debounce_counter_reg[0][4]_i_2_n_0 ),
        .CO({\debounce_counter_reg[0][8]_i_2_n_0 ,\NLW_debounce_counter_reg[0][8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[0][8]_i_2_n_4 ,\debounce_counter_reg[0][8]_i_2_n_5 ,\debounce_counter_reg[0][8]_i_2_n_6 ,\debounce_counter_reg[0][8]_i_2_n_7 }),
        .S(\debounce_counter_reg[0] [8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[0][9]_i_1_n_0 ),
        .Q(\debounce_counter_reg[0] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][0]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][10]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][11]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][12]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[1][12]_i_2 
       (.CI(\debounce_counter_reg[1][8]_i_2_n_0 ),
        .CO({\debounce_counter_reg[1][12]_i_2_n_0 ,\NLW_debounce_counter_reg[1][12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[1][12]_i_2_n_4 ,\debounce_counter_reg[1][12]_i_2_n_5 ,\debounce_counter_reg[1][12]_i_2_n_6 ,\debounce_counter_reg[1][12]_i_2_n_7 }),
        .S(\debounce_counter_reg[1] [12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][13]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][14]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][15]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][16]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[1][16]_i_2 
       (.CI(\debounce_counter_reg[1][12]_i_2_n_0 ),
        .CO({\debounce_counter_reg[1][16]_i_2_n_0 ,\NLW_debounce_counter_reg[1][16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[1][16]_i_2_n_4 ,\debounce_counter_reg[1][16]_i_2_n_5 ,\debounce_counter_reg[1][16]_i_2_n_6 ,\debounce_counter_reg[1][16]_i_2_n_7 }),
        .S(\debounce_counter_reg[1] [16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][17]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][18]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[1][18]_i_3 
       (.CI(\debounce_counter_reg[1][16]_i_2_n_0 ),
        .CO(\NLW_debounce_counter_reg[1][18]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_debounce_counter_reg[1][18]_i_3_O_UNCONNECTED [3:2],\debounce_counter_reg[1][18]_i_3_n_6 ,\debounce_counter_reg[1][18]_i_3_n_7 }),
        .S({1'b0,1'b0,\debounce_counter_reg[1] [18:17]}));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][1]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][2]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][3]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][4]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[1][4]_i_2 
       (.CI(1'b0),
        .CO({\debounce_counter_reg[1][4]_i_2_n_0 ,\NLW_debounce_counter_reg[1][4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\debounce_counter_reg[1] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[1][4]_i_2_n_4 ,\debounce_counter_reg[1][4]_i_2_n_5 ,\debounce_counter_reg[1][4]_i_2_n_6 ,\debounce_counter_reg[1][4]_i_2_n_7 }),
        .S(\debounce_counter_reg[1] [4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][5]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][6]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][7]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][8]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[1][8]_i_2 
       (.CI(\debounce_counter_reg[1][4]_i_2_n_0 ),
        .CO({\debounce_counter_reg[1][8]_i_2_n_0 ,\NLW_debounce_counter_reg[1][8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[1][8]_i_2_n_4 ,\debounce_counter_reg[1][8]_i_2_n_5 ,\debounce_counter_reg[1][8]_i_2_n_6 ,\debounce_counter_reg[1][8]_i_2_n_7 }),
        .S(\debounce_counter_reg[1] [8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[1][9]_i_1_n_0 ),
        .Q(\debounce_counter_reg[1] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][0]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][10]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][11]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][12]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[2][12]_i_2 
       (.CI(\debounce_counter_reg[2][8]_i_2_n_0 ),
        .CO({\debounce_counter_reg[2][12]_i_2_n_0 ,\NLW_debounce_counter_reg[2][12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[2][12]_i_2_n_4 ,\debounce_counter_reg[2][12]_i_2_n_5 ,\debounce_counter_reg[2][12]_i_2_n_6 ,\debounce_counter_reg[2][12]_i_2_n_7 }),
        .S(\debounce_counter_reg[2] [12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][13]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][14]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][15]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][16]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[2][16]_i_2 
       (.CI(\debounce_counter_reg[2][12]_i_2_n_0 ),
        .CO({\debounce_counter_reg[2][16]_i_2_n_0 ,\NLW_debounce_counter_reg[2][16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[2][16]_i_2_n_4 ,\debounce_counter_reg[2][16]_i_2_n_5 ,\debounce_counter_reg[2][16]_i_2_n_6 ,\debounce_counter_reg[2][16]_i_2_n_7 }),
        .S(\debounce_counter_reg[2] [16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][17]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][18]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[2][18]_i_3 
       (.CI(\debounce_counter_reg[2][16]_i_2_n_0 ),
        .CO(\NLW_debounce_counter_reg[2][18]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_debounce_counter_reg[2][18]_i_3_O_UNCONNECTED [3:2],\debounce_counter_reg[2][18]_i_3_n_6 ,\debounce_counter_reg[2][18]_i_3_n_7 }),
        .S({1'b0,1'b0,\debounce_counter_reg[2] [18:17]}));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][1]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][2]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][3]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][4]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[2][4]_i_2 
       (.CI(1'b0),
        .CO({\debounce_counter_reg[2][4]_i_2_n_0 ,\NLW_debounce_counter_reg[2][4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\debounce_counter_reg[2] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[2][4]_i_2_n_4 ,\debounce_counter_reg[2][4]_i_2_n_5 ,\debounce_counter_reg[2][4]_i_2_n_6 ,\debounce_counter_reg[2][4]_i_2_n_7 }),
        .S(\debounce_counter_reg[2] [4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][5]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][6]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][7]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][8]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[2][8]_i_2 
       (.CI(\debounce_counter_reg[2][4]_i_2_n_0 ),
        .CO({\debounce_counter_reg[2][8]_i_2_n_0 ,\NLW_debounce_counter_reg[2][8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[2][8]_i_2_n_4 ,\debounce_counter_reg[2][8]_i_2_n_5 ,\debounce_counter_reg[2][8]_i_2_n_6 ,\debounce_counter_reg[2][8]_i_2_n_7 }),
        .S(\debounce_counter_reg[2] [8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[2][9]_i_1_n_0 ),
        .Q(\debounce_counter_reg[2] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][0]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][10]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][11]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][12]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[3][12]_i_2 
       (.CI(\debounce_counter_reg[3][8]_i_2_n_0 ),
        .CO({\debounce_counter_reg[3][12]_i_2_n_0 ,\NLW_debounce_counter_reg[3][12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[3][12]_i_2_n_4 ,\debounce_counter_reg[3][12]_i_2_n_5 ,\debounce_counter_reg[3][12]_i_2_n_6 ,\debounce_counter_reg[3][12]_i_2_n_7 }),
        .S(\debounce_counter_reg[3] [12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][13]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][14]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][15]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][16]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[3][16]_i_2 
       (.CI(\debounce_counter_reg[3][12]_i_2_n_0 ),
        .CO({\debounce_counter_reg[3][16]_i_2_n_0 ,\NLW_debounce_counter_reg[3][16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[3][16]_i_2_n_4 ,\debounce_counter_reg[3][16]_i_2_n_5 ,\debounce_counter_reg[3][16]_i_2_n_6 ,\debounce_counter_reg[3][16]_i_2_n_7 }),
        .S(\debounce_counter_reg[3] [16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][17]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][18]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[3][18]_i_3 
       (.CI(\debounce_counter_reg[3][16]_i_2_n_0 ),
        .CO(\NLW_debounce_counter_reg[3][18]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_debounce_counter_reg[3][18]_i_3_O_UNCONNECTED [3:2],\debounce_counter_reg[3][18]_i_3_n_6 ,\debounce_counter_reg[3][18]_i_3_n_7 }),
        .S({1'b0,1'b0,\debounce_counter_reg[3] [18:17]}));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][1]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][2]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][3]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][4]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[3][4]_i_2 
       (.CI(1'b0),
        .CO({\debounce_counter_reg[3][4]_i_2_n_0 ,\NLW_debounce_counter_reg[3][4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\debounce_counter_reg[3] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[3][4]_i_2_n_4 ,\debounce_counter_reg[3][4]_i_2_n_5 ,\debounce_counter_reg[3][4]_i_2_n_6 ,\debounce_counter_reg[3][4]_i_2_n_7 }),
        .S(\debounce_counter_reg[3] [4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][5]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][6]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][7]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][8]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[3][8]_i_2 
       (.CI(\debounce_counter_reg[3][4]_i_2_n_0 ),
        .CO({\debounce_counter_reg[3][8]_i_2_n_0 ,\NLW_debounce_counter_reg[3][8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[3][8]_i_2_n_4 ,\debounce_counter_reg[3][8]_i_2_n_5 ,\debounce_counter_reg[3][8]_i_2_n_6 ,\debounce_counter_reg[3][8]_i_2_n_7 }),
        .S(\debounce_counter_reg[3] [8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[3][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[3][9]_i_1_n_0 ),
        .Q(\debounce_counter_reg[3] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][0]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][10]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][11]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][12]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[4][12]_i_2 
       (.CI(\debounce_counter_reg[4][8]_i_2_n_0 ),
        .CO({\debounce_counter_reg[4][12]_i_2_n_0 ,\NLW_debounce_counter_reg[4][12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[4][12]_i_2_n_4 ,\debounce_counter_reg[4][12]_i_2_n_5 ,\debounce_counter_reg[4][12]_i_2_n_6 ,\debounce_counter_reg[4][12]_i_2_n_7 }),
        .S(\debounce_counter_reg[4] [12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][13]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][14]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][15]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][16]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[4][16]_i_2 
       (.CI(\debounce_counter_reg[4][12]_i_2_n_0 ),
        .CO({\debounce_counter_reg[4][16]_i_2_n_0 ,\NLW_debounce_counter_reg[4][16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[4][16]_i_2_n_4 ,\debounce_counter_reg[4][16]_i_2_n_5 ,\debounce_counter_reg[4][16]_i_2_n_6 ,\debounce_counter_reg[4][16]_i_2_n_7 }),
        .S(\debounce_counter_reg[4] [16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][17]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][18]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[4][18]_i_3 
       (.CI(\debounce_counter_reg[4][16]_i_2_n_0 ),
        .CO(\NLW_debounce_counter_reg[4][18]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_debounce_counter_reg[4][18]_i_3_O_UNCONNECTED [3:2],\debounce_counter_reg[4][18]_i_3_n_6 ,\debounce_counter_reg[4][18]_i_3_n_7 }),
        .S({1'b0,1'b0,\debounce_counter_reg[4] [18:17]}));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][1]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][2]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][3]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][4]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[4][4]_i_2 
       (.CI(1'b0),
        .CO({\debounce_counter_reg[4][4]_i_2_n_0 ,\NLW_debounce_counter_reg[4][4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\debounce_counter_reg[4] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[4][4]_i_2_n_4 ,\debounce_counter_reg[4][4]_i_2_n_5 ,\debounce_counter_reg[4][4]_i_2_n_6 ,\debounce_counter_reg[4][4]_i_2_n_7 }),
        .S(\debounce_counter_reg[4] [4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][5]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][6]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][7]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][8]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \debounce_counter_reg[4][8]_i_2 
       (.CI(\debounce_counter_reg[4][4]_i_2_n_0 ),
        .CO({\debounce_counter_reg[4][8]_i_2_n_0 ,\NLW_debounce_counter_reg[4][8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debounce_counter_reg[4][8]_i_2_n_4 ,\debounce_counter_reg[4][8]_i_2_n_5 ,\debounce_counter_reg[4][8]_i_2_n_6 ,\debounce_counter_reg[4][8]_i_2_n_7 }),
        .S(\debounce_counter_reg[4] [8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \debounce_counter_reg[4][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\debounce_counter[4][9]_i_1_n_0 ),
        .Q(\debounce_counter_reg[4] [9]));
  FDCE #(
    .INIT(1'b0)) 
    pc_inst_trigger_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_rising_edge_reg_n_0_[2] ),
        .Q(pc_inst_trigger));
  FDCE #(
    .INIT(1'b0)) 
    reg_trigger_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\button_rising_edge_reg_n_0_[3] ),
        .Q(reg_trigger));
  LUT3 #(
    .INIT(8'hB8)) 
    step_pulse_reg_i_1
       (.I0(continuous_pulse),
        .I1(continuous_mode),
        .I2(\button_rising_edge_reg_n_0_[0] ),
        .O(step_pulse_reg_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    step_pulse_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(step_pulse_reg_i_1_n_0),
        .Q(step_pulse));
endmodule

module ByteEnableLogic
   (memory_read,
    memory_write,
    funct3,
    register_file_read_data,
    data_memory_read_data,
    address,
    register_file_write_data,
    data_memory_write_data,
    write_mask);
  input memory_read;
  input memory_write;
  input [2:0]funct3;
  input [31:0]register_file_read_data;
  input [31:0]data_memory_read_data;
  input [1:0]address;
  output [31:0]register_file_write_data;
  output [31:0]data_memory_write_data;
  output [3:0]write_mask;

  wire [1:0]address;
  wire [31:0]data_memory_read_data;
  wire [31:0]data_memory_write_data;
  wire \data_memory_write_data[31]_INST_0_i_1_n_0 ;
  wire [2:0]funct3;
  wire memory_read;
  wire memory_write;
  wire [31:0]register_file_read_data;
  wire [31:0]register_file_write_data;
  wire \register_file_write_data[31]_INST_0_i_1_n_0 ;
  wire [3:0]write_mask;

  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \data_memory_write_data[0]_INST_0 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(register_file_read_data[0]),
        .O(data_memory_write_data[0]));
  LUT5 #(
    .INIT(32'h2A280200)) 
    \data_memory_write_data[10]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[1]),
        .I2(funct3[0]),
        .I3(register_file_read_data[2]),
        .I4(register_file_read_data[10]),
        .O(data_memory_write_data[10]));
  LUT5 #(
    .INIT(32'h2A280200)) 
    \data_memory_write_data[11]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[1]),
        .I2(funct3[0]),
        .I3(register_file_read_data[3]),
        .I4(register_file_read_data[11]),
        .O(data_memory_write_data[11]));
  LUT5 #(
    .INIT(32'h2A280200)) 
    \data_memory_write_data[12]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[1]),
        .I2(funct3[0]),
        .I3(register_file_read_data[4]),
        .I4(register_file_read_data[12]),
        .O(data_memory_write_data[12]));
  LUT5 #(
    .INIT(32'h2A280200)) 
    \data_memory_write_data[13]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[1]),
        .I2(funct3[0]),
        .I3(register_file_read_data[5]),
        .I4(register_file_read_data[13]),
        .O(data_memory_write_data[13]));
  LUT5 #(
    .INIT(32'h2A280200)) 
    \data_memory_write_data[14]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[1]),
        .I2(funct3[0]),
        .I3(register_file_read_data[6]),
        .I4(register_file_read_data[14]),
        .O(data_memory_write_data[14]));
  LUT5 #(
    .INIT(32'h2A280200)) 
    \data_memory_write_data[15]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[1]),
        .I2(funct3[0]),
        .I3(register_file_read_data[7]),
        .I4(register_file_read_data[15]),
        .O(data_memory_write_data[15]));
  LUT5 #(
    .INIT(32'h2200F000)) 
    \data_memory_write_data[16]_INST_0 
       (.I0(register_file_read_data[16]),
        .I1(funct3[0]),
        .I2(register_file_read_data[0]),
        .I3(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I4(funct3[1]),
        .O(data_memory_write_data[16]));
  LUT5 #(
    .INIT(32'h2200F000)) 
    \data_memory_write_data[17]_INST_0 
       (.I0(register_file_read_data[17]),
        .I1(funct3[0]),
        .I2(register_file_read_data[1]),
        .I3(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I4(funct3[1]),
        .O(data_memory_write_data[17]));
  LUT5 #(
    .INIT(32'h2200F000)) 
    \data_memory_write_data[18]_INST_0 
       (.I0(register_file_read_data[18]),
        .I1(funct3[0]),
        .I2(register_file_read_data[2]),
        .I3(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I4(funct3[1]),
        .O(data_memory_write_data[18]));
  LUT5 #(
    .INIT(32'h2200F000)) 
    \data_memory_write_data[19]_INST_0 
       (.I0(register_file_read_data[19]),
        .I1(funct3[0]),
        .I2(register_file_read_data[3]),
        .I3(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I4(funct3[1]),
        .O(data_memory_write_data[19]));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \data_memory_write_data[1]_INST_0 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(register_file_read_data[1]),
        .O(data_memory_write_data[1]));
  LUT5 #(
    .INIT(32'h2200F000)) 
    \data_memory_write_data[20]_INST_0 
       (.I0(register_file_read_data[20]),
        .I1(funct3[0]),
        .I2(register_file_read_data[4]),
        .I3(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I4(funct3[1]),
        .O(data_memory_write_data[20]));
  LUT5 #(
    .INIT(32'h2200F000)) 
    \data_memory_write_data[21]_INST_0 
       (.I0(register_file_read_data[21]),
        .I1(funct3[0]),
        .I2(register_file_read_data[5]),
        .I3(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I4(funct3[1]),
        .O(data_memory_write_data[21]));
  LUT5 #(
    .INIT(32'h2200F000)) 
    \data_memory_write_data[22]_INST_0 
       (.I0(register_file_read_data[22]),
        .I1(funct3[0]),
        .I2(register_file_read_data[6]),
        .I3(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I4(funct3[1]),
        .O(data_memory_write_data[22]));
  LUT5 #(
    .INIT(32'h2200F000)) 
    \data_memory_write_data[23]_INST_0 
       (.I0(register_file_read_data[23]),
        .I1(funct3[0]),
        .I2(register_file_read_data[7]),
        .I3(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I4(funct3[1]),
        .O(data_memory_write_data[23]));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \data_memory_write_data[24]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(register_file_read_data[24]),
        .I4(register_file_read_data[8]),
        .I5(register_file_read_data[0]),
        .O(data_memory_write_data[24]));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \data_memory_write_data[25]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(register_file_read_data[25]),
        .I4(register_file_read_data[9]),
        .I5(register_file_read_data[1]),
        .O(data_memory_write_data[25]));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \data_memory_write_data[26]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(register_file_read_data[26]),
        .I4(register_file_read_data[10]),
        .I5(register_file_read_data[2]),
        .O(data_memory_write_data[26]));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \data_memory_write_data[27]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(register_file_read_data[27]),
        .I4(register_file_read_data[11]),
        .I5(register_file_read_data[3]),
        .O(data_memory_write_data[27]));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \data_memory_write_data[28]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(register_file_read_data[28]),
        .I4(register_file_read_data[12]),
        .I5(register_file_read_data[4]),
        .O(data_memory_write_data[28]));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \data_memory_write_data[29]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(register_file_read_data[29]),
        .I4(register_file_read_data[13]),
        .I5(register_file_read_data[5]),
        .O(data_memory_write_data[29]));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \data_memory_write_data[2]_INST_0 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(register_file_read_data[2]),
        .O(data_memory_write_data[2]));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \data_memory_write_data[30]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(register_file_read_data[30]),
        .I4(register_file_read_data[14]),
        .I5(register_file_read_data[6]),
        .O(data_memory_write_data[30]));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \data_memory_write_data[31]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(register_file_read_data[31]),
        .I4(register_file_read_data[15]),
        .I5(register_file_read_data[7]),
        .O(data_memory_write_data[31]));
  LUT3 #(
    .INIT(8'h04)) 
    \data_memory_write_data[31]_INST_0_i_1 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .O(\data_memory_write_data[31]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \data_memory_write_data[3]_INST_0 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(register_file_read_data[3]),
        .O(data_memory_write_data[3]));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \data_memory_write_data[4]_INST_0 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(register_file_read_data[4]),
        .O(data_memory_write_data[4]));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \data_memory_write_data[5]_INST_0 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(register_file_read_data[5]),
        .O(data_memory_write_data[5]));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \data_memory_write_data[6]_INST_0 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(register_file_read_data[6]),
        .O(data_memory_write_data[6]));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \data_memory_write_data[7]_INST_0 
       (.I0(memory_read),
        .I1(memory_write),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(register_file_read_data[7]),
        .O(data_memory_write_data[7]));
  LUT5 #(
    .INIT(32'h2A280200)) 
    \data_memory_write_data[8]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[1]),
        .I2(funct3[0]),
        .I3(register_file_read_data[0]),
        .I4(register_file_read_data[8]),
        .O(data_memory_write_data[8]));
  LUT5 #(
    .INIT(32'h2A280200)) 
    \data_memory_write_data[9]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[1]),
        .I2(funct3[0]),
        .I3(register_file_read_data[1]),
        .I4(register_file_read_data[9]),
        .O(data_memory_write_data[9]));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \register_file_write_data[0]_INST_0 
       (.I0(memory_read),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .I3(funct3[1]),
        .I4(data_memory_read_data[0]),
        .O(register_file_write_data[0]));
  LUT6 #(
    .INIT(64'h00AA222000000020)) 
    \register_file_write_data[10]_INST_0 
       (.I0(memory_read),
        .I1(funct3[2]),
        .I2(data_memory_read_data[7]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .I5(data_memory_read_data[10]),
        .O(register_file_write_data[10]));
  LUT6 #(
    .INIT(64'h00AA222000000020)) 
    \register_file_write_data[11]_INST_0 
       (.I0(memory_read),
        .I1(funct3[2]),
        .I2(data_memory_read_data[7]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .I5(data_memory_read_data[11]),
        .O(register_file_write_data[11]));
  LUT6 #(
    .INIT(64'h00AA222000000020)) 
    \register_file_write_data[12]_INST_0 
       (.I0(memory_read),
        .I1(funct3[2]),
        .I2(data_memory_read_data[7]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .I5(data_memory_read_data[12]),
        .O(register_file_write_data[12]));
  LUT6 #(
    .INIT(64'h00AA222000000020)) 
    \register_file_write_data[13]_INST_0 
       (.I0(memory_read),
        .I1(funct3[2]),
        .I2(data_memory_read_data[7]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .I5(data_memory_read_data[13]),
        .O(register_file_write_data[13]));
  LUT6 #(
    .INIT(64'h00AA222000000020)) 
    \register_file_write_data[14]_INST_0 
       (.I0(memory_read),
        .I1(funct3[2]),
        .I2(data_memory_read_data[7]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .I5(data_memory_read_data[14]),
        .O(register_file_write_data[14]));
  LUT6 #(
    .INIT(64'h2000200020A22080)) 
    \register_file_write_data[15]_INST_0 
       (.I0(memory_read),
        .I1(funct3[1]),
        .I2(data_memory_read_data[15]),
        .I3(funct3[0]),
        .I4(data_memory_read_data[7]),
        .I5(funct3[2]),
        .O(register_file_write_data[15]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[16]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[16]),
        .O(register_file_write_data[16]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[17]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[17]),
        .O(register_file_write_data[17]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[18]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[18]),
        .O(register_file_write_data[18]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[19]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[19]),
        .O(register_file_write_data[19]));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \register_file_write_data[1]_INST_0 
       (.I0(memory_read),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .I3(funct3[1]),
        .I4(data_memory_read_data[1]),
        .O(register_file_write_data[1]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[20]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[20]),
        .O(register_file_write_data[20]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[21]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[21]),
        .O(register_file_write_data[21]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[22]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[22]),
        .O(register_file_write_data[22]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[23]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[23]),
        .O(register_file_write_data[23]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[24]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[24]),
        .O(register_file_write_data[24]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[25]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[25]),
        .O(register_file_write_data[25]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[26]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[26]),
        .O(register_file_write_data[26]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[27]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[27]),
        .O(register_file_write_data[27]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[28]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[28]),
        .O(register_file_write_data[28]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[29]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[29]),
        .O(register_file_write_data[29]));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \register_file_write_data[2]_INST_0 
       (.I0(memory_read),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .I3(funct3[1]),
        .I4(data_memory_read_data[2]),
        .O(register_file_write_data[2]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[30]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[30]),
        .O(register_file_write_data[30]));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \register_file_write_data[31]_INST_0 
       (.I0(funct3[2]),
        .I1(memory_read),
        .I2(\register_file_write_data[31]_INST_0_i_1_n_0 ),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(data_memory_read_data[31]),
        .O(register_file_write_data[31]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_write_data[31]_INST_0_i_1 
       (.I0(data_memory_read_data[7]),
        .I1(funct3[0]),
        .I2(data_memory_read_data[15]),
        .I3(funct3[1]),
        .O(\register_file_write_data[31]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \register_file_write_data[3]_INST_0 
       (.I0(memory_read),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .I3(funct3[1]),
        .I4(data_memory_read_data[3]),
        .O(register_file_write_data[3]));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \register_file_write_data[4]_INST_0 
       (.I0(memory_read),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .I3(funct3[1]),
        .I4(data_memory_read_data[4]),
        .O(register_file_write_data[4]));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \register_file_write_data[5]_INST_0 
       (.I0(memory_read),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .I3(funct3[1]),
        .I4(data_memory_read_data[5]),
        .O(register_file_write_data[5]));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \register_file_write_data[6]_INST_0 
       (.I0(memory_read),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .I3(funct3[1]),
        .I4(data_memory_read_data[6]),
        .O(register_file_write_data[6]));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \register_file_write_data[7]_INST_0 
       (.I0(memory_read),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .I3(funct3[1]),
        .I4(data_memory_read_data[7]),
        .O(register_file_write_data[7]));
  LUT6 #(
    .INIT(64'h00AA222000000020)) 
    \register_file_write_data[8]_INST_0 
       (.I0(memory_read),
        .I1(funct3[2]),
        .I2(data_memory_read_data[7]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .I5(data_memory_read_data[8]),
        .O(register_file_write_data[8]));
  LUT6 #(
    .INIT(64'h00AA222000000020)) 
    \register_file_write_data[9]_INST_0 
       (.I0(memory_read),
        .I1(funct3[2]),
        .I2(data_memory_read_data[7]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .I5(data_memory_read_data[9]),
        .O(register_file_write_data[9]));
  LUT5 #(
    .INIT(32'h0000002A)) 
    \write_mask[0]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .I3(address[1]),
        .I4(address[0]),
        .O(write_mask[0]));
  LUT5 #(
    .INIT(32'h00020220)) 
    \write_mask[1]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(address[1]),
        .I2(address[0]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .O(write_mask[1]));
  LUT5 #(
    .INIT(32'h00200220)) 
    \write_mask[2]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(address[0]),
        .I2(address[1]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .O(write_mask[2]));
  LUT5 #(
    .INIT(32'h00200280)) 
    \write_mask[3]_INST_0 
       (.I0(\data_memory_write_data[31]_INST_0_i_1_n_0 ),
        .I1(address[0]),
        .I2(address[1]),
        .I3(funct3[1]),
        .I4(funct3[0]),
        .O(write_mask[3]));
endmodule

(* DEFAULT_mcause = "32'b00000000000000000000000000000000" *) (* DEFAULT_mepc = "32'b00000000000000000000000000000000" *) (* DEFAULT_mtvec = "4096" *) 
(* XLEN = "32" *) 
module CSRFile
   (clk,
    clk_enable,
    reset,
    trapped,
    csr_write_enable,
    csr_read_address,
    csr_write_address,
    csr_write_data,
    csr_read_out,
    csr_ready);
  input clk;
  input clk_enable;
  input reset;
  input trapped;
  input csr_write_enable;
  input [11:0]csr_read_address;
  input [11:0]csr_write_address;
  input [31:0]csr_write_data;
  output [31:0]csr_read_out;
  output csr_ready;

  wire clk;
  wire clk_enable;
  wire csr_processing_i_1_n_0;
  wire csr_processing_i_2_n_0;
  wire csr_processing_reg_n_0;
  wire [11:0]csr_read_address;
  wire [31:0]csr_read_data;
  wire [31:0]csr_read_out;
  wire \csr_read_out[0]_i_2_n_0 ;
  wire \csr_read_out[11]_i_2_n_0 ;
  wire \csr_read_out[11]_i_3_n_0 ;
  wire \csr_read_out[12]_i_2_n_0 ;
  wire \csr_read_out[12]_i_3_n_0 ;
  wire \csr_read_out[12]_i_4_n_0 ;
  wire \csr_read_out[14]_i_2_n_0 ;
  wire \csr_read_out[16]_i_2_n_0 ;
  wire \csr_read_out[17]_i_2_n_0 ;
  wire \csr_read_out[18]_i_2_n_0 ;
  wire \csr_read_out[19]_i_2_n_0 ;
  wire \csr_read_out[19]_i_3_n_0 ;
  wire \csr_read_out[1]_i_2_n_0 ;
  wire \csr_read_out[20]_i_2_n_0 ;
  wire \csr_read_out[20]_i_3_n_0 ;
  wire \csr_read_out[20]_i_4_n_0 ;
  wire \csr_read_out[21]_i_2_n_0 ;
  wire \csr_read_out[22]_i_2_n_0 ;
  wire \csr_read_out[25]_i_2_n_0 ;
  wire \csr_read_out[26]_i_2_n_0 ;
  wire \csr_read_out[28]_i_2_n_0 ;
  wire \csr_read_out[29]_i_2_n_0 ;
  wire \csr_read_out[29]_i_3_n_0 ;
  wire \csr_read_out[2]_i_2_n_0 ;
  wire \csr_read_out[30]_i_2_n_0 ;
  wire \csr_read_out[30]_i_3_n_0 ;
  wire \csr_read_out[30]_i_4_n_0 ;
  wire \csr_read_out[30]_i_5_n_0 ;
  wire \csr_read_out[30]_i_6_n_0 ;
  wire \csr_read_out[30]_i_7_n_0 ;
  wire \csr_read_out[31]_i_10_n_0 ;
  wire \csr_read_out[31]_i_11_n_0 ;
  wire \csr_read_out[31]_i_12_n_0 ;
  wire \csr_read_out[31]_i_1_n_0 ;
  wire \csr_read_out[31]_i_3_n_0 ;
  wire \csr_read_out[31]_i_4_n_0 ;
  wire \csr_read_out[31]_i_5_n_0 ;
  wire \csr_read_out[31]_i_6_n_0 ;
  wire \csr_read_out[31]_i_7_n_0 ;
  wire \csr_read_out[31]_i_8_n_0 ;
  wire \csr_read_out[31]_i_9_n_0 ;
  wire \csr_read_out[4]_i_2_n_0 ;
  wire \csr_read_out[5]_i_2_n_0 ;
  wire \csr_read_out[5]_i_3_n_0 ;
  wire \csr_read_out[6]_i_2_n_0 ;
  wire \csr_read_out[6]_i_3_n_0 ;
  wire \csr_read_out[8]_i_2_n_0 ;
  wire \csr_read_out[8]_i_3_n_0 ;
  wire \csr_read_out[9]_i_2_n_0 ;
  wire \csr_read_out[9]_i_3_n_0 ;
  wire csr_ready;
  wire csr_ready_INST_0_i_1_n_0;
  wire csr_ready_INST_0_i_2_n_0;
  wire [11:0]csr_write_address;
  wire [31:0]csr_write_data;
  wire csr_write_enable;
  wire csr_write_enable_buffer;
  wire csr_write_enable_buffer_i_1_n_0;
  wire \mcause[31]_i_1_n_0 ;
  wire \mcause[31]_i_2_n_0 ;
  wire \mcause[31]_i_3_n_0 ;
  wire \mcause_reg_n_0_[0] ;
  wire \mcause_reg_n_0_[10] ;
  wire \mcause_reg_n_0_[11] ;
  wire \mcause_reg_n_0_[12] ;
  wire \mcause_reg_n_0_[13] ;
  wire \mcause_reg_n_0_[14] ;
  wire \mcause_reg_n_0_[15] ;
  wire \mcause_reg_n_0_[16] ;
  wire \mcause_reg_n_0_[17] ;
  wire \mcause_reg_n_0_[18] ;
  wire \mcause_reg_n_0_[19] ;
  wire \mcause_reg_n_0_[1] ;
  wire \mcause_reg_n_0_[20] ;
  wire \mcause_reg_n_0_[21] ;
  wire \mcause_reg_n_0_[22] ;
  wire \mcause_reg_n_0_[23] ;
  wire \mcause_reg_n_0_[24] ;
  wire \mcause_reg_n_0_[25] ;
  wire \mcause_reg_n_0_[26] ;
  wire \mcause_reg_n_0_[27] ;
  wire \mcause_reg_n_0_[28] ;
  wire \mcause_reg_n_0_[29] ;
  wire \mcause_reg_n_0_[2] ;
  wire \mcause_reg_n_0_[30] ;
  wire \mcause_reg_n_0_[31] ;
  wire \mcause_reg_n_0_[3] ;
  wire \mcause_reg_n_0_[4] ;
  wire \mcause_reg_n_0_[5] ;
  wire \mcause_reg_n_0_[6] ;
  wire \mcause_reg_n_0_[7] ;
  wire \mcause_reg_n_0_[8] ;
  wire \mcause_reg_n_0_[9] ;
  wire \mepc[31]_i_1_n_0 ;
  wire \mepc_reg_n_0_[0] ;
  wire \mepc_reg_n_0_[10] ;
  wire \mepc_reg_n_0_[11] ;
  wire \mepc_reg_n_0_[12] ;
  wire \mepc_reg_n_0_[13] ;
  wire \mepc_reg_n_0_[14] ;
  wire \mepc_reg_n_0_[15] ;
  wire \mepc_reg_n_0_[16] ;
  wire \mepc_reg_n_0_[17] ;
  wire \mepc_reg_n_0_[18] ;
  wire \mepc_reg_n_0_[19] ;
  wire \mepc_reg_n_0_[1] ;
  wire \mepc_reg_n_0_[20] ;
  wire \mepc_reg_n_0_[21] ;
  wire \mepc_reg_n_0_[22] ;
  wire \mepc_reg_n_0_[23] ;
  wire \mepc_reg_n_0_[24] ;
  wire \mepc_reg_n_0_[25] ;
  wire \mepc_reg_n_0_[26] ;
  wire \mepc_reg_n_0_[27] ;
  wire \mepc_reg_n_0_[28] ;
  wire \mepc_reg_n_0_[29] ;
  wire \mepc_reg_n_0_[2] ;
  wire \mepc_reg_n_0_[30] ;
  wire \mepc_reg_n_0_[31] ;
  wire \mepc_reg_n_0_[3] ;
  wire \mepc_reg_n_0_[4] ;
  wire \mepc_reg_n_0_[5] ;
  wire \mepc_reg_n_0_[6] ;
  wire \mepc_reg_n_0_[7] ;
  wire \mepc_reg_n_0_[8] ;
  wire \mepc_reg_n_0_[9] ;
  wire \mtvec[31]_i_1_n_0 ;
  wire \mtvec[31]_i_2_n_0 ;
  wire \mtvec[31]_i_3_n_0 ;
  wire \mtvec_reg_n_0_[0] ;
  wire \mtvec_reg_n_0_[10] ;
  wire \mtvec_reg_n_0_[11] ;
  wire \mtvec_reg_n_0_[12] ;
  wire \mtvec_reg_n_0_[13] ;
  wire \mtvec_reg_n_0_[14] ;
  wire \mtvec_reg_n_0_[15] ;
  wire \mtvec_reg_n_0_[16] ;
  wire \mtvec_reg_n_0_[17] ;
  wire \mtvec_reg_n_0_[18] ;
  wire \mtvec_reg_n_0_[19] ;
  wire \mtvec_reg_n_0_[1] ;
  wire \mtvec_reg_n_0_[20] ;
  wire \mtvec_reg_n_0_[21] ;
  wire \mtvec_reg_n_0_[22] ;
  wire \mtvec_reg_n_0_[23] ;
  wire \mtvec_reg_n_0_[24] ;
  wire \mtvec_reg_n_0_[25] ;
  wire \mtvec_reg_n_0_[26] ;
  wire \mtvec_reg_n_0_[27] ;
  wire \mtvec_reg_n_0_[28] ;
  wire \mtvec_reg_n_0_[29] ;
  wire \mtvec_reg_n_0_[2] ;
  wire \mtvec_reg_n_0_[30] ;
  wire \mtvec_reg_n_0_[31] ;
  wire \mtvec_reg_n_0_[3] ;
  wire \mtvec_reg_n_0_[4] ;
  wire \mtvec_reg_n_0_[5] ;
  wire \mtvec_reg_n_0_[6] ;
  wire \mtvec_reg_n_0_[7] ;
  wire \mtvec_reg_n_0_[8] ;
  wire \mtvec_reg_n_0_[9] ;
  wire reset;

  LUT6 #(
    .INIT(64'h55555444AAAAAAAA)) 
    csr_processing_i_1
       (.I0(csr_processing_reg_n_0),
        .I1(\csr_read_out[31]_i_5_n_0 ),
        .I2(\csr_read_out[30]_i_3_n_0 ),
        .I3(csr_processing_i_2_n_0),
        .I4(\csr_read_out[31]_i_3_n_0 ),
        .I5(clk_enable),
        .O(csr_processing_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    csr_processing_i_2
       (.I0(csr_read_address[0]),
        .I1(csr_read_address[1]),
        .O(csr_processing_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_processing_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(csr_processing_i_1_n_0),
        .Q(csr_processing_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[0]_i_1 
       (.I0(\csr_read_out[20]_i_2_n_0 ),
        .I1(\csr_read_out[31]_i_8_n_0 ),
        .I2(\mcause_reg_n_0_[0] ),
        .I3(\mepc_reg_n_0_[0] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[0]_i_2_n_0 ),
        .O(csr_read_data[0]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[0]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[0] ),
        .O(\csr_read_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[10]_i_1 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[10] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[10] ),
        .I4(\mcause_reg_n_0_[10] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[11]_i_1 
       (.I0(\csr_read_out[11]_i_2_n_0 ),
        .I1(\mcause_reg_n_0_[11] ),
        .I2(\csr_read_out[31]_i_8_n_0 ),
        .I3(\mepc_reg_n_0_[11] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[11]_i_3_n_0 ),
        .O(csr_read_data[11]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \csr_read_out[11]_i_2 
       (.I0(\csr_read_out[31]_i_10_n_0 ),
        .I1(csr_read_address[4]),
        .I2(csr_read_address[11]),
        .I3(csr_read_address[10]),
        .I4(csr_read_address[6]),
        .I5(csr_read_address[0]),
        .O(\csr_read_out[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h008F008000800080)) 
    \csr_read_out[11]_i_3 
       (.I0(\mtvec_reg_n_0_[11] ),
        .I1(\csr_read_out[31]_i_12_n_0 ),
        .I2(csr_read_address[2]),
        .I3(csr_ready_INST_0_i_2_n_0),
        .I4(\csr_read_out[31]_i_11_n_0 ),
        .I5(\csr_read_out[12]_i_4_n_0 ),
        .O(\csr_read_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[12]_i_1 
       (.I0(\csr_read_out[12]_i_2_n_0 ),
        .I1(\mcause_reg_n_0_[12] ),
        .I2(\csr_read_out[31]_i_8_n_0 ),
        .I3(\mepc_reg_n_0_[12] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[12]_i_3_n_0 ),
        .O(csr_read_data[12]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \csr_read_out[12]_i_2 
       (.I0(csr_ready_INST_0_i_2_n_0),
        .I1(csr_read_address[2]),
        .I2(\csr_read_out[31]_i_9_n_0 ),
        .I3(csr_read_address[0]),
        .I4(csr_read_address[1]),
        .O(\csr_read_out[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h008F008000800080)) 
    \csr_read_out[12]_i_3 
       (.I0(\mtvec_reg_n_0_[12] ),
        .I1(\csr_read_out[31]_i_12_n_0 ),
        .I2(csr_read_address[2]),
        .I3(csr_ready_INST_0_i_2_n_0),
        .I4(\csr_read_out[31]_i_11_n_0 ),
        .I5(\csr_read_out[12]_i_4_n_0 ),
        .O(\csr_read_out[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \csr_read_out[12]_i_4 
       (.I0(csr_read_address[1]),
        .I1(csr_read_address[0]),
        .I2(csr_read_address[6]),
        .O(\csr_read_out[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[13]_i_1 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[13] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[13] ),
        .I4(\mcause_reg_n_0_[13] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr_read_out[14]_i_1 
       (.I0(\csr_read_out[31]_i_8_n_0 ),
        .I1(\mcause_reg_n_0_[14] ),
        .I2(\mepc_reg_n_0_[14] ),
        .I3(\csr_read_out[31]_i_7_n_0 ),
        .I4(\csr_read_out[14]_i_2_n_0 ),
        .I5(\csr_read_out[31]_i_3_n_0 ),
        .O(csr_read_data[14]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[14]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[14] ),
        .O(\csr_read_out[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[15]_i_1 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[15] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[15] ),
        .I4(\mcause_reg_n_0_[15] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[15]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \csr_read_out[16]_i_1 
       (.I0(\csr_read_out[16]_i_2_n_0 ),
        .I1(\csr_read_out[19]_i_3_n_0 ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[16] ),
        .I4(\mcause_reg_n_0_[16] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[16]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[16]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[16] ),
        .O(\csr_read_out[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr_read_out[17]_i_1 
       (.I0(\csr_read_out[31]_i_8_n_0 ),
        .I1(\mcause_reg_n_0_[17] ),
        .I2(\mepc_reg_n_0_[17] ),
        .I3(\csr_read_out[31]_i_7_n_0 ),
        .I4(\csr_read_out[17]_i_2_n_0 ),
        .I5(\csr_read_out[31]_i_3_n_0 ),
        .O(csr_read_data[17]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[17]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[17] ),
        .O(\csr_read_out[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[18]_i_1 
       (.I0(\csr_read_out[20]_i_2_n_0 ),
        .I1(\csr_read_out[31]_i_8_n_0 ),
        .I2(\mcause_reg_n_0_[18] ),
        .I3(\mepc_reg_n_0_[18] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[18]_i_2_n_0 ),
        .O(csr_read_data[18]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[18]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[18] ),
        .O(\csr_read_out[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \csr_read_out[19]_i_1 
       (.I0(\csr_read_out[19]_i_2_n_0 ),
        .I1(\csr_read_out[19]_i_3_n_0 ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[19] ),
        .I4(\mcause_reg_n_0_[19] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[19]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[19]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[19] ),
        .O(\csr_read_out[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \csr_read_out[19]_i_3 
       (.I0(csr_read_address[0]),
        .I1(csr_read_address[1]),
        .I2(\csr_read_out[31]_i_9_n_0 ),
        .I3(csr_ready_INST_0_i_2_n_0),
        .I4(csr_read_address[2]),
        .O(\csr_read_out[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \csr_read_out[1]_i_1 
       (.I0(\csr_read_out[1]_i_2_n_0 ),
        .I1(\csr_read_out[6]_i_3_n_0 ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[1] ),
        .I4(\mcause_reg_n_0_[1] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[1]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[1]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[1] ),
        .O(\csr_read_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[20]_i_1 
       (.I0(\csr_read_out[20]_i_2_n_0 ),
        .I1(\csr_read_out[31]_i_8_n_0 ),
        .I2(\mcause_reg_n_0_[20] ),
        .I3(\mepc_reg_n_0_[20] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[20]_i_3_n_0 ),
        .O(csr_read_data[20]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \csr_read_out[20]_i_2 
       (.I0(\csr_read_out[31]_i_10_n_0 ),
        .I1(csr_read_address[4]),
        .I2(csr_read_address[11]),
        .I3(csr_read_address[10]),
        .I4(csr_read_address[6]),
        .I5(\csr_read_out[20]_i_4_n_0 ),
        .O(\csr_read_out[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[20]_i_3 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[20] ),
        .O(\csr_read_out[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr_read_out[20]_i_4 
       (.I0(csr_read_address[0]),
        .I1(csr_read_address[1]),
        .O(\csr_read_out[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[21]_i_1 
       (.I0(\csr_read_out[29]_i_2_n_0 ),
        .I1(\csr_read_out[31]_i_8_n_0 ),
        .I2(\mcause_reg_n_0_[21] ),
        .I3(\mepc_reg_n_0_[21] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[21]_i_2_n_0 ),
        .O(csr_read_data[21]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[21]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[21] ),
        .O(\csr_read_out[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr_read_out[22]_i_1 
       (.I0(\csr_read_out[31]_i_8_n_0 ),
        .I1(\mcause_reg_n_0_[22] ),
        .I2(\mepc_reg_n_0_[22] ),
        .I3(\csr_read_out[31]_i_7_n_0 ),
        .I4(\csr_read_out[22]_i_2_n_0 ),
        .I5(\csr_read_out[30]_i_5_n_0 ),
        .O(csr_read_data[22]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[22]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[22] ),
        .O(\csr_read_out[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[23]_i_1 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[23] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[23] ),
        .I4(\mcause_reg_n_0_[23] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[24]_i_1 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[24] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[24] ),
        .I4(\mcause_reg_n_0_[24] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr_read_out[25]_i_1 
       (.I0(\csr_read_out[31]_i_8_n_0 ),
        .I1(\mcause_reg_n_0_[25] ),
        .I2(\mepc_reg_n_0_[25] ),
        .I3(\csr_read_out[31]_i_7_n_0 ),
        .I4(\csr_read_out[25]_i_2_n_0 ),
        .I5(\csr_read_out[30]_i_5_n_0 ),
        .O(csr_read_data[25]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[25]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[25] ),
        .O(\csr_read_out[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[26]_i_1 
       (.I0(\csr_read_out[29]_i_2_n_0 ),
        .I1(\csr_read_out[31]_i_8_n_0 ),
        .I2(\mcause_reg_n_0_[26] ),
        .I3(\mepc_reg_n_0_[26] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[26]_i_2_n_0 ),
        .O(csr_read_data[26]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[26]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[26] ),
        .O(\csr_read_out[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[27]_i_1 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[27] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[27] ),
        .I4(\mcause_reg_n_0_[27] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr_read_out[28]_i_1 
       (.I0(\csr_read_out[31]_i_8_n_0 ),
        .I1(\mcause_reg_n_0_[28] ),
        .I2(\mepc_reg_n_0_[28] ),
        .I3(\csr_read_out[31]_i_7_n_0 ),
        .I4(\csr_read_out[28]_i_2_n_0 ),
        .I5(\csr_read_out[31]_i_3_n_0 ),
        .O(csr_read_data[28]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[28]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[28] ),
        .O(\csr_read_out[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[29]_i_1 
       (.I0(\csr_read_out[29]_i_2_n_0 ),
        .I1(\csr_read_out[31]_i_8_n_0 ),
        .I2(\mcause_reg_n_0_[29] ),
        .I3(\mepc_reg_n_0_[29] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[29]_i_3_n_0 ),
        .O(csr_read_data[29]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \csr_read_out[29]_i_2 
       (.I0(\csr_read_out[31]_i_10_n_0 ),
        .I1(csr_read_address[4]),
        .I2(csr_read_address[11]),
        .I3(csr_read_address[10]),
        .I4(csr_read_address[6]),
        .I5(csr_read_address[1]),
        .O(\csr_read_out[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[29]_i_3 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[29] ),
        .O(\csr_read_out[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[2]_i_1 
       (.I0(\csr_read_out[12]_i_2_n_0 ),
        .I1(\csr_read_out[31]_i_8_n_0 ),
        .I2(\mcause_reg_n_0_[2] ),
        .I3(\mepc_reg_n_0_[2] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[2]_i_2_n_0 ),
        .O(csr_read_data[2]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[2]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[2] ),
        .O(\csr_read_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \csr_read_out[30]_i_1 
       (.I0(\csr_read_out[30]_i_2_n_0 ),
        .I1(\csr_read_out[30]_i_3_n_0 ),
        .I2(\csr_read_out[30]_i_4_n_0 ),
        .I3(\csr_read_out[30]_i_5_n_0 ),
        .I4(\mcause_reg_n_0_[30] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[30]));
  LUT6 #(
    .INIT(64'h00000000FF404040)) 
    \csr_read_out[30]_i_2 
       (.I0(csr_read_address[2]),
        .I1(\csr_read_out[31]_i_11_n_0 ),
        .I2(\csr_read_out[30]_i_6_n_0 ),
        .I3(\csr_read_out[31]_i_12_n_0 ),
        .I4(\mtvec_reg_n_0_[30] ),
        .I5(csr_ready_INST_0_i_2_n_0),
        .O(\csr_read_out[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \csr_read_out[30]_i_3 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(csr_read_address[10]),
        .I3(csr_read_address[4]),
        .I4(csr_read_address[11]),
        .O(\csr_read_out[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \csr_read_out[30]_i_4 
       (.I0(csr_read_address[1]),
        .I1(csr_read_address[0]),
        .I2(csr_read_address[6]),
        .O(\csr_read_out[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000010400000000)) 
    \csr_read_out[30]_i_5 
       (.I0(csr_ready_INST_0_i_2_n_0),
        .I1(csr_read_address[2]),
        .I2(csr_read_address[6]),
        .I3(csr_read_address[0]),
        .I4(csr_read_address[1]),
        .I5(\csr_read_out[30]_i_7_n_0 ),
        .O(\csr_read_out[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \csr_read_out[30]_i_6 
       (.I0(csr_read_address[1]),
        .I1(csr_read_address[0]),
        .I2(\mepc_reg_n_0_[30] ),
        .O(\csr_read_out[30]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \csr_read_out[30]_i_7 
       (.I0(csr_read_address[10]),
        .I1(csr_read_address[11]),
        .I2(csr_read_address[4]),
        .O(\csr_read_out[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \csr_read_out[31]_i_1 
       (.I0(\csr_read_out[31]_i_3_n_0 ),
        .I1(\csr_read_out[31]_i_4_n_0 ),
        .I2(\csr_read_out[31]_i_5_n_0 ),
        .I3(csr_processing_reg_n_0),
        .I4(clk_enable),
        .I5(csr_write_enable),
        .O(\csr_read_out[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \csr_read_out[31]_i_10 
       (.I0(csr_read_address[5]),
        .I1(csr_read_address[7]),
        .I2(csr_read_address[9]),
        .I3(csr_read_address[8]),
        .I4(csr_read_address[3]),
        .I5(csr_read_address[2]),
        .O(\csr_read_out[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \csr_read_out[31]_i_11 
       (.I0(csr_read_address[11]),
        .I1(csr_read_address[4]),
        .I2(csr_read_address[10]),
        .O(\csr_read_out[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \csr_read_out[31]_i_12 
       (.I0(csr_read_address[6]),
        .I1(csr_read_address[0]),
        .I2(csr_read_address[1]),
        .I3(csr_read_address[10]),
        .I4(csr_read_address[4]),
        .I5(csr_read_address[11]),
        .O(\csr_read_out[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[31]_i_2 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[31] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[31] ),
        .I4(\mcause_reg_n_0_[31] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[31]));
  LUT5 #(
    .INIT(32'h000002A8)) 
    \csr_read_out[31]_i_3 
       (.I0(\csr_read_out[31]_i_9_n_0 ),
        .I1(csr_read_address[1]),
        .I2(csr_read_address[0]),
        .I3(csr_read_address[2]),
        .I4(csr_ready_INST_0_i_2_n_0),
        .O(\csr_read_out[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \csr_read_out[31]_i_4 
       (.I0(csr_read_address[11]),
        .I1(csr_read_address[4]),
        .I2(csr_read_address[10]),
        .I3(\csr_read_out[31]_i_10_n_0 ),
        .I4(csr_read_address[1]),
        .I5(csr_read_address[0]),
        .O(\csr_read_out[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000002202000002)) 
    \csr_read_out[31]_i_5 
       (.I0(\csr_read_out[31]_i_11_n_0 ),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(csr_read_address[2]),
        .I3(csr_read_address[6]),
        .I4(csr_read_address[1]),
        .I5(csr_read_address[0]),
        .O(\csr_read_out[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \csr_read_out[31]_i_6 
       (.I0(\csr_read_out[31]_i_12_n_0 ),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(csr_read_address[2]),
        .O(\csr_read_out[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \csr_read_out[31]_i_7 
       (.I0(csr_read_address[6]),
        .I1(\csr_read_out[31]_i_10_n_0 ),
        .I2(csr_read_address[10]),
        .I3(csr_read_address[4]),
        .I4(csr_read_address[11]),
        .I5(csr_processing_i_2_n_0),
        .O(\csr_read_out[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \csr_read_out[31]_i_8 
       (.I0(csr_read_address[0]),
        .I1(csr_read_address[1]),
        .I2(csr_read_address[6]),
        .I3(csr_read_address[2]),
        .I4(csr_ready_INST_0_i_2_n_0),
        .I5(\csr_read_out[31]_i_11_n_0 ),
        .O(\csr_read_out[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \csr_read_out[31]_i_9 
       (.I0(csr_read_address[4]),
        .I1(csr_read_address[11]),
        .I2(csr_read_address[10]),
        .I3(csr_read_address[6]),
        .O(\csr_read_out[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[3]_i_1 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[3] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[3] ),
        .I4(\mcause_reg_n_0_[3] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr_read_out[4]_i_1 
       (.I0(\csr_read_out[31]_i_8_n_0 ),
        .I1(\mcause_reg_n_0_[4] ),
        .I2(\mepc_reg_n_0_[4] ),
        .I3(\csr_read_out[31]_i_7_n_0 ),
        .I4(\csr_read_out[4]_i_2_n_0 ),
        .I5(\csr_read_out[5]_i_3_n_0 ),
        .O(csr_read_data[4]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[4]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[4] ),
        .O(\csr_read_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr_read_out[5]_i_1 
       (.I0(\csr_read_out[31]_i_8_n_0 ),
        .I1(\mcause_reg_n_0_[5] ),
        .I2(\mepc_reg_n_0_[5] ),
        .I3(\csr_read_out[31]_i_7_n_0 ),
        .I4(\csr_read_out[5]_i_2_n_0 ),
        .I5(\csr_read_out[5]_i_3_n_0 ),
        .O(csr_read_data[5]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[5]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[5] ),
        .O(\csr_read_out[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000010C0)) 
    \csr_read_out[5]_i_3 
       (.I0(csr_read_address[0]),
        .I1(csr_read_address[1]),
        .I2(\csr_read_out[31]_i_9_n_0 ),
        .I3(csr_read_address[2]),
        .I4(csr_ready_INST_0_i_2_n_0),
        .O(\csr_read_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \csr_read_out[6]_i_1 
       (.I0(\csr_read_out[6]_i_2_n_0 ),
        .I1(\csr_read_out[6]_i_3_n_0 ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[6] ),
        .I4(\mcause_reg_n_0_[6] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[6]));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[6]_i_2 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[6] ),
        .O(\csr_read_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \csr_read_out[6]_i_3 
       (.I0(csr_read_address[10]),
        .I1(csr_read_address[11]),
        .I2(csr_read_address[4]),
        .I3(csr_processing_i_2_n_0),
        .I4(csr_read_address[6]),
        .I5(\csr_read_out[31]_i_10_n_0 ),
        .O(\csr_read_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_read_out[7]_i_1 
       (.I0(\csr_read_out[31]_i_6_n_0 ),
        .I1(\mtvec_reg_n_0_[7] ),
        .I2(\csr_read_out[31]_i_7_n_0 ),
        .I3(\mepc_reg_n_0_[7] ),
        .I4(\mcause_reg_n_0_[7] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[7]));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \csr_read_out[8]_i_1 
       (.I0(\csr_read_out[8]_i_2_n_0 ),
        .I1(\csr_read_out[30]_i_3_n_0 ),
        .I2(\csr_read_out[30]_i_4_n_0 ),
        .I3(\csr_read_out[31]_i_3_n_0 ),
        .I4(\mcause_reg_n_0_[8] ),
        .I5(\csr_read_out[31]_i_8_n_0 ),
        .O(csr_read_data[8]));
  LUT6 #(
    .INIT(64'h00000000FF404040)) 
    \csr_read_out[8]_i_2 
       (.I0(csr_read_address[2]),
        .I1(\csr_read_out[31]_i_11_n_0 ),
        .I2(\csr_read_out[8]_i_3_n_0 ),
        .I3(\csr_read_out[31]_i_12_n_0 ),
        .I4(\mtvec_reg_n_0_[8] ),
        .I5(csr_ready_INST_0_i_2_n_0),
        .O(\csr_read_out[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \csr_read_out[8]_i_3 
       (.I0(csr_read_address[1]),
        .I1(csr_read_address[0]),
        .I2(\mepc_reg_n_0_[8] ),
        .O(\csr_read_out[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \csr_read_out[9]_i_1 
       (.I0(\csr_read_out[9]_i_2_n_0 ),
        .I1(\csr_read_out[31]_i_8_n_0 ),
        .I2(\mcause_reg_n_0_[9] ),
        .I3(\mepc_reg_n_0_[9] ),
        .I4(\csr_read_out[31]_i_7_n_0 ),
        .I5(\csr_read_out[9]_i_3_n_0 ),
        .O(csr_read_data[9]));
  LUT6 #(
    .INIT(64'h0000000000020028)) 
    \csr_read_out[9]_i_2 
       (.I0(\csr_read_out[30]_i_7_n_0 ),
        .I1(csr_read_address[1]),
        .I2(csr_read_address[0]),
        .I3(csr_read_address[6]),
        .I4(csr_read_address[2]),
        .I5(csr_ready_INST_0_i_2_n_0),
        .O(\csr_read_out[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \csr_read_out[9]_i_3 
       (.I0(csr_read_address[2]),
        .I1(csr_ready_INST_0_i_2_n_0),
        .I2(\csr_read_out[31]_i_12_n_0 ),
        .I3(\mtvec_reg_n_0_[9] ),
        .O(\csr_read_out[9]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[0] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[0]),
        .Q(csr_read_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[10] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[10]),
        .Q(csr_read_out[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[11] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[11]),
        .Q(csr_read_out[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[12] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[12]),
        .Q(csr_read_out[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[13] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[13]),
        .Q(csr_read_out[13]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[14] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[14]),
        .Q(csr_read_out[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[15] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[15]),
        .Q(csr_read_out[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[16] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[16]),
        .Q(csr_read_out[16]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[17] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[17]),
        .Q(csr_read_out[17]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[18] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[18]),
        .Q(csr_read_out[18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[19] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[19]),
        .Q(csr_read_out[19]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[1] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[1]),
        .Q(csr_read_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[20] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[20]),
        .Q(csr_read_out[20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[21] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[21]),
        .Q(csr_read_out[21]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[22] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[22]),
        .Q(csr_read_out[22]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[23] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[23]),
        .Q(csr_read_out[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[24] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[24]),
        .Q(csr_read_out[24]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[25] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[25]),
        .Q(csr_read_out[25]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[26] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[26]),
        .Q(csr_read_out[26]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[27] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[27]),
        .Q(csr_read_out[27]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[28] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[28]),
        .Q(csr_read_out[28]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[29] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[29]),
        .Q(csr_read_out[29]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[2] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[2]),
        .Q(csr_read_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[30] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[30]),
        .Q(csr_read_out[30]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[31] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[31]),
        .Q(csr_read_out[31]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[3] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[3]),
        .Q(csr_read_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[4] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[4]),
        .Q(csr_read_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[5] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[5]),
        .Q(csr_read_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[6] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[6]),
        .Q(csr_read_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[7] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[7]),
        .Q(csr_read_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[8] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[8]),
        .Q(csr_read_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_read_out_reg[9] 
       (.C(clk),
        .CE(\csr_read_out[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_read_data[9]),
        .Q(csr_read_out[9]));
  LUT6 #(
    .INIT(64'hFFFEFFFBFEBAEFBE)) 
    csr_ready_INST_0
       (.I0(csr_ready_INST_0_i_1_n_0),
        .I1(csr_read_address[10]),
        .I2(csr_read_address[1]),
        .I3(csr_read_address[6]),
        .I4(csr_read_address[0]),
        .I5(csr_read_address[2]),
        .O(csr_ready));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFE)) 
    csr_ready_INST_0_i_1
       (.I0(reset),
        .I1(csr_processing_reg_n_0),
        .I2(csr_ready_INST_0_i_2_n_0),
        .I3(csr_read_address[11]),
        .I4(csr_read_address[4]),
        .I5(csr_read_address[10]),
        .O(csr_ready_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    csr_ready_INST_0_i_2
       (.I0(csr_read_address[3]),
        .I1(csr_read_address[8]),
        .I2(csr_read_address[9]),
        .I3(csr_read_address[7]),
        .I4(csr_read_address[5]),
        .O(csr_ready_INST_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    csr_write_enable_buffer_i_1
       (.I0(csr_write_enable),
        .I1(clk_enable),
        .I2(csr_write_enable_buffer),
        .O(csr_write_enable_buffer_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_write_enable_buffer_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(csr_write_enable_buffer_i_1_n_0),
        .Q(csr_write_enable_buffer));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mcause[31]_i_1 
       (.I0(\mcause[31]_i_2_n_0 ),
        .I1(clk_enable),
        .I2(csr_write_enable),
        .I3(csr_write_address[0]),
        .I4(\mcause[31]_i_3_n_0 ),
        .O(\mcause[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \mcause[31]_i_2 
       (.I0(csr_write_address[9]),
        .I1(csr_write_address[10]),
        .I2(csr_write_address[8]),
        .I3(csr_write_address[7]),
        .I4(csr_write_enable_buffer),
        .I5(csr_write_address[11]),
        .O(\mcause[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \mcause[31]_i_3 
       (.I0(csr_write_address[3]),
        .I1(csr_write_address[4]),
        .I2(csr_write_address[1]),
        .I3(csr_write_address[2]),
        .I4(csr_write_address[5]),
        .I5(csr_write_address[6]),
        .O(\mcause[31]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[0] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[0]),
        .Q(\mcause_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[10] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[10]),
        .Q(\mcause_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[11] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[11]),
        .Q(\mcause_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[12] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[12]),
        .Q(\mcause_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[13] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[13]),
        .Q(\mcause_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[14] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[14]),
        .Q(\mcause_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[15] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[15]),
        .Q(\mcause_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[16] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[16]),
        .Q(\mcause_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[17] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[17]),
        .Q(\mcause_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[18] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[18]),
        .Q(\mcause_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[19] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[19]),
        .Q(\mcause_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[1] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[1]),
        .Q(\mcause_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[20] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[20]),
        .Q(\mcause_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[21] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[21]),
        .Q(\mcause_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[22] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[22]),
        .Q(\mcause_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[23] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[23]),
        .Q(\mcause_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[24] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[24]),
        .Q(\mcause_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[25] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[25]),
        .Q(\mcause_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[26] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[26]),
        .Q(\mcause_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[27] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[27]),
        .Q(\mcause_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[28] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[28]),
        .Q(\mcause_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[29] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[29]),
        .Q(\mcause_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[2] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[2]),
        .Q(\mcause_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[30] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[30]),
        .Q(\mcause_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[31] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[31]),
        .Q(\mcause_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[3] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[3]),
        .Q(\mcause_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[4] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[4]),
        .Q(\mcause_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[5] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[5]),
        .Q(\mcause_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[6] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[6]),
        .Q(\mcause_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[7] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[7]),
        .Q(\mcause_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[8] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[8]),
        .Q(\mcause_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[9] 
       (.C(clk),
        .CE(\mcause[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[9]),
        .Q(\mcause_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \mepc[31]_i_1 
       (.I0(\mtvec[31]_i_2_n_0 ),
        .I1(csr_write_address[6]),
        .I2(csr_write_address[5]),
        .I3(csr_write_address[2]),
        .I4(csr_write_address[1]),
        .I5(\mtvec[31]_i_3_n_0 ),
        .O(\mepc[31]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[0] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[0]),
        .Q(\mepc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[10] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[10]),
        .Q(\mepc_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[11] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[11]),
        .Q(\mepc_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[12] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[12]),
        .Q(\mepc_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[13] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[13]),
        .Q(\mepc_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[14] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[14]),
        .Q(\mepc_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[15] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[15]),
        .Q(\mepc_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[16] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[16]),
        .Q(\mepc_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[17] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[17]),
        .Q(\mepc_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[18] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[18]),
        .Q(\mepc_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[19] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[19]),
        .Q(\mepc_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[1] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[1]),
        .Q(\mepc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[20] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[20]),
        .Q(\mepc_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[21] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[21]),
        .Q(\mepc_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[22] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[22]),
        .Q(\mepc_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[23] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[23]),
        .Q(\mepc_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[24] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[24]),
        .Q(\mepc_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[25] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[25]),
        .Q(\mepc_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[26] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[26]),
        .Q(\mepc_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[27] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[27]),
        .Q(\mepc_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[28] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[28]),
        .Q(\mepc_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[29] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[29]),
        .Q(\mepc_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[2] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[2]),
        .Q(\mepc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[30] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[30]),
        .Q(\mepc_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[31] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[31]),
        .Q(\mepc_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[3] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[3]),
        .Q(\mepc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[4] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[4]),
        .Q(\mepc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[5] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[5]),
        .Q(\mepc_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[6] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[6]),
        .Q(\mepc_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[7] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[7]),
        .Q(\mepc_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[8] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[8]),
        .Q(\mepc_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[9] 
       (.C(clk),
        .CE(\mepc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[9]),
        .Q(\mepc_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \mtvec[31]_i_1 
       (.I0(\mtvec[31]_i_2_n_0 ),
        .I1(csr_write_address[5]),
        .I2(csr_write_address[6]),
        .I3(csr_write_address[1]),
        .I4(csr_write_address[2]),
        .I5(\mtvec[31]_i_3_n_0 ),
        .O(\mtvec[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mtvec[31]_i_2 
       (.I0(csr_write_address[0]),
        .I1(csr_write_enable),
        .I2(clk_enable),
        .I3(\mcause[31]_i_2_n_0 ),
        .O(\mtvec[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mtvec[31]_i_3 
       (.I0(csr_write_address[3]),
        .I1(csr_write_address[4]),
        .O(\mtvec[31]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[0] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[0]),
        .Q(\mtvec_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[10] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[10]),
        .Q(\mtvec_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[11] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[11]),
        .Q(\mtvec_reg_n_0_[11] ));
  FDPE #(
    .INIT(1'b1)) 
    \mtvec_reg[12] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .D(csr_write_data[12]),
        .PRE(reset),
        .Q(\mtvec_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[13] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[13]),
        .Q(\mtvec_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[14] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[14]),
        .Q(\mtvec_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[15] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[15]),
        .Q(\mtvec_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[16] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[16]),
        .Q(\mtvec_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[17] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[17]),
        .Q(\mtvec_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[18] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[18]),
        .Q(\mtvec_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[19] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[19]),
        .Q(\mtvec_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[1] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[1]),
        .Q(\mtvec_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[20] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[20]),
        .Q(\mtvec_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[21] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[21]),
        .Q(\mtvec_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[22] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[22]),
        .Q(\mtvec_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[23] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[23]),
        .Q(\mtvec_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[24] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[24]),
        .Q(\mtvec_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[25] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[25]),
        .Q(\mtvec_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[26] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[26]),
        .Q(\mtvec_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[27] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[27]),
        .Q(\mtvec_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[28] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[28]),
        .Q(\mtvec_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[29] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[29]),
        .Q(\mtvec_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[2] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[2]),
        .Q(\mtvec_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[30] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[30]),
        .Q(\mtvec_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[31] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[31]),
        .Q(\mtvec_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[3] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[3]),
        .Q(\mtvec_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[4] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[4]),
        .Q(\mtvec_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[5] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[5]),
        .Q(\mtvec_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[6] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[6]),
        .Q(\mtvec_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[7] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[7]),
        .Q(\mtvec_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[8] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[8]),
        .Q(\mtvec_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[9] 
       (.C(clk),
        .CE(\mtvec[31]_i_1_n_0 ),
        .CLR(reset),
        .D(csr_write_data[9]),
        .Q(\mtvec_reg_n_0_[9] ));
endmodule

module ControlUnit
   (write_done,
    trap_done,
    csr_ready,
    opcode,
    funct3,
    jump,
    branch,
    alu_src_A_select,
    alu_src_B_select,
    csr_write_enable,
    register_file_write,
    register_file_write_data_select,
    memory_read,
    memory_write,
    pc_stall);
  input write_done;
  input trap_done;
  input csr_ready;
  input [6:0]opcode;
  input [2:0]funct3;
  output jump;
  output branch;
  output [1:0]alu_src_A_select;
  output [2:0]alu_src_B_select;
  output csr_write_enable;
  output register_file_write;
  output [2:0]register_file_write_data_select;
  output memory_read;
  output memory_write;
  output pc_stall;

  wire [1:0]alu_src_A_select;
  wire \alu_src_A_select[0]_INST_0_i_1_n_0 ;
  wire [2:0]alu_src_B_select;
  wire \alu_src_B_select[0]_INST_0_i_1_n_0 ;
  wire \alu_src_B_select[1]_INST_0_i_1_n_0 ;
  wire \alu_src_B_select[1]_INST_0_i_2_n_0 ;
  wire \alu_src_B_select[2]_INST_0_i_1_n_0 ;
  wire branch;
  wire csr_ready;
  wire csr_write_enable;
  wire [2:0]funct3;
  wire jump;
  wire memory_read;
  wire memory_write;
  wire [6:0]opcode;
  wire pc_stall;
  wire register_file_write;
  wire [2:0]register_file_write_data_select;
  wire trap_done;

  LUT6 #(
    .INIT(64'h00000000227F0055)) 
    \alu_src_A_select[0]_INST_0 
       (.I0(opcode[6]),
        .I1(opcode[4]),
        .I2(\alu_src_A_select[0]_INST_0_i_1_n_0 ),
        .I3(opcode[2]),
        .I4(opcode[5]),
        .I5(opcode[3]),
        .O(alu_src_A_select[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \alu_src_A_select[0]_INST_0_i_1 
       (.I0(funct3[1]),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .O(\alu_src_A_select[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0088000011008000)) 
    \alu_src_A_select[1]_INST_0 
       (.I0(opcode[5]),
        .I1(opcode[6]),
        .I2(funct3[2]),
        .I3(opcode[4]),
        .I4(opcode[2]),
        .I5(opcode[3]),
        .O(alu_src_A_select[1]));
  LUT6 #(
    .INIT(64'h0000000000E60000)) 
    \alu_src_B_select[0]_INST_0 
       (.I0(opcode[4]),
        .I1(opcode[6]),
        .I2(\alu_src_B_select[0]_INST_0_i_1_n_0 ),
        .I3(opcode[3]),
        .I4(opcode[5]),
        .I5(opcode[2]),
        .O(alu_src_B_select[0]));
  LUT3 #(
    .INIT(8'hF2)) 
    \alu_src_B_select[0]_INST_0_i_1 
       (.I0(funct3[2]),
        .I1(funct3[0]),
        .I2(funct3[1]),
        .O(\alu_src_B_select[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8080808F)) 
    \alu_src_B_select[1]_INST_0 
       (.I0(opcode[5]),
        .I1(\alu_src_B_select[1]_INST_0_i_1_n_0 ),
        .I2(opcode[6]),
        .I3(opcode[3]),
        .I4(\alu_src_B_select[1]_INST_0_i_2_n_0 ),
        .O(alu_src_B_select[1]));
  LUT6 #(
    .INIT(64'h11110010AAAAAAAA)) 
    \alu_src_B_select[1]_INST_0_i_1 
       (.I0(opcode[2]),
        .I1(opcode[3]),
        .I2(funct3[2]),
        .I3(funct3[0]),
        .I4(funct3[1]),
        .I5(opcode[4]),
        .O(\alu_src_B_select[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACBCACACAC)) 
    \alu_src_B_select[1]_INST_0_i_2 
       (.I0(opcode[5]),
        .I1(opcode[2]),
        .I2(opcode[4]),
        .I3(funct3[0]),
        .I4(funct3[2]),
        .I5(funct3[1]),
        .O(\alu_src_B_select[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \alu_src_B_select[2]_INST_0 
       (.I0(opcode[5]),
        .I1(opcode[2]),
        .I2(opcode[6]),
        .I3(opcode[3]),
        .I4(opcode[4]),
        .I5(\alu_src_B_select[2]_INST_0_i_1_n_0 ),
        .O(alu_src_B_select[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \alu_src_B_select[2]_INST_0_i_1 
       (.I0(funct3[1]),
        .I1(funct3[0]),
        .I2(funct3[2]),
        .O(\alu_src_B_select[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    branch_INST_0
       (.I0(opcode[2]),
        .I1(opcode[4]),
        .I2(opcode[3]),
        .I3(opcode[6]),
        .I4(opcode[5]),
        .O(branch));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    csr_write_enable_INST_0
       (.I0(opcode[6]),
        .I1(opcode[4]),
        .I2(opcode[3]),
        .I3(opcode[2]),
        .I4(opcode[5]),
        .I5(\alu_src_A_select[0]_INST_0_i_1_n_0 ),
        .O(csr_write_enable));
  LUT4 #(
    .INIT(16'h2000)) 
    jump_INST_0
       (.I0(opcode[5]),
        .I1(opcode[4]),
        .I2(opcode[2]),
        .I3(opcode[6]),
        .O(jump));
  LUT5 #(
    .INIT(32'h00000001)) 
    memory_read_INST_0
       (.I0(opcode[6]),
        .I1(opcode[5]),
        .I2(opcode[4]),
        .I3(opcode[3]),
        .I4(opcode[2]),
        .O(memory_read));
  LUT5 #(
    .INIT(32'h00000010)) 
    memory_write_INST_0
       (.I0(opcode[6]),
        .I1(opcode[2]),
        .I2(opcode[5]),
        .I3(opcode[4]),
        .I4(opcode[3]),
        .O(memory_write));
  LUT2 #(
    .INIT(4'h7)) 
    pc_stall_INST_0
       (.I0(csr_ready),
        .I1(trap_done),
        .O(pc_stall));
  LUT6 #(
    .INIT(64'h300030CC000040CF)) 
    register_file_write_INST_0
       (.I0(\alu_src_A_select[0]_INST_0_i_1_n_0 ),
        .I1(opcode[4]),
        .I2(opcode[5]),
        .I3(opcode[6]),
        .I4(opcode[3]),
        .I5(opcode[2]),
        .O(register_file_write));
  LUT6 #(
    .INIT(64'h0000A0011000A001)) 
    \register_file_write_data_select[0]_INST_0 
       (.I0(opcode[2]),
        .I1(opcode[3]),
        .I2(opcode[5]),
        .I3(opcode[6]),
        .I4(opcode[4]),
        .I5(\alu_src_A_select[0]_INST_0_i_1_n_0 ),
        .O(register_file_write_data_select[0]));
  LUT6 #(
    .INIT(64'h0000000000207070)) 
    \register_file_write_data_select[1]_INST_0 
       (.I0(opcode[5]),
        .I1(opcode[2]),
        .I2(opcode[4]),
        .I3(\alu_src_A_select[0]_INST_0_i_1_n_0 ),
        .I4(opcode[6]),
        .I5(opcode[3]),
        .O(register_file_write_data_select[1]));
  LUT5 #(
    .INIT(32'h26000000)) 
    \register_file_write_data_select[2]_INST_0 
       (.I0(opcode[6]),
        .I1(opcode[4]),
        .I2(opcode[3]),
        .I3(opcode[2]),
        .I4(opcode[5]),
        .O(register_file_write_data_select[2]));
endmodule

module DataMemory
   (clk,
    clk_enable,
    write_enable,
    address,
    write_data,
    write_mask,
    read_data);
  input clk;
  input clk_enable;
  input write_enable;
  input [9:0]address;
  input [31:0]write_data;
  input [3:0]write_mask;
  output [31:0]read_data;

  wire [9:0]address;
  wire clk;
  wire clk_enable;
  wire memory_reg_0_255_0_0_i_2_n_0;
  wire memory_reg_0_255_0_0_n_0;
  wire memory_reg_0_255_10_10_n_0;
  wire memory_reg_0_255_11_11_n_0;
  wire memory_reg_0_255_12_12_n_0;
  wire memory_reg_0_255_13_13_n_0;
  wire memory_reg_0_255_14_14_n_0;
  wire memory_reg_0_255_15_15_n_0;
  wire memory_reg_0_255_16_16_n_0;
  wire memory_reg_0_255_17_17_n_0;
  wire memory_reg_0_255_18_18_n_0;
  wire memory_reg_0_255_19_19_n_0;
  wire memory_reg_0_255_1_1_n_0;
  wire memory_reg_0_255_20_20_n_0;
  wire memory_reg_0_255_21_21_n_0;
  wire memory_reg_0_255_22_22_n_0;
  wire memory_reg_0_255_23_23_n_0;
  wire memory_reg_0_255_24_24_n_0;
  wire memory_reg_0_255_25_25_n_0;
  wire memory_reg_0_255_26_26_n_0;
  wire memory_reg_0_255_27_27_n_0;
  wire memory_reg_0_255_28_28_n_0;
  wire memory_reg_0_255_29_29_n_0;
  wire memory_reg_0_255_2_2_n_0;
  wire memory_reg_0_255_30_30_n_0;
  wire memory_reg_0_255_31_31_n_0;
  wire memory_reg_0_255_3_3_n_0;
  wire memory_reg_0_255_4_4_n_0;
  wire memory_reg_0_255_5_5_n_0;
  wire memory_reg_0_255_6_6_n_0;
  wire memory_reg_0_255_7_7_n_0;
  wire memory_reg_0_255_8_8_n_0;
  wire memory_reg_0_255_9_9_n_0;
  wire memory_reg_256_511_0_0_i_1_n_0;
  wire memory_reg_256_511_0_0_n_0;
  wire memory_reg_256_511_10_10_n_0;
  wire memory_reg_256_511_11_11_n_0;
  wire memory_reg_256_511_12_12_n_0;
  wire memory_reg_256_511_13_13_n_0;
  wire memory_reg_256_511_14_14_n_0;
  wire memory_reg_256_511_15_15_n_0;
  wire memory_reg_256_511_16_16_n_0;
  wire memory_reg_256_511_17_17_n_0;
  wire memory_reg_256_511_18_18_n_0;
  wire memory_reg_256_511_19_19_n_0;
  wire memory_reg_256_511_1_1_n_0;
  wire memory_reg_256_511_20_20_n_0;
  wire memory_reg_256_511_21_21_n_0;
  wire memory_reg_256_511_22_22_n_0;
  wire memory_reg_256_511_23_23_n_0;
  wire memory_reg_256_511_24_24_n_0;
  wire memory_reg_256_511_25_25_n_0;
  wire memory_reg_256_511_26_26_n_0;
  wire memory_reg_256_511_27_27_n_0;
  wire memory_reg_256_511_28_28_n_0;
  wire memory_reg_256_511_29_29_n_0;
  wire memory_reg_256_511_2_2_n_0;
  wire memory_reg_256_511_30_30_n_0;
  wire memory_reg_256_511_31_31_n_0;
  wire memory_reg_256_511_3_3_n_0;
  wire memory_reg_256_511_4_4_n_0;
  wire memory_reg_256_511_5_5_n_0;
  wire memory_reg_256_511_6_6_n_0;
  wire memory_reg_256_511_7_7_n_0;
  wire memory_reg_256_511_8_8_n_0;
  wire memory_reg_256_511_9_9_n_0;
  wire memory_reg_512_767_0_0_i_1_n_0;
  wire memory_reg_512_767_0_0_n_0;
  wire memory_reg_512_767_10_10_n_0;
  wire memory_reg_512_767_11_11_n_0;
  wire memory_reg_512_767_12_12_n_0;
  wire memory_reg_512_767_13_13_n_0;
  wire memory_reg_512_767_14_14_n_0;
  wire memory_reg_512_767_15_15_n_0;
  wire memory_reg_512_767_16_16_n_0;
  wire memory_reg_512_767_17_17_n_0;
  wire memory_reg_512_767_18_18_n_0;
  wire memory_reg_512_767_19_19_n_0;
  wire memory_reg_512_767_1_1_n_0;
  wire memory_reg_512_767_20_20_n_0;
  wire memory_reg_512_767_21_21_n_0;
  wire memory_reg_512_767_22_22_n_0;
  wire memory_reg_512_767_23_23_n_0;
  wire memory_reg_512_767_24_24_n_0;
  wire memory_reg_512_767_25_25_n_0;
  wire memory_reg_512_767_26_26_n_0;
  wire memory_reg_512_767_27_27_n_0;
  wire memory_reg_512_767_28_28_n_0;
  wire memory_reg_512_767_29_29_n_0;
  wire memory_reg_512_767_2_2_n_0;
  wire memory_reg_512_767_30_30_n_0;
  wire memory_reg_512_767_31_31_n_0;
  wire memory_reg_512_767_3_3_n_0;
  wire memory_reg_512_767_4_4_n_0;
  wire memory_reg_512_767_5_5_n_0;
  wire memory_reg_512_767_6_6_n_0;
  wire memory_reg_512_767_7_7_n_0;
  wire memory_reg_512_767_8_8_n_0;
  wire memory_reg_512_767_9_9_n_0;
  wire memory_reg_768_1023_0_0_i_1_n_0;
  wire memory_reg_768_1023_0_0_n_0;
  wire memory_reg_768_1023_10_10_n_0;
  wire memory_reg_768_1023_11_11_n_0;
  wire memory_reg_768_1023_12_12_n_0;
  wire memory_reg_768_1023_13_13_n_0;
  wire memory_reg_768_1023_14_14_n_0;
  wire memory_reg_768_1023_15_15_n_0;
  wire memory_reg_768_1023_16_16_n_0;
  wire memory_reg_768_1023_17_17_n_0;
  wire memory_reg_768_1023_18_18_n_0;
  wire memory_reg_768_1023_19_19_n_0;
  wire memory_reg_768_1023_1_1_n_0;
  wire memory_reg_768_1023_20_20_n_0;
  wire memory_reg_768_1023_21_21_n_0;
  wire memory_reg_768_1023_22_22_n_0;
  wire memory_reg_768_1023_23_23_n_0;
  wire memory_reg_768_1023_24_24_n_0;
  wire memory_reg_768_1023_25_25_n_0;
  wire memory_reg_768_1023_26_26_n_0;
  wire memory_reg_768_1023_27_27_n_0;
  wire memory_reg_768_1023_28_28_n_0;
  wire memory_reg_768_1023_29_29_n_0;
  wire memory_reg_768_1023_2_2_n_0;
  wire memory_reg_768_1023_30_30_n_0;
  wire memory_reg_768_1023_31_31_n_0;
  wire memory_reg_768_1023_3_3_n_0;
  wire memory_reg_768_1023_4_4_n_0;
  wire memory_reg_768_1023_5_5_n_0;
  wire memory_reg_768_1023_6_6_n_0;
  wire memory_reg_768_1023_7_7_n_0;
  wire memory_reg_768_1023_8_8_n_0;
  wire memory_reg_768_1023_9_9_n_0;
  wire [31:0]p_1_in;
  wire [31:0]read_data;
  wire [31:0]write_data;
  wire write_enable;
  wire [3:0]write_mask;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_0_0
       (.A(address[7:0]),
        .D(p_1_in[0]),
        .O(memory_reg_0_255_0_0_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_0_0_i_1
       (.I0(read_data[0]),
        .I1(write_mask[0]),
        .I2(write_data[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'h0008)) 
    memory_reg_0_255_0_0_i_2
       (.I0(write_enable),
        .I1(clk_enable),
        .I2(address[8]),
        .I3(address[9]),
        .O(memory_reg_0_255_0_0_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_10_10
       (.A(address[7:0]),
        .D(p_1_in[10]),
        .O(memory_reg_0_255_10_10_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_10_10_i_1
       (.I0(read_data[10]),
        .I1(write_mask[1]),
        .I2(write_data[10]),
        .O(p_1_in[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_11_11
       (.A(address[7:0]),
        .D(p_1_in[11]),
        .O(memory_reg_0_255_11_11_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_11_11_i_1
       (.I0(read_data[11]),
        .I1(write_mask[1]),
        .I2(write_data[11]),
        .O(p_1_in[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_12_12
       (.A(address[7:0]),
        .D(p_1_in[12]),
        .O(memory_reg_0_255_12_12_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_12_12_i_1
       (.I0(read_data[12]),
        .I1(write_mask[1]),
        .I2(write_data[12]),
        .O(p_1_in[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_13_13
       (.A(address[7:0]),
        .D(p_1_in[13]),
        .O(memory_reg_0_255_13_13_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_13_13_i_1
       (.I0(read_data[13]),
        .I1(write_mask[1]),
        .I2(write_data[13]),
        .O(p_1_in[13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_14_14
       (.A(address[7:0]),
        .D(p_1_in[14]),
        .O(memory_reg_0_255_14_14_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_14_14_i_1
       (.I0(read_data[14]),
        .I1(write_mask[1]),
        .I2(write_data[14]),
        .O(p_1_in[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_15_15
       (.A(address[7:0]),
        .D(p_1_in[15]),
        .O(memory_reg_0_255_15_15_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_15_15_i_1
       (.I0(read_data[15]),
        .I1(write_mask[1]),
        .I2(write_data[15]),
        .O(p_1_in[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_16_16
       (.A(address[7:0]),
        .D(p_1_in[16]),
        .O(memory_reg_0_255_16_16_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_16_16_i_1
       (.I0(read_data[16]),
        .I1(write_mask[2]),
        .I2(write_data[16]),
        .O(p_1_in[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_17_17
       (.A(address[7:0]),
        .D(p_1_in[17]),
        .O(memory_reg_0_255_17_17_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_17_17_i_1
       (.I0(read_data[17]),
        .I1(write_mask[2]),
        .I2(write_data[17]),
        .O(p_1_in[17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_18_18
       (.A(address[7:0]),
        .D(p_1_in[18]),
        .O(memory_reg_0_255_18_18_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_18_18_i_1
       (.I0(read_data[18]),
        .I1(write_mask[2]),
        .I2(write_data[18]),
        .O(p_1_in[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_19_19
       (.A(address[7:0]),
        .D(p_1_in[19]),
        .O(memory_reg_0_255_19_19_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_19_19_i_1
       (.I0(read_data[19]),
        .I1(write_mask[2]),
        .I2(write_data[19]),
        .O(p_1_in[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_1_1
       (.A(address[7:0]),
        .D(p_1_in[1]),
        .O(memory_reg_0_255_1_1_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_1_1_i_1
       (.I0(read_data[1]),
        .I1(write_mask[0]),
        .I2(write_data[1]),
        .O(p_1_in[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_20_20
       (.A(address[7:0]),
        .D(p_1_in[20]),
        .O(memory_reg_0_255_20_20_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_20_20_i_1
       (.I0(read_data[20]),
        .I1(write_mask[2]),
        .I2(write_data[20]),
        .O(p_1_in[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_21_21
       (.A(address[7:0]),
        .D(p_1_in[21]),
        .O(memory_reg_0_255_21_21_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_21_21_i_1
       (.I0(read_data[21]),
        .I1(write_mask[2]),
        .I2(write_data[21]),
        .O(p_1_in[21]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_22_22
       (.A(address[7:0]),
        .D(p_1_in[22]),
        .O(memory_reg_0_255_22_22_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_22_22_i_1
       (.I0(read_data[22]),
        .I1(write_mask[2]),
        .I2(write_data[22]),
        .O(p_1_in[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_23_23
       (.A(address[7:0]),
        .D(p_1_in[23]),
        .O(memory_reg_0_255_23_23_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_23_23_i_1
       (.I0(read_data[23]),
        .I1(write_mask[2]),
        .I2(write_data[23]),
        .O(p_1_in[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_24_24
       (.A(address[7:0]),
        .D(p_1_in[24]),
        .O(memory_reg_0_255_24_24_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_24_24_i_1
       (.I0(read_data[24]),
        .I1(write_mask[3]),
        .I2(write_data[24]),
        .O(p_1_in[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_25_25
       (.A(address[7:0]),
        .D(p_1_in[25]),
        .O(memory_reg_0_255_25_25_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_25_25_i_1
       (.I0(read_data[25]),
        .I1(write_mask[3]),
        .I2(write_data[25]),
        .O(p_1_in[25]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_26_26
       (.A(address[7:0]),
        .D(p_1_in[26]),
        .O(memory_reg_0_255_26_26_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_26_26_i_1
       (.I0(read_data[26]),
        .I1(write_mask[3]),
        .I2(write_data[26]),
        .O(p_1_in[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_27_27
       (.A(address[7:0]),
        .D(p_1_in[27]),
        .O(memory_reg_0_255_27_27_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_27_27_i_1
       (.I0(read_data[27]),
        .I1(write_mask[3]),
        .I2(write_data[27]),
        .O(p_1_in[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_28_28
       (.A(address[7:0]),
        .D(p_1_in[28]),
        .O(memory_reg_0_255_28_28_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_28_28_i_1
       (.I0(read_data[28]),
        .I1(write_mask[3]),
        .I2(write_data[28]),
        .O(p_1_in[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_29_29
       (.A(address[7:0]),
        .D(p_1_in[29]),
        .O(memory_reg_0_255_29_29_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_29_29_i_1
       (.I0(read_data[29]),
        .I1(write_mask[3]),
        .I2(write_data[29]),
        .O(p_1_in[29]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_2_2
       (.A(address[7:0]),
        .D(p_1_in[2]),
        .O(memory_reg_0_255_2_2_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_2_2_i_1
       (.I0(read_data[2]),
        .I1(write_mask[0]),
        .I2(write_data[2]),
        .O(p_1_in[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_30_30
       (.A(address[7:0]),
        .D(p_1_in[30]),
        .O(memory_reg_0_255_30_30_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_30_30_i_1
       (.I0(read_data[30]),
        .I1(write_mask[3]),
        .I2(write_data[30]),
        .O(p_1_in[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_31_31
       (.A(address[7:0]),
        .D(p_1_in[31]),
        .O(memory_reg_0_255_31_31_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_31_31_i_1
       (.I0(read_data[31]),
        .I1(write_mask[3]),
        .I2(write_data[31]),
        .O(p_1_in[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_3_3
       (.A(address[7:0]),
        .D(p_1_in[3]),
        .O(memory_reg_0_255_3_3_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_3_3_i_1
       (.I0(read_data[3]),
        .I1(write_mask[0]),
        .I2(write_data[3]),
        .O(p_1_in[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_4_4
       (.A(address[7:0]),
        .D(p_1_in[4]),
        .O(memory_reg_0_255_4_4_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_4_4_i_1
       (.I0(read_data[4]),
        .I1(write_mask[0]),
        .I2(write_data[4]),
        .O(p_1_in[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_5_5
       (.A(address[7:0]),
        .D(p_1_in[5]),
        .O(memory_reg_0_255_5_5_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_5_5_i_1
       (.I0(read_data[5]),
        .I1(write_mask[0]),
        .I2(write_data[5]),
        .O(p_1_in[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_6_6
       (.A(address[7:0]),
        .D(p_1_in[6]),
        .O(memory_reg_0_255_6_6_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_6_6_i_1
       (.I0(read_data[6]),
        .I1(write_mask[0]),
        .I2(write_data[6]),
        .O(p_1_in[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_7_7
       (.A(address[7:0]),
        .D(p_1_in[7]),
        .O(memory_reg_0_255_7_7_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_7_7_i_1
       (.I0(read_data[7]),
        .I1(write_mask[0]),
        .I2(write_data[7]),
        .O(p_1_in[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_8_8
       (.A(address[7:0]),
        .D(p_1_in[8]),
        .O(memory_reg_0_255_8_8_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_8_8_i_1
       (.I0(read_data[8]),
        .I1(write_mask[1]),
        .I2(write_data[8]),
        .O(p_1_in[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_0_255_9_9
       (.A(address[7:0]),
        .D(p_1_in[9]),
        .O(memory_reg_0_255_9_9_n_0),
        .WCLK(clk),
        .WE(memory_reg_0_255_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    memory_reg_0_255_9_9_i_1
       (.I0(read_data[9]),
        .I1(write_mask[1]),
        .I2(write_data[9]),
        .O(p_1_in[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_0_0
       (.A(address[7:0]),
        .D(p_1_in[0]),
        .O(memory_reg_256_511_0_0_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    memory_reg_256_511_0_0_i_1
       (.I0(address[9]),
        .I1(address[8]),
        .I2(clk_enable),
        .I3(write_enable),
        .O(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_10_10
       (.A(address[7:0]),
        .D(p_1_in[10]),
        .O(memory_reg_256_511_10_10_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_11_11
       (.A(address[7:0]),
        .D(p_1_in[11]),
        .O(memory_reg_256_511_11_11_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_12_12
       (.A(address[7:0]),
        .D(p_1_in[12]),
        .O(memory_reg_256_511_12_12_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_13_13
       (.A(address[7:0]),
        .D(p_1_in[13]),
        .O(memory_reg_256_511_13_13_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_14_14
       (.A(address[7:0]),
        .D(p_1_in[14]),
        .O(memory_reg_256_511_14_14_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_15_15
       (.A(address[7:0]),
        .D(p_1_in[15]),
        .O(memory_reg_256_511_15_15_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_16_16
       (.A(address[7:0]),
        .D(p_1_in[16]),
        .O(memory_reg_256_511_16_16_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_17_17
       (.A(address[7:0]),
        .D(p_1_in[17]),
        .O(memory_reg_256_511_17_17_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_18_18
       (.A(address[7:0]),
        .D(p_1_in[18]),
        .O(memory_reg_256_511_18_18_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_19_19
       (.A(address[7:0]),
        .D(p_1_in[19]),
        .O(memory_reg_256_511_19_19_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_1_1
       (.A(address[7:0]),
        .D(p_1_in[1]),
        .O(memory_reg_256_511_1_1_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_20_20
       (.A(address[7:0]),
        .D(p_1_in[20]),
        .O(memory_reg_256_511_20_20_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_21_21
       (.A(address[7:0]),
        .D(p_1_in[21]),
        .O(memory_reg_256_511_21_21_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_22_22
       (.A(address[7:0]),
        .D(p_1_in[22]),
        .O(memory_reg_256_511_22_22_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_23_23
       (.A(address[7:0]),
        .D(p_1_in[23]),
        .O(memory_reg_256_511_23_23_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_24_24
       (.A(address[7:0]),
        .D(p_1_in[24]),
        .O(memory_reg_256_511_24_24_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_25_25
       (.A(address[7:0]),
        .D(p_1_in[25]),
        .O(memory_reg_256_511_25_25_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_26_26
       (.A(address[7:0]),
        .D(p_1_in[26]),
        .O(memory_reg_256_511_26_26_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_27_27
       (.A(address[7:0]),
        .D(p_1_in[27]),
        .O(memory_reg_256_511_27_27_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_28_28
       (.A(address[7:0]),
        .D(p_1_in[28]),
        .O(memory_reg_256_511_28_28_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_29_29
       (.A(address[7:0]),
        .D(p_1_in[29]),
        .O(memory_reg_256_511_29_29_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_2_2
       (.A(address[7:0]),
        .D(p_1_in[2]),
        .O(memory_reg_256_511_2_2_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_30_30
       (.A(address[7:0]),
        .D(p_1_in[30]),
        .O(memory_reg_256_511_30_30_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_31_31
       (.A(address[7:0]),
        .D(p_1_in[31]),
        .O(memory_reg_256_511_31_31_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_3_3
       (.A(address[7:0]),
        .D(p_1_in[3]),
        .O(memory_reg_256_511_3_3_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_4_4
       (.A(address[7:0]),
        .D(p_1_in[4]),
        .O(memory_reg_256_511_4_4_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_5_5
       (.A(address[7:0]),
        .D(p_1_in[5]),
        .O(memory_reg_256_511_5_5_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_6_6
       (.A(address[7:0]),
        .D(p_1_in[6]),
        .O(memory_reg_256_511_6_6_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_7_7
       (.A(address[7:0]),
        .D(p_1_in[7]),
        .O(memory_reg_256_511_7_7_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_8_8
       (.A(address[7:0]),
        .D(p_1_in[8]),
        .O(memory_reg_256_511_8_8_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_256_511_9_9
       (.A(address[7:0]),
        .D(p_1_in[9]),
        .O(memory_reg_256_511_9_9_n_0),
        .WCLK(clk),
        .WE(memory_reg_256_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_0_0
       (.A(address[7:0]),
        .D(p_1_in[0]),
        .O(memory_reg_512_767_0_0_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    memory_reg_512_767_0_0_i_1
       (.I0(address[8]),
        .I1(address[9]),
        .I2(clk_enable),
        .I3(write_enable),
        .O(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_10_10
       (.A(address[7:0]),
        .D(p_1_in[10]),
        .O(memory_reg_512_767_10_10_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_11_11
       (.A(address[7:0]),
        .D(p_1_in[11]),
        .O(memory_reg_512_767_11_11_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_12_12
       (.A(address[7:0]),
        .D(p_1_in[12]),
        .O(memory_reg_512_767_12_12_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_13_13
       (.A(address[7:0]),
        .D(p_1_in[13]),
        .O(memory_reg_512_767_13_13_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_14_14
       (.A(address[7:0]),
        .D(p_1_in[14]),
        .O(memory_reg_512_767_14_14_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_15_15
       (.A(address[7:0]),
        .D(p_1_in[15]),
        .O(memory_reg_512_767_15_15_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_16_16
       (.A(address[7:0]),
        .D(p_1_in[16]),
        .O(memory_reg_512_767_16_16_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_17_17
       (.A(address[7:0]),
        .D(p_1_in[17]),
        .O(memory_reg_512_767_17_17_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_18_18
       (.A(address[7:0]),
        .D(p_1_in[18]),
        .O(memory_reg_512_767_18_18_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_19_19
       (.A(address[7:0]),
        .D(p_1_in[19]),
        .O(memory_reg_512_767_19_19_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_1_1
       (.A(address[7:0]),
        .D(p_1_in[1]),
        .O(memory_reg_512_767_1_1_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_20_20
       (.A(address[7:0]),
        .D(p_1_in[20]),
        .O(memory_reg_512_767_20_20_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_21_21
       (.A(address[7:0]),
        .D(p_1_in[21]),
        .O(memory_reg_512_767_21_21_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_22_22
       (.A(address[7:0]),
        .D(p_1_in[22]),
        .O(memory_reg_512_767_22_22_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_23_23
       (.A(address[7:0]),
        .D(p_1_in[23]),
        .O(memory_reg_512_767_23_23_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_24_24
       (.A(address[7:0]),
        .D(p_1_in[24]),
        .O(memory_reg_512_767_24_24_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_25_25
       (.A(address[7:0]),
        .D(p_1_in[25]),
        .O(memory_reg_512_767_25_25_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_26_26
       (.A(address[7:0]),
        .D(p_1_in[26]),
        .O(memory_reg_512_767_26_26_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_27_27
       (.A(address[7:0]),
        .D(p_1_in[27]),
        .O(memory_reg_512_767_27_27_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_28_28
       (.A(address[7:0]),
        .D(p_1_in[28]),
        .O(memory_reg_512_767_28_28_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_29_29
       (.A(address[7:0]),
        .D(p_1_in[29]),
        .O(memory_reg_512_767_29_29_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_2_2
       (.A(address[7:0]),
        .D(p_1_in[2]),
        .O(memory_reg_512_767_2_2_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_30_30
       (.A(address[7:0]),
        .D(p_1_in[30]),
        .O(memory_reg_512_767_30_30_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_31_31
       (.A(address[7:0]),
        .D(p_1_in[31]),
        .O(memory_reg_512_767_31_31_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_3_3
       (.A(address[7:0]),
        .D(p_1_in[3]),
        .O(memory_reg_512_767_3_3_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_4_4
       (.A(address[7:0]),
        .D(p_1_in[4]),
        .O(memory_reg_512_767_4_4_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_5_5
       (.A(address[7:0]),
        .D(p_1_in[5]),
        .O(memory_reg_512_767_5_5_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_6_6
       (.A(address[7:0]),
        .D(p_1_in[6]),
        .O(memory_reg_512_767_6_6_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_7_7
       (.A(address[7:0]),
        .D(p_1_in[7]),
        .O(memory_reg_512_767_7_7_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_8_8
       (.A(address[7:0]),
        .D(p_1_in[8]),
        .O(memory_reg_512_767_8_8_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_512_767_9_9
       (.A(address[7:0]),
        .D(p_1_in[9]),
        .O(memory_reg_512_767_9_9_n_0),
        .WCLK(clk),
        .WE(memory_reg_512_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_0_0
       (.A(address[7:0]),
        .D(p_1_in[0]),
        .O(memory_reg_768_1023_0_0_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    memory_reg_768_1023_0_0_i_1
       (.I0(write_enable),
        .I1(clk_enable),
        .I2(address[8]),
        .I3(address[9]),
        .O(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_10_10
       (.A(address[7:0]),
        .D(p_1_in[10]),
        .O(memory_reg_768_1023_10_10_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_11_11
       (.A(address[7:0]),
        .D(p_1_in[11]),
        .O(memory_reg_768_1023_11_11_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_12_12
       (.A(address[7:0]),
        .D(p_1_in[12]),
        .O(memory_reg_768_1023_12_12_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_13_13
       (.A(address[7:0]),
        .D(p_1_in[13]),
        .O(memory_reg_768_1023_13_13_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_14_14
       (.A(address[7:0]),
        .D(p_1_in[14]),
        .O(memory_reg_768_1023_14_14_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_15_15
       (.A(address[7:0]),
        .D(p_1_in[15]),
        .O(memory_reg_768_1023_15_15_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_16_16
       (.A(address[7:0]),
        .D(p_1_in[16]),
        .O(memory_reg_768_1023_16_16_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_17_17
       (.A(address[7:0]),
        .D(p_1_in[17]),
        .O(memory_reg_768_1023_17_17_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_18_18
       (.A(address[7:0]),
        .D(p_1_in[18]),
        .O(memory_reg_768_1023_18_18_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_19_19
       (.A(address[7:0]),
        .D(p_1_in[19]),
        .O(memory_reg_768_1023_19_19_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_1_1
       (.A(address[7:0]),
        .D(p_1_in[1]),
        .O(memory_reg_768_1023_1_1_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_20_20
       (.A(address[7:0]),
        .D(p_1_in[20]),
        .O(memory_reg_768_1023_20_20_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_21_21
       (.A(address[7:0]),
        .D(p_1_in[21]),
        .O(memory_reg_768_1023_21_21_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_22_22
       (.A(address[7:0]),
        .D(p_1_in[22]),
        .O(memory_reg_768_1023_22_22_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_23_23
       (.A(address[7:0]),
        .D(p_1_in[23]),
        .O(memory_reg_768_1023_23_23_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_24_24
       (.A(address[7:0]),
        .D(p_1_in[24]),
        .O(memory_reg_768_1023_24_24_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_25_25
       (.A(address[7:0]),
        .D(p_1_in[25]),
        .O(memory_reg_768_1023_25_25_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_26_26
       (.A(address[7:0]),
        .D(p_1_in[26]),
        .O(memory_reg_768_1023_26_26_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_27_27
       (.A(address[7:0]),
        .D(p_1_in[27]),
        .O(memory_reg_768_1023_27_27_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_28_28
       (.A(address[7:0]),
        .D(p_1_in[28]),
        .O(memory_reg_768_1023_28_28_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_29_29
       (.A(address[7:0]),
        .D(p_1_in[29]),
        .O(memory_reg_768_1023_29_29_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_2_2
       (.A(address[7:0]),
        .D(p_1_in[2]),
        .O(memory_reg_768_1023_2_2_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_30_30
       (.A(address[7:0]),
        .D(p_1_in[30]),
        .O(memory_reg_768_1023_30_30_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_31_31
       (.A(address[7:0]),
        .D(p_1_in[31]),
        .O(memory_reg_768_1023_31_31_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_3_3
       (.A(address[7:0]),
        .D(p_1_in[3]),
        .O(memory_reg_768_1023_3_3_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_4_4
       (.A(address[7:0]),
        .D(p_1_in[4]),
        .O(memory_reg_768_1023_4_4_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_5_5
       (.A(address[7:0]),
        .D(p_1_in[5]),
        .O(memory_reg_768_1023_5_5_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_6_6
       (.A(address[7:0]),
        .D(p_1_in[6]),
        .O(memory_reg_768_1023_6_6_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_7_7
       (.A(address[7:0]),
        .D(p_1_in[7]),
        .O(memory_reg_768_1023_7_7_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_8_8
       (.A(address[7:0]),
        .D(p_1_in[8]),
        .O(memory_reg_768_1023_8_8_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "DataMemory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)) 
    memory_reg_768_1023_9_9
       (.A(address[7:0]),
        .D(p_1_in[9]),
        .O(memory_reg_768_1023_9_9_n_0),
        .WCLK(clk),
        .WE(memory_reg_768_1023_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[0]_INST_0 
       (.I0(memory_reg_768_1023_0_0_n_0),
        .I1(memory_reg_512_767_0_0_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_0_0_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_0_0_n_0),
        .O(read_data[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[10]_INST_0 
       (.I0(memory_reg_768_1023_10_10_n_0),
        .I1(memory_reg_512_767_10_10_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_10_10_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_10_10_n_0),
        .O(read_data[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[11]_INST_0 
       (.I0(memory_reg_768_1023_11_11_n_0),
        .I1(memory_reg_512_767_11_11_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_11_11_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_11_11_n_0),
        .O(read_data[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[12]_INST_0 
       (.I0(memory_reg_768_1023_12_12_n_0),
        .I1(memory_reg_512_767_12_12_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_12_12_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_12_12_n_0),
        .O(read_data[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[13]_INST_0 
       (.I0(memory_reg_768_1023_13_13_n_0),
        .I1(memory_reg_512_767_13_13_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_13_13_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_13_13_n_0),
        .O(read_data[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[14]_INST_0 
       (.I0(memory_reg_768_1023_14_14_n_0),
        .I1(memory_reg_512_767_14_14_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_14_14_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_14_14_n_0),
        .O(read_data[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[15]_INST_0 
       (.I0(memory_reg_768_1023_15_15_n_0),
        .I1(memory_reg_512_767_15_15_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_15_15_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_15_15_n_0),
        .O(read_data[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[16]_INST_0 
       (.I0(memory_reg_768_1023_16_16_n_0),
        .I1(memory_reg_512_767_16_16_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_16_16_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_16_16_n_0),
        .O(read_data[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[17]_INST_0 
       (.I0(memory_reg_768_1023_17_17_n_0),
        .I1(memory_reg_512_767_17_17_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_17_17_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_17_17_n_0),
        .O(read_data[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[18]_INST_0 
       (.I0(memory_reg_768_1023_18_18_n_0),
        .I1(memory_reg_512_767_18_18_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_18_18_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_18_18_n_0),
        .O(read_data[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[19]_INST_0 
       (.I0(memory_reg_768_1023_19_19_n_0),
        .I1(memory_reg_512_767_19_19_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_19_19_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_19_19_n_0),
        .O(read_data[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[1]_INST_0 
       (.I0(memory_reg_768_1023_1_1_n_0),
        .I1(memory_reg_512_767_1_1_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_1_1_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_1_1_n_0),
        .O(read_data[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[20]_INST_0 
       (.I0(memory_reg_768_1023_20_20_n_0),
        .I1(memory_reg_512_767_20_20_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_20_20_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_20_20_n_0),
        .O(read_data[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[21]_INST_0 
       (.I0(memory_reg_768_1023_21_21_n_0),
        .I1(memory_reg_512_767_21_21_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_21_21_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_21_21_n_0),
        .O(read_data[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[22]_INST_0 
       (.I0(memory_reg_768_1023_22_22_n_0),
        .I1(memory_reg_512_767_22_22_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_22_22_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_22_22_n_0),
        .O(read_data[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[23]_INST_0 
       (.I0(memory_reg_768_1023_23_23_n_0),
        .I1(memory_reg_512_767_23_23_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_23_23_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_23_23_n_0),
        .O(read_data[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[24]_INST_0 
       (.I0(memory_reg_768_1023_24_24_n_0),
        .I1(memory_reg_512_767_24_24_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_24_24_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_24_24_n_0),
        .O(read_data[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[25]_INST_0 
       (.I0(memory_reg_768_1023_25_25_n_0),
        .I1(memory_reg_512_767_25_25_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_25_25_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_25_25_n_0),
        .O(read_data[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[26]_INST_0 
       (.I0(memory_reg_768_1023_26_26_n_0),
        .I1(memory_reg_512_767_26_26_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_26_26_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_26_26_n_0),
        .O(read_data[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[27]_INST_0 
       (.I0(memory_reg_768_1023_27_27_n_0),
        .I1(memory_reg_512_767_27_27_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_27_27_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_27_27_n_0),
        .O(read_data[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[28]_INST_0 
       (.I0(memory_reg_768_1023_28_28_n_0),
        .I1(memory_reg_512_767_28_28_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_28_28_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_28_28_n_0),
        .O(read_data[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[29]_INST_0 
       (.I0(memory_reg_768_1023_29_29_n_0),
        .I1(memory_reg_512_767_29_29_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_29_29_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_29_29_n_0),
        .O(read_data[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[2]_INST_0 
       (.I0(memory_reg_768_1023_2_2_n_0),
        .I1(memory_reg_512_767_2_2_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_2_2_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_2_2_n_0),
        .O(read_data[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[30]_INST_0 
       (.I0(memory_reg_768_1023_30_30_n_0),
        .I1(memory_reg_512_767_30_30_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_30_30_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_30_30_n_0),
        .O(read_data[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[31]_INST_0 
       (.I0(memory_reg_768_1023_31_31_n_0),
        .I1(memory_reg_512_767_31_31_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_31_31_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_31_31_n_0),
        .O(read_data[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[3]_INST_0 
       (.I0(memory_reg_768_1023_3_3_n_0),
        .I1(memory_reg_512_767_3_3_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_3_3_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_3_3_n_0),
        .O(read_data[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[4]_INST_0 
       (.I0(memory_reg_768_1023_4_4_n_0),
        .I1(memory_reg_512_767_4_4_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_4_4_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_4_4_n_0),
        .O(read_data[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[5]_INST_0 
       (.I0(memory_reg_768_1023_5_5_n_0),
        .I1(memory_reg_512_767_5_5_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_5_5_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_5_5_n_0),
        .O(read_data[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[6]_INST_0 
       (.I0(memory_reg_768_1023_6_6_n_0),
        .I1(memory_reg_512_767_6_6_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_6_6_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_6_6_n_0),
        .O(read_data[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[7]_INST_0 
       (.I0(memory_reg_768_1023_7_7_n_0),
        .I1(memory_reg_512_767_7_7_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_7_7_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_7_7_n_0),
        .O(read_data[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[8]_INST_0 
       (.I0(memory_reg_768_1023_8_8_n_0),
        .I1(memory_reg_512_767_8_8_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_8_8_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_8_8_n_0),
        .O(read_data[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[9]_INST_0 
       (.I0(memory_reg_768_1023_9_9_n_0),
        .I1(memory_reg_512_767_9_9_n_0),
        .I2(address[9]),
        .I3(memory_reg_256_511_9_9_n_0),
        .I4(address[8]),
        .I5(memory_reg_0_255_9_9_n_0),
        .O(read_data[9]));
endmodule

(* BUF_WIDTH = "152" *) (* MODE_ALU = "2'b10" *) (* MODE_PC = "2'b00" *) 
(* MODE_REG = "2'b01" *) (* ST_IDLE = "2'b00" *) (* ST_SEND = "2'b01" *) 
(* ST_WAIT = "2'b10" *) 
module DebugUARTController
   (clk,
    reset,
    pc_inst_trigger,
    reg_trigger,
    alu_trigger,
    debug_pc,
    debug_instruction,
    debug_reg_addr,
    debug_reg_data,
    debug_alu_result,
    tx_busy,
    tx_start,
    tx_data);
  input clk;
  input reset;
  input pc_inst_trigger;
  input reg_trigger;
  input alu_trigger;
  input [31:0]debug_pc;
  input [31:0]debug_instruction;
  input [4:0]debug_reg_addr;
  input [31:0]debug_reg_data;
  input [31:0]debug_alu_result;
  input tx_busy;
  output tx_start;
  output [7:0]tx_data;

  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_4_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire alu_trigger;
  wire byte_cnt;
  wire \byte_cnt[0]_i_1_n_0 ;
  wire \byte_cnt[1]_i_1_n_0 ;
  wire \byte_cnt[2]_i_1_n_0 ;
  wire \byte_cnt[3]_i_1_n_0 ;
  wire \byte_cnt[4]_i_2_n_0 ;
  wire \byte_cnt_reg_n_0_[0] ;
  wire \byte_cnt_reg_n_0_[1] ;
  wire \byte_cnt_reg_n_0_[2] ;
  wire \byte_cnt_reg_n_0_[3] ;
  wire \byte_cnt_reg_n_0_[4] ;
  wire clk;
  wire [31:0]debug_alu_result;
  wire [31:0]debug_instruction;
  wire [31:0]debug_pc;
  wire [4:0]debug_reg_addr;
  wire [31:0]debug_reg_data;
  wire [150:9]in6;
  wire mode;
  wire \mode[0]_i_1_n_0 ;
  wire \mode[1]_i_1_n_0 ;
  wire \mode_reg_n_0_[0] ;
  wire \mode_reg_n_0_[1] ;
  wire pc_inst_trigger;
  wire reg_trigger;
  wire reset;
  wire [150:8]send_buf0_in;
  wire \send_buf[102]_i_2_n_0 ;
  wire \send_buf[102]_i_3_n_0 ;
  wire \send_buf[102]_i_4_n_0 ;
  wire \send_buf[102]_i_5_n_0 ;
  wire \send_buf[104]_i_2_n_0 ;
  wire \send_buf[104]_i_3_n_0 ;
  wire \send_buf[105]_i_2_n_0 ;
  wire \send_buf[105]_i_3_n_0 ;
  wire \send_buf[105]_i_4_n_0 ;
  wire \send_buf[106]_i_2_n_0 ;
  wire \send_buf[106]_i_3_n_0 ;
  wire \send_buf[106]_i_4_n_0 ;
  wire \send_buf[107]_i_2_n_0 ;
  wire \send_buf[107]_i_3_n_0 ;
  wire \send_buf[107]_i_4_n_0 ;
  wire \send_buf[110]_i_2_n_0 ;
  wire \send_buf[110]_i_3_n_0 ;
  wire \send_buf[110]_i_4_n_0 ;
  wire \send_buf[110]_i_5_n_0 ;
  wire \send_buf[112]_i_2_n_0 ;
  wire \send_buf[112]_i_3_n_0 ;
  wire \send_buf[113]_i_2_n_0 ;
  wire \send_buf[113]_i_3_n_0 ;
  wire \send_buf[113]_i_4_n_0 ;
  wire \send_buf[114]_i_2_n_0 ;
  wire \send_buf[114]_i_3_n_0 ;
  wire \send_buf[114]_i_4_n_0 ;
  wire \send_buf[115]_i_2_n_0 ;
  wire \send_buf[115]_i_3_n_0 ;
  wire \send_buf[115]_i_4_n_0 ;
  wire \send_buf[118]_i_2_n_0 ;
  wire \send_buf[118]_i_3_n_0 ;
  wire \send_buf[118]_i_4_n_0 ;
  wire \send_buf[118]_i_5_n_0 ;
  wire \send_buf[120]_i_2_n_0 ;
  wire \send_buf[120]_i_3_n_0 ;
  wire \send_buf[121]_i_2_n_0 ;
  wire \send_buf[121]_i_3_n_0 ;
  wire \send_buf[121]_i_4_n_0 ;
  wire \send_buf[122]_i_2_n_0 ;
  wire \send_buf[122]_i_3_n_0 ;
  wire \send_buf[122]_i_4_n_0 ;
  wire \send_buf[123]_i_2_n_0 ;
  wire \send_buf[123]_i_3_n_0 ;
  wire \send_buf[123]_i_4_n_0 ;
  wire \send_buf[126]_i_2_n_0 ;
  wire \send_buf[126]_i_3_n_0 ;
  wire \send_buf[126]_i_4_n_0 ;
  wire \send_buf[126]_i_5_n_0 ;
  wire \send_buf[128]_i_2_n_0 ;
  wire \send_buf[128]_i_3_n_0 ;
  wire \send_buf[129]_i_2_n_0 ;
  wire \send_buf[129]_i_3_n_0 ;
  wire \send_buf[129]_i_4_n_0 ;
  wire \send_buf[129]_i_5_n_0 ;
  wire \send_buf[130]_i_2_n_0 ;
  wire \send_buf[130]_i_3_n_0 ;
  wire \send_buf[131]_i_2_n_0 ;
  wire \send_buf[132]_i_2_n_0 ;
  wire \send_buf[132]_i_3_n_0 ;
  wire \send_buf[134]_i_2_n_0 ;
  wire \send_buf[136]_i_2_n_0 ;
  wire \send_buf[136]_i_3_n_0 ;
  wire \send_buf[137]_i_2_n_0 ;
  wire \send_buf[137]_i_3_n_0 ;
  wire \send_buf[137]_i_4_n_0 ;
  wire \send_buf[138]_i_2_n_0 ;
  wire \send_buf[138]_i_3_n_0 ;
  wire \send_buf[138]_i_4_n_0 ;
  wire \send_buf[139]_i_2_n_0 ;
  wire \send_buf[139]_i_3_n_0 ;
  wire \send_buf[139]_i_4_n_0 ;
  wire \send_buf[142]_i_2_n_0 ;
  wire \send_buf[142]_i_3_n_0 ;
  wire \send_buf[142]_i_4_n_0 ;
  wire \send_buf[142]_i_5_n_0 ;
  wire \send_buf[144]_i_2_n_0 ;
  wire \send_buf[144]_i_3_n_0 ;
  wire \send_buf[145]_i_2_n_0 ;
  wire \send_buf[145]_i_3_n_0 ;
  wire \send_buf[145]_i_4_n_0 ;
  wire \send_buf[145]_i_5_n_0 ;
  wire \send_buf[146]_i_2_n_0 ;
  wire \send_buf[146]_i_3_n_0 ;
  wire \send_buf[147]_i_2_n_0 ;
  wire \send_buf[150]_i_1_n_0 ;
  wire \send_buf[150]_i_3_n_0 ;
  wire \send_buf[150]_i_4_n_0 ;
  wire \send_buf[24]_i_2_n_0 ;
  wire \send_buf[25]_i_2_n_0 ;
  wire \send_buf[26]_i_2_n_0 ;
  wire \send_buf[32]_i_2_n_0 ;
  wire \send_buf[33]_i_2_n_0 ;
  wire \send_buf[34]_i_2_n_0 ;
  wire \send_buf[40]_i_2_n_0 ;
  wire \send_buf[41]_i_2_n_0 ;
  wire \send_buf[42]_i_2_n_0 ;
  wire \send_buf[48]_i_2_n_0 ;
  wire \send_buf[49]_i_2_n_0 ;
  wire \send_buf[50]_i_2_n_0 ;
  wire \send_buf[51]_i_2_n_0 ;
  wire \send_buf[56]_i_2_n_0 ;
  wire \send_buf[57]_i_2_n_0 ;
  wire \send_buf[58]_i_2_n_0 ;
  wire \send_buf[59]_i_2_n_0 ;
  wire \send_buf[64]_i_2_n_0 ;
  wire \send_buf[65]_i_2_n_0 ;
  wire \send_buf[65]_i_3_n_0 ;
  wire \send_buf[66]_i_2_n_0 ;
  wire \send_buf[66]_i_3_n_0 ;
  wire \send_buf[70]_i_2_n_0 ;
  wire \send_buf[70]_i_3_n_0 ;
  wire \send_buf[70]_i_4_n_0 ;
  wire \send_buf[72]_i_2_n_0 ;
  wire \send_buf[73]_i_2_n_0 ;
  wire \send_buf[73]_i_3_n_0 ;
  wire \send_buf[74]_i_2_n_0 ;
  wire \send_buf[74]_i_3_n_0 ;
  wire \send_buf[75]_i_2_n_0 ;
  wire \send_buf[75]_i_3_n_0 ;
  wire \send_buf[77]_i_2_n_0 ;
  wire \send_buf[77]_i_3_n_0 ;
  wire \send_buf[78]_i_2_n_0 ;
  wire \send_buf[78]_i_3_n_0 ;
  wire \send_buf[82]_i_2_n_0 ;
  wire \send_buf[83]_i_2_n_0 ;
  wire \send_buf[83]_i_3_n_0 ;
  wire \send_buf[85]_i_2_n_0 ;
  wire \send_buf[86]_i_2_n_0 ;
  wire \send_buf[88]_i_2_n_0 ;
  wire \send_buf[88]_i_3_n_0 ;
  wire \send_buf[89]_i_2_n_0 ;
  wire \send_buf[89]_i_3_n_0 ;
  wire \send_buf[89]_i_4_n_0 ;
  wire \send_buf[90]_i_2_n_0 ;
  wire \send_buf[90]_i_3_n_0 ;
  wire \send_buf[90]_i_4_n_0 ;
  wire \send_buf[91]_i_2_n_0 ;
  wire \send_buf[91]_i_3_n_0 ;
  wire \send_buf[91]_i_4_n_0 ;
  wire \send_buf[94]_i_2_n_0 ;
  wire \send_buf[94]_i_3_n_0 ;
  wire \send_buf[94]_i_4_n_0 ;
  wire \send_buf[94]_i_5_n_0 ;
  wire \send_buf[96]_i_2_n_0 ;
  wire \send_buf[96]_i_3_n_0 ;
  wire \send_buf[97]_i_2_n_0 ;
  wire \send_buf[97]_i_3_n_0 ;
  wire \send_buf[97]_i_4_n_0 ;
  wire \send_buf[97]_i_5_n_0 ;
  wire \send_buf[97]_i_6_n_0 ;
  wire \send_buf[98]_i_2_n_0 ;
  wire \send_buf[98]_i_3_n_0 ;
  wire \send_buf[98]_i_4_n_0 ;
  wire \send_buf[99]_i_2_n_0 ;
  wire \send_buf[99]_i_3_n_0 ;
  wire \send_buf[99]_i_4_n_0 ;
  wire \send_buf_reg_n_0_[144] ;
  wire \send_buf_reg_n_0_[145] ;
  wire \send_buf_reg_n_0_[146] ;
  wire \send_buf_reg_n_0_[147] ;
  wire \send_buf_reg_n_0_[148] ;
  wire \send_buf_reg_n_0_[149] ;
  wire \send_buf_reg_n_0_[150] ;
  wire tx_busy;
  wire [7:0]tx_data;
  wire \tx_data[6]_i_1_n_0 ;
  wire tx_start;
  wire tx_start_i_1_n_0;

  LUT6 #(
    .INIT(64'h7350735340504050)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[0]_i_2_n_0 ),
        .I1(mode),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(tx_busy),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEBBE)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(\FSM_onehot_state[2]_i_4_n_0 ),
        .I1(\mode_reg_n_0_[1] ),
        .I2(\mode_reg_n_0_[0] ),
        .I3(\byte_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AAA8A)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(alu_trigger),
        .I2(\FSM_onehot_state[1]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(tx_busy),
        .I5(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_state[1]_i_2 
       (.I0(reg_trigger),
        .I1(pc_inst_trigger),
        .O(\FSM_onehot_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBAA88A8)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(mode),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(tx_busy),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8228)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(\byte_cnt_reg_n_0_[3] ),
        .I2(\mode_reg_n_0_[0] ),
        .I3(\mode_reg_n_0_[1] ),
        .I4(\FSM_onehot_state[2]_i_4_n_0 ),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \FSM_onehot_state[2]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(alu_trigger),
        .I2(reg_trigger),
        .I3(pc_inst_trigger),
        .O(mode));
  LUT6 #(
    .INIT(64'hFDFFFFFDFFFBEFFF)) 
    \FSM_onehot_state[2]_i_4 
       (.I0(\byte_cnt_reg_n_0_[1] ),
        .I1(\byte_cnt_reg_n_0_[2] ),
        .I2(\byte_cnt_reg_n_0_[0] ),
        .I3(\mode_reg_n_0_[1] ),
        .I4(\mode_reg_n_0_[0] ),
        .I5(\byte_cnt_reg_n_0_[4] ),
        .O(\FSM_onehot_state[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_SEND:010,ST_WAIT:100,ST_IDLE:001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "ST_SEND:010,ST_WAIT:100,ST_IDLE:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "ST_SEND:010,ST_WAIT:100,ST_IDLE:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \byte_cnt[0]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\byte_cnt_reg_n_0_[0] ),
        .O(\byte_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \byte_cnt[1]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\byte_cnt_reg_n_0_[1] ),
        .I2(\byte_cnt_reg_n_0_[0] ),
        .O(\byte_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \byte_cnt[2]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\byte_cnt_reg_n_0_[0] ),
        .I2(\byte_cnt_reg_n_0_[1] ),
        .I3(\byte_cnt_reg_n_0_[2] ),
        .O(\byte_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \byte_cnt[3]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\byte_cnt_reg_n_0_[2] ),
        .I2(\byte_cnt_reg_n_0_[1] ),
        .I3(\byte_cnt_reg_n_0_[0] ),
        .I4(\byte_cnt_reg_n_0_[3] ),
        .O(\byte_cnt[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \byte_cnt[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(tx_busy),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .O(byte_cnt));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \byte_cnt[4]_i_2 
       (.I0(\byte_cnt_reg_n_0_[0] ),
        .I1(\byte_cnt_reg_n_0_[1] ),
        .I2(\byte_cnt_reg_n_0_[2] ),
        .I3(\byte_cnt_reg_n_0_[3] ),
        .I4(\byte_cnt_reg_n_0_[4] ),
        .I5(\FSM_onehot_state[2]_i_2_n_0 ),
        .O(\byte_cnt[4]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \byte_cnt_reg[0] 
       (.C(clk),
        .CE(byte_cnt),
        .CLR(reset),
        .D(\byte_cnt[0]_i_1_n_0 ),
        .Q(\byte_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \byte_cnt_reg[1] 
       (.C(clk),
        .CE(byte_cnt),
        .CLR(reset),
        .D(\byte_cnt[1]_i_1_n_0 ),
        .Q(\byte_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \byte_cnt_reg[2] 
       (.C(clk),
        .CE(byte_cnt),
        .CLR(reset),
        .D(\byte_cnt[2]_i_1_n_0 ),
        .Q(\byte_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \byte_cnt_reg[3] 
       (.C(clk),
        .CE(byte_cnt),
        .CLR(reset),
        .D(\byte_cnt[3]_i_1_n_0 ),
        .Q(\byte_cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \byte_cnt_reg[4] 
       (.C(clk),
        .CE(byte_cnt),
        .CLR(reset),
        .D(\byte_cnt[4]_i_2_n_0 ),
        .Q(\byte_cnt_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h55F700A0)) 
    \mode[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(alu_trigger),
        .I2(reg_trigger),
        .I3(pc_inst_trigger),
        .I4(\mode_reg_n_0_[0] ),
        .O(\mode[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h555F0008)) 
    \mode[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(alu_trigger),
        .I2(reg_trigger),
        .I3(pc_inst_trigger),
        .I4(\mode_reg_n_0_[1] ),
        .O(\mode[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mode_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\mode[0]_i_1_n_0 ),
        .Q(\mode_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \mode_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\mode[1]_i_1_n_0 ),
        .Q(\mode_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'hF444)) 
    \send_buf[100]_i_1 
       (.I0(\send_buf[102]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[100]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[100]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[101]_i_1 
       (.I0(in6[101]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[102]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[101]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[102]_i_1 
       (.I0(in6[102]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\send_buf[102]_i_2_n_0 ),
        .O(send_buf0_in[102]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \send_buf[102]_i_2 
       (.I0(\send_buf[102]_i_3_n_0 ),
        .I1(pc_inst_trigger),
        .I2(\send_buf[102]_i_4_n_0 ),
        .I3(reg_trigger),
        .I4(\send_buf[102]_i_5_n_0 ),
        .O(\send_buf[102]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[102]_i_3 
       (.I0(debug_pc[6]),
        .I1(debug_pc[5]),
        .I2(debug_pc[7]),
        .O(\send_buf[102]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[102]_i_4 
       (.I0(debug_reg_data[18]),
        .I1(debug_reg_data[17]),
        .I2(debug_reg_data[19]),
        .O(\send_buf[102]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[102]_i_5 
       (.I0(debug_alu_result[6]),
        .I1(debug_alu_result[5]),
        .I2(debug_alu_result[7]),
        .O(\send_buf[102]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[104]_i_1 
       (.I0(in6[104]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[104]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[104]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[104]));
  LUT4 #(
    .INIT(16'h9995)) 
    \send_buf[104]_i_2 
       (.I0(debug_pc[8]),
        .I1(debug_pc[11]),
        .I2(debug_pc[9]),
        .I3(debug_pc[10]),
        .O(\send_buf[104]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \send_buf[104]_i_3 
       (.I0(debug_reg_data[20]),
        .I1(\send_buf[110]_i_4_n_0 ),
        .I2(reg_trigger),
        .I3(debug_alu_result[8]),
        .I4(\send_buf[110]_i_5_n_0 ),
        .O(\send_buf[104]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[105]_i_1 
       (.I0(in6[105]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[105]_i_2_n_0 ),
        .I3(\send_buf[105]_i_3_n_0 ),
        .I4(\send_buf[105]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[105]));
  LUT5 #(
    .INIT(32'h3FF73F3F)) 
    \send_buf[105]_i_2 
       (.I0(debug_pc[10]),
        .I1(pc_inst_trigger),
        .I2(debug_pc[9]),
        .I3(debug_pc[8]),
        .I4(debug_pc[11]),
        .O(\send_buf[105]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3000303000200000)) 
    \send_buf[105]_i_3 
       (.I0(debug_reg_data[22]),
        .I1(pc_inst_trigger),
        .I2(reg_trigger),
        .I3(debug_reg_data[20]),
        .I4(debug_reg_data[23]),
        .I5(debug_reg_data[21]),
        .O(\send_buf[105]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C0002000C000C)) 
    \send_buf[105]_i_4 
       (.I0(debug_alu_result[10]),
        .I1(debug_alu_result[9]),
        .I2(pc_inst_trigger),
        .I3(reg_trigger),
        .I4(debug_alu_result[8]),
        .I5(debug_alu_result[11]),
        .O(\send_buf[105]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[106]_i_1 
       (.I0(in6[106]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[106]_i_2_n_0 ),
        .I3(\send_buf[106]_i_3_n_0 ),
        .I4(\send_buf[106]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[106]));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \send_buf[106]_i_2 
       (.I0(debug_reg_data[21]),
        .I1(debug_reg_data[23]),
        .I2(debug_reg_data[20]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_reg_data[22]),
        .O(\send_buf[106]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \send_buf[106]_i_3 
       (.I0(debug_pc[8]),
        .I1(debug_pc[11]),
        .I2(debug_pc[9]),
        .I3(debug_pc[10]),
        .I4(pc_inst_trigger),
        .O(\send_buf[106]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \send_buf[106]_i_4 
       (.I0(debug_alu_result[8]),
        .I1(debug_alu_result[11]),
        .I2(debug_alu_result[9]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[10]),
        .O(\send_buf[106]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[107]_i_1 
       (.I0(in6[107]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[107]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[107]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[107]));
  LUT3 #(
    .INIT(8'hFD)) 
    \send_buf[107]_i_2 
       (.I0(debug_pc[11]),
        .I1(debug_pc[10]),
        .I2(debug_pc[9]),
        .O(\send_buf[107]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FDFFFDFFFDFF)) 
    \send_buf[107]_i_3 
       (.I0(debug_reg_data[23]),
        .I1(debug_reg_data[22]),
        .I2(debug_reg_data[21]),
        .I3(reg_trigger),
        .I4(debug_alu_result[11]),
        .I5(\send_buf[107]_i_4_n_0 ),
        .O(\send_buf[107]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[107]_i_4 
       (.I0(debug_alu_result[9]),
        .I1(debug_alu_result[10]),
        .O(\send_buf[107]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \send_buf[108]_i_1 
       (.I0(\send_buf[110]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[108]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[108]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[109]_i_1 
       (.I0(in6[109]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[110]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[109]));
  LUT2 #(
    .INIT(4'h8)) 
    \send_buf[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(pc_inst_trigger),
        .O(send_buf0_in[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[110]_i_1 
       (.I0(in6[110]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\send_buf[110]_i_2_n_0 ),
        .O(send_buf0_in[110]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \send_buf[110]_i_2 
       (.I0(\send_buf[110]_i_3_n_0 ),
        .I1(pc_inst_trigger),
        .I2(\send_buf[110]_i_4_n_0 ),
        .I3(reg_trigger),
        .I4(\send_buf[110]_i_5_n_0 ),
        .O(\send_buf[110]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[110]_i_3 
       (.I0(debug_pc[10]),
        .I1(debug_pc[9]),
        .I2(debug_pc[11]),
        .O(\send_buf[110]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[110]_i_4 
       (.I0(debug_reg_data[22]),
        .I1(debug_reg_data[21]),
        .I2(debug_reg_data[23]),
        .O(\send_buf[110]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[110]_i_5 
       (.I0(debug_alu_result[10]),
        .I1(debug_alu_result[9]),
        .I2(debug_alu_result[11]),
        .O(\send_buf[110]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[112]_i_1 
       (.I0(in6[112]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[112]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[112]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[112]));
  LUT4 #(
    .INIT(16'h9995)) 
    \send_buf[112]_i_2 
       (.I0(debug_pc[12]),
        .I1(debug_pc[15]),
        .I2(debug_pc[13]),
        .I3(debug_pc[14]),
        .O(\send_buf[112]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \send_buf[112]_i_3 
       (.I0(debug_reg_data[24]),
        .I1(\send_buf[118]_i_4_n_0 ),
        .I2(reg_trigger),
        .I3(debug_alu_result[12]),
        .I4(\send_buf[118]_i_5_n_0 ),
        .O(\send_buf[112]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[113]_i_1 
       (.I0(in6[113]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[113]_i_2_n_0 ),
        .I3(\send_buf[113]_i_3_n_0 ),
        .I4(\send_buf[113]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[113]));
  LUT5 #(
    .INIT(32'h3FF73F3F)) 
    \send_buf[113]_i_2 
       (.I0(debug_pc[14]),
        .I1(pc_inst_trigger),
        .I2(debug_pc[13]),
        .I3(debug_pc[12]),
        .I4(debug_pc[15]),
        .O(\send_buf[113]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3000300000203000)) 
    \send_buf[113]_i_3 
       (.I0(debug_reg_data[26]),
        .I1(pc_inst_trigger),
        .I2(reg_trigger),
        .I3(debug_reg_data[25]),
        .I4(debug_reg_data[27]),
        .I5(debug_reg_data[24]),
        .O(\send_buf[113]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C0002000C000C)) 
    \send_buf[113]_i_4 
       (.I0(debug_alu_result[14]),
        .I1(debug_alu_result[13]),
        .I2(pc_inst_trigger),
        .I3(reg_trigger),
        .I4(debug_alu_result[12]),
        .I5(debug_alu_result[15]),
        .O(\send_buf[113]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[114]_i_1 
       (.I0(in6[114]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[114]_i_2_n_0 ),
        .I3(\send_buf[114]_i_3_n_0 ),
        .I4(\send_buf[114]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[114]));
  LUT5 #(
    .INIT(32'h04FFFFFF)) 
    \send_buf[114]_i_2 
       (.I0(debug_pc[12]),
        .I1(debug_pc[15]),
        .I2(debug_pc[13]),
        .I3(debug_pc[14]),
        .I4(pc_inst_trigger),
        .O(\send_buf[114]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \send_buf[114]_i_3 
       (.I0(debug_reg_data[24]),
        .I1(debug_reg_data[27]),
        .I2(debug_reg_data[25]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_reg_data[26]),
        .O(\send_buf[114]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \send_buf[114]_i_4 
       (.I0(debug_alu_result[12]),
        .I1(debug_alu_result[15]),
        .I2(debug_alu_result[13]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[14]),
        .O(\send_buf[114]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[115]_i_1 
       (.I0(in6[115]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[115]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[115]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[115]));
  LUT3 #(
    .INIT(8'hFD)) 
    \send_buf[115]_i_2 
       (.I0(debug_pc[15]),
        .I1(debug_pc[14]),
        .I2(debug_pc[13]),
        .O(\send_buf[115]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FDFFFDFFFDFF)) 
    \send_buf[115]_i_3 
       (.I0(debug_reg_data[27]),
        .I1(debug_reg_data[26]),
        .I2(debug_reg_data[25]),
        .I3(reg_trigger),
        .I4(debug_alu_result[15]),
        .I5(\send_buf[115]_i_4_n_0 ),
        .O(\send_buf[115]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[115]_i_4 
       (.I0(debug_alu_result[13]),
        .I1(debug_alu_result[14]),
        .O(\send_buf[115]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \send_buf[116]_i_1 
       (.I0(\send_buf[118]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[116]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[116]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[117]_i_1 
       (.I0(in6[117]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[118]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[117]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[118]_i_1 
       (.I0(in6[118]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\send_buf[118]_i_2_n_0 ),
        .O(send_buf0_in[118]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \send_buf[118]_i_2 
       (.I0(\send_buf[118]_i_3_n_0 ),
        .I1(pc_inst_trigger),
        .I2(\send_buf[118]_i_4_n_0 ),
        .I3(reg_trigger),
        .I4(\send_buf[118]_i_5_n_0 ),
        .O(\send_buf[118]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[118]_i_3 
       (.I0(debug_pc[14]),
        .I1(debug_pc[13]),
        .I2(debug_pc[15]),
        .O(\send_buf[118]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[118]_i_4 
       (.I0(debug_reg_data[26]),
        .I1(debug_reg_data[25]),
        .I2(debug_reg_data[27]),
        .O(\send_buf[118]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[118]_i_5 
       (.I0(debug_alu_result[14]),
        .I1(debug_alu_result[13]),
        .I2(debug_alu_result[15]),
        .O(\send_buf[118]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[11]_i_1 
       (.I0(pc_inst_trigger),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[11]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[11]));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[120]_i_1 
       (.I0(in6[120]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[120]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[120]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[120]));
  LUT4 #(
    .INIT(16'h9995)) 
    \send_buf[120]_i_2 
       (.I0(debug_pc[16]),
        .I1(debug_pc[19]),
        .I2(debug_pc[17]),
        .I3(debug_pc[18]),
        .O(\send_buf[120]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \send_buf[120]_i_3 
       (.I0(debug_reg_data[28]),
        .I1(\send_buf[126]_i_4_n_0 ),
        .I2(reg_trigger),
        .I3(debug_alu_result[16]),
        .I4(\send_buf[126]_i_5_n_0 ),
        .O(\send_buf[120]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[121]_i_1 
       (.I0(in6[121]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[121]_i_2_n_0 ),
        .I3(\send_buf[121]_i_3_n_0 ),
        .I4(\send_buf[121]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[121]));
  LUT5 #(
    .INIT(32'h3FF73F3F)) 
    \send_buf[121]_i_2 
       (.I0(debug_pc[18]),
        .I1(pc_inst_trigger),
        .I2(debug_pc[17]),
        .I3(debug_pc[16]),
        .I4(debug_pc[19]),
        .O(\send_buf[121]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3000303000200000)) 
    \send_buf[121]_i_3 
       (.I0(debug_reg_data[30]),
        .I1(pc_inst_trigger),
        .I2(reg_trigger),
        .I3(debug_reg_data[28]),
        .I4(debug_reg_data[31]),
        .I5(debug_reg_data[29]),
        .O(\send_buf[121]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C0002000C000C)) 
    \send_buf[121]_i_4 
       (.I0(debug_alu_result[18]),
        .I1(debug_alu_result[17]),
        .I2(pc_inst_trigger),
        .I3(reg_trigger),
        .I4(debug_alu_result[16]),
        .I5(debug_alu_result[19]),
        .O(\send_buf[121]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[122]_i_1 
       (.I0(in6[122]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[122]_i_2_n_0 ),
        .I3(\send_buf[122]_i_3_n_0 ),
        .I4(\send_buf[122]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[122]));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \send_buf[122]_i_2 
       (.I0(debug_reg_data[29]),
        .I1(debug_reg_data[31]),
        .I2(debug_reg_data[28]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_reg_data[30]),
        .O(\send_buf[122]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \send_buf[122]_i_3 
       (.I0(debug_pc[16]),
        .I1(debug_pc[19]),
        .I2(debug_pc[17]),
        .I3(debug_pc[18]),
        .I4(pc_inst_trigger),
        .O(\send_buf[122]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \send_buf[122]_i_4 
       (.I0(debug_alu_result[16]),
        .I1(debug_alu_result[19]),
        .I2(debug_alu_result[17]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[18]),
        .O(\send_buf[122]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[123]_i_1 
       (.I0(in6[123]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[123]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[123]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[123]));
  LUT3 #(
    .INIT(8'hFD)) 
    \send_buf[123]_i_2 
       (.I0(debug_pc[19]),
        .I1(debug_pc[18]),
        .I2(debug_pc[17]),
        .O(\send_buf[123]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FDFFFDFFFDFF)) 
    \send_buf[123]_i_3 
       (.I0(debug_reg_data[31]),
        .I1(debug_reg_data[30]),
        .I2(debug_reg_data[29]),
        .I3(reg_trigger),
        .I4(debug_alu_result[19]),
        .I5(\send_buf[123]_i_4_n_0 ),
        .O(\send_buf[123]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[123]_i_4 
       (.I0(debug_alu_result[17]),
        .I1(debug_alu_result[18]),
        .O(\send_buf[123]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \send_buf[124]_i_1 
       (.I0(\send_buf[126]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[124]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[124]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[125]_i_1 
       (.I0(in6[125]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[126]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[125]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[126]_i_1 
       (.I0(in6[126]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\send_buf[126]_i_2_n_0 ),
        .O(send_buf0_in[126]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \send_buf[126]_i_2 
       (.I0(\send_buf[126]_i_3_n_0 ),
        .I1(pc_inst_trigger),
        .I2(\send_buf[126]_i_4_n_0 ),
        .I3(reg_trigger),
        .I4(\send_buf[126]_i_5_n_0 ),
        .O(\send_buf[126]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[126]_i_3 
       (.I0(debug_pc[18]),
        .I1(debug_pc[17]),
        .I2(debug_pc[19]),
        .O(\send_buf[126]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[126]_i_4 
       (.I0(debug_reg_data[30]),
        .I1(debug_reg_data[29]),
        .I2(debug_reg_data[31]),
        .O(\send_buf[126]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[126]_i_5 
       (.I0(debug_alu_result[18]),
        .I1(debug_alu_result[17]),
        .I2(debug_alu_result[19]),
        .O(\send_buf[126]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[128]_i_1 
       (.I0(in6[128]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[128]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[128]));
  LUT6 #(
    .INIT(64'hFFED00ED00EDFFED)) 
    \send_buf[128]_i_2 
       (.I0(\send_buf[128]_i_3_n_0 ),
        .I1(reg_trigger),
        .I2(debug_alu_result[20]),
        .I3(pc_inst_trigger),
        .I4(debug_pc[20]),
        .I5(\send_buf[132]_i_2_n_0 ),
        .O(\send_buf[128]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[128]_i_3 
       (.I0(debug_alu_result[23]),
        .I1(debug_alu_result[22]),
        .I2(debug_alu_result[21]),
        .O(\send_buf[128]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[129]_i_1 
       (.I0(in6[129]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[129]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[129]));
  LUT6 #(
    .INIT(64'h0220022222222222)) 
    \send_buf[129]_i_2 
       (.I0(\send_buf[129]_i_3_n_0 ),
        .I1(\send_buf[129]_i_4_n_0 ),
        .I2(\send_buf[129]_i_5_n_0 ),
        .I3(debug_pc[21]),
        .I4(debug_pc[22]),
        .I5(pc_inst_trigger),
        .O(\send_buf[129]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \send_buf[129]_i_3 
       (.I0(debug_alu_result[20]),
        .I1(debug_alu_result[23]),
        .I2(debug_alu_result[21]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[22]),
        .O(\send_buf[129]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10110000)) 
    \send_buf[129]_i_4 
       (.I0(pc_inst_trigger),
        .I1(reg_trigger),
        .I2(debug_alu_result[20]),
        .I3(debug_alu_result[23]),
        .I4(debug_alu_result[21]),
        .O(\send_buf[129]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \send_buf[129]_i_5 
       (.I0(debug_pc[20]),
        .I1(debug_pc[23]),
        .O(\send_buf[129]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \send_buf[130]_i_1 
       (.I0(in6[130]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[130]_i_2_n_0 ),
        .I3(\send_buf[130]_i_3_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[130]));
  LUT5 #(
    .INIT(32'h04FFFFFF)) 
    \send_buf[130]_i_2 
       (.I0(debug_pc[20]),
        .I1(debug_pc[23]),
        .I2(debug_pc[21]),
        .I3(debug_pc[22]),
        .I4(pc_inst_trigger),
        .O(\send_buf[130]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \send_buf[130]_i_3 
       (.I0(debug_alu_result[20]),
        .I1(debug_alu_result[23]),
        .I2(debug_alu_result[21]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[22]),
        .O(\send_buf[130]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \send_buf[131]_i_1 
       (.I0(in6[131]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_alu_result[23]),
        .I3(\send_buf[132]_i_3_n_0 ),
        .I4(\send_buf[131]_i_2_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[131]));
  LUT4 #(
    .INIT(16'h0008)) 
    \send_buf[131]_i_2 
       (.I0(pc_inst_trigger),
        .I1(debug_pc[23]),
        .I2(debug_pc[22]),
        .I3(debug_pc[21]),
        .O(\send_buf[131]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F8FFFF88888888)) 
    \send_buf[132]_i_1 
       (.I0(in6[132]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(pc_inst_trigger),
        .I3(\send_buf[132]_i_2_n_0 ),
        .I4(\send_buf[132]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[132]));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[132]_i_2 
       (.I0(debug_pc[23]),
        .I1(debug_pc[22]),
        .I2(debug_pc[21]),
        .O(\send_buf[132]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \send_buf[132]_i_3 
       (.I0(debug_alu_result[21]),
        .I1(debug_alu_result[22]),
        .I2(debug_alu_result[23]),
        .I3(pc_inst_trigger),
        .I4(reg_trigger),
        .O(\send_buf[132]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[133]_i_1 
       (.I0(in6[133]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[134]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[133]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[134]_i_1 
       (.I0(in6[134]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\send_buf[134]_i_2_n_0 ),
        .O(send_buf0_in[134]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CCC0)) 
    \send_buf[134]_i_2 
       (.I0(\send_buf[132]_i_2_n_0 ),
        .I1(debug_alu_result[23]),
        .I2(debug_alu_result[22]),
        .I3(debug_alu_result[21]),
        .I4(reg_trigger),
        .I5(pc_inst_trigger),
        .O(\send_buf[134]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[136]_i_1 
       (.I0(in6[136]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[136]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[136]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[136]));
  LUT4 #(
    .INIT(16'h9995)) 
    \send_buf[136]_i_2 
       (.I0(debug_pc[24]),
        .I1(debug_pc[27]),
        .I2(debug_pc[25]),
        .I3(debug_pc[26]),
        .O(\send_buf[136]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \send_buf[136]_i_3 
       (.I0(debug_reg_addr[0]),
        .I1(\send_buf[142]_i_4_n_0 ),
        .I2(reg_trigger),
        .I3(debug_alu_result[24]),
        .I4(\send_buf[142]_i_5_n_0 ),
        .O(\send_buf[136]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[137]_i_1 
       (.I0(in6[137]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[137]_i_2_n_0 ),
        .I3(\send_buf[137]_i_3_n_0 ),
        .I4(\send_buf[137]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[137]));
  LUT5 #(
    .INIT(32'h3FF73F3F)) 
    \send_buf[137]_i_2 
       (.I0(debug_pc[26]),
        .I1(pc_inst_trigger),
        .I2(debug_pc[25]),
        .I3(debug_pc[24]),
        .I4(debug_pc[27]),
        .O(\send_buf[137]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3000303000200000)) 
    \send_buf[137]_i_3 
       (.I0(debug_reg_addr[2]),
        .I1(pc_inst_trigger),
        .I2(reg_trigger),
        .I3(debug_reg_addr[0]),
        .I4(debug_reg_addr[3]),
        .I5(debug_reg_addr[1]),
        .O(\send_buf[137]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C0002000C000C)) 
    \send_buf[137]_i_4 
       (.I0(debug_alu_result[26]),
        .I1(debug_alu_result[25]),
        .I2(pc_inst_trigger),
        .I3(reg_trigger),
        .I4(debug_alu_result[24]),
        .I5(debug_alu_result[27]),
        .O(\send_buf[137]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[138]_i_1 
       (.I0(in6[138]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[138]_i_2_n_0 ),
        .I3(\send_buf[138]_i_3_n_0 ),
        .I4(\send_buf[138]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[138]));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \send_buf[138]_i_2 
       (.I0(debug_reg_addr[1]),
        .I1(debug_reg_addr[3]),
        .I2(debug_reg_addr[0]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_reg_addr[2]),
        .O(\send_buf[138]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \send_buf[138]_i_3 
       (.I0(debug_pc[24]),
        .I1(debug_pc[27]),
        .I2(debug_pc[25]),
        .I3(debug_pc[26]),
        .I4(pc_inst_trigger),
        .O(\send_buf[138]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \send_buf[138]_i_4 
       (.I0(debug_alu_result[24]),
        .I1(debug_alu_result[27]),
        .I2(debug_alu_result[25]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[26]),
        .O(\send_buf[138]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[139]_i_1 
       (.I0(in6[139]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[139]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[139]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[139]));
  LUT3 #(
    .INIT(8'hFD)) 
    \send_buf[139]_i_2 
       (.I0(debug_pc[27]),
        .I1(debug_pc[26]),
        .I2(debug_pc[25]),
        .O(\send_buf[139]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FDFFFDFFFDFF)) 
    \send_buf[139]_i_3 
       (.I0(debug_reg_addr[3]),
        .I1(debug_reg_addr[2]),
        .I2(debug_reg_addr[1]),
        .I3(reg_trigger),
        .I4(debug_alu_result[27]),
        .I5(\send_buf[139]_i_4_n_0 ),
        .O(\send_buf[139]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[139]_i_4 
       (.I0(debug_alu_result[25]),
        .I1(debug_alu_result[26]),
        .O(\send_buf[139]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \send_buf[140]_i_1 
       (.I0(\send_buf[142]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[140]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[140]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[141]_i_1 
       (.I0(in6[141]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[142]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[141]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[142]_i_1 
       (.I0(in6[142]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\send_buf[142]_i_2_n_0 ),
        .O(send_buf0_in[142]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \send_buf[142]_i_2 
       (.I0(\send_buf[142]_i_3_n_0 ),
        .I1(pc_inst_trigger),
        .I2(\send_buf[142]_i_4_n_0 ),
        .I3(reg_trigger),
        .I4(\send_buf[142]_i_5_n_0 ),
        .O(\send_buf[142]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[142]_i_3 
       (.I0(debug_pc[26]),
        .I1(debug_pc[25]),
        .I2(debug_pc[27]),
        .O(\send_buf[142]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[142]_i_4 
       (.I0(debug_reg_addr[2]),
        .I1(debug_reg_addr[1]),
        .I2(debug_reg_addr[3]),
        .O(\send_buf[142]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[142]_i_5 
       (.I0(debug_alu_result[26]),
        .I1(debug_alu_result[25]),
        .I2(debug_alu_result[27]),
        .O(\send_buf[142]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[144]_i_1 
       (.I0(in6[144]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[144]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[144]));
  LUT6 #(
    .INIT(64'h00000000FF0FFF66)) 
    \send_buf[144]_i_2 
       (.I0(debug_alu_result[28]),
        .I1(\send_buf[150]_i_4_n_0 ),
        .I2(debug_reg_addr[4]),
        .I3(pc_inst_trigger),
        .I4(reg_trigger),
        .I5(\send_buf[144]_i_3_n_0 ),
        .O(\send_buf[144]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA800)) 
    \send_buf[144]_i_3 
       (.I0(pc_inst_trigger),
        .I1(debug_pc[30]),
        .I2(debug_pc[29]),
        .I3(debug_pc[31]),
        .I4(debug_pc[28]),
        .O(\send_buf[144]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[145]_i_1 
       (.I0(in6[145]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[145]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[145]));
  LUT6 #(
    .INIT(64'h0220022222222222)) 
    \send_buf[145]_i_2 
       (.I0(\send_buf[145]_i_3_n_0 ),
        .I1(\send_buf[145]_i_4_n_0 ),
        .I2(\send_buf[145]_i_5_n_0 ),
        .I3(debug_pc[29]),
        .I4(debug_pc[30]),
        .I5(pc_inst_trigger),
        .O(\send_buf[145]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \send_buf[145]_i_3 
       (.I0(debug_alu_result[28]),
        .I1(debug_alu_result[31]),
        .I2(debug_alu_result[29]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[30]),
        .O(\send_buf[145]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10110000)) 
    \send_buf[145]_i_4 
       (.I0(pc_inst_trigger),
        .I1(reg_trigger),
        .I2(debug_alu_result[28]),
        .I3(debug_alu_result[31]),
        .I4(debug_alu_result[29]),
        .O(\send_buf[145]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \send_buf[145]_i_5 
       (.I0(debug_pc[28]),
        .I1(debug_pc[31]),
        .O(\send_buf[145]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \send_buf[146]_i_1 
       (.I0(in6[146]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[146]_i_2_n_0 ),
        .I3(\send_buf[146]_i_3_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[146]));
  LUT5 #(
    .INIT(32'h04FFFFFF)) 
    \send_buf[146]_i_2 
       (.I0(debug_pc[28]),
        .I1(debug_pc[31]),
        .I2(debug_pc[29]),
        .I3(debug_pc[30]),
        .I4(pc_inst_trigger),
        .O(\send_buf[146]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \send_buf[146]_i_3 
       (.I0(debug_alu_result[28]),
        .I1(debug_alu_result[31]),
        .I2(debug_alu_result[29]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[30]),
        .O(\send_buf[146]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \send_buf[147]_i_1 
       (.I0(\FSM_onehot_state[1]_i_2_n_0 ),
        .I1(debug_alu_result[30]),
        .I2(debug_alu_result[29]),
        .I3(debug_alu_result[31]),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\send_buf[147]_i_2_n_0 ),
        .O(send_buf0_in[147]));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \send_buf[147]_i_2 
       (.I0(in6[147]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_pc[31]),
        .I3(debug_pc[30]),
        .I4(debug_pc[29]),
        .I5(send_buf0_in[8]),
        .O(\send_buf[147]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \send_buf[148]_i_1 
       (.I0(\send_buf[150]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[148]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[148]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[149]_i_1 
       (.I0(in6[149]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[150]_i_3_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[149]));
  LUT6 #(
    .INIT(64'h000000008A8AFF8A)) 
    \send_buf[150]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(alu_trigger),
        .I2(\FSM_onehot_state[1]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(tx_busy),
        .I5(reset),
        .O(\send_buf[150]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[150]_i_2 
       (.I0(in6[150]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\send_buf[150]_i_3_n_0 ),
        .O(send_buf0_in[150]));
  LUT6 #(
    .INIT(64'hE0E0E0E0000000FF)) 
    \send_buf[150]_i_3 
       (.I0(debug_pc[30]),
        .I1(debug_pc[29]),
        .I2(debug_pc[31]),
        .I3(\send_buf[150]_i_4_n_0 ),
        .I4(reg_trigger),
        .I5(pc_inst_trigger),
        .O(\send_buf[150]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[150]_i_4 
       (.I0(debug_alu_result[30]),
        .I1(debug_alu_result[29]),
        .I2(debug_alu_result[31]),
        .O(\send_buf[150]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF404040)) 
    \send_buf[16]_i_1 
       (.I0(debug_instruction[3]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(pc_inst_trigger),
        .I3(in6[16]),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[17]_i_1 
       (.I0(pc_inst_trigger),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[17]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[17]));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \send_buf[18]_i_1 
       (.I0(in6[18]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(pc_inst_trigger),
        .I4(debug_instruction[2]),
        .O(send_buf0_in[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \send_buf[19]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(in6[19]),
        .O(send_buf0_in[19]));
  LUT3 #(
    .INIT(8'h08)) 
    \send_buf[21]_i_1 
       (.I0(pc_inst_trigger),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(debug_instruction[3]),
        .O(send_buf0_in[20]));
  LUT3 #(
    .INIT(8'h80)) 
    \send_buf[22]_i_1 
       (.I0(debug_instruction[3]),
        .I1(pc_inst_trigger),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[22]));
  LUT6 #(
    .INIT(64'h8888F888F8888888)) 
    \send_buf[24]_i_1 
       (.I0(in6[24]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[24]_i_2_n_0 ),
        .I5(debug_instruction[4]),
        .O(send_buf0_in[24]));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[24]_i_2 
       (.I0(debug_instruction[7]),
        .I1(debug_instruction[6]),
        .I2(debug_instruction[5]),
        .O(\send_buf[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0C0C0EAC0)) 
    \send_buf[25]_i_1 
       (.I0(debug_instruction[6]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(in6[25]),
        .I3(send_buf0_in[8]),
        .I4(\send_buf[25]_i_2_n_0 ),
        .I5(debug_instruction[5]),
        .O(send_buf0_in[25]));
  LUT2 #(
    .INIT(4'hB)) 
    \send_buf[25]_i_2 
       (.I0(debug_instruction[4]),
        .I1(debug_instruction[7]),
        .O(\send_buf[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F888F8F)) 
    \send_buf[26]_i_1 
       (.I0(in6[26]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[26]_i_2_n_0 ),
        .I3(debug_instruction[5]),
        .I4(debug_instruction[7]),
        .I5(debug_instruction[4]),
        .O(send_buf0_in[26]));
  LUT3 #(
    .INIT(8'h7F)) 
    \send_buf[26]_i_2 
       (.I0(debug_instruction[6]),
        .I1(pc_inst_trigger),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\send_buf[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \send_buf[27]_i_1 
       (.I0(in6[27]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(send_buf0_in[8]),
        .I3(debug_instruction[5]),
        .I4(debug_instruction[6]),
        .I5(debug_instruction[7]),
        .O(send_buf0_in[27]));
  LUT6 #(
    .INIT(64'hFFFF570057005700)) 
    \send_buf[28]_i_1 
       (.I0(debug_instruction[7]),
        .I1(debug_instruction[6]),
        .I2(debug_instruction[5]),
        .I3(send_buf0_in[8]),
        .I4(in6[28]),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[28]));
  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \send_buf[29]_i_1 
       (.I0(in6[29]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_instruction[7]),
        .I3(debug_instruction[6]),
        .I4(debug_instruction[5]),
        .I5(send_buf0_in[8]),
        .O(send_buf0_in[29]));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \send_buf[30]_i_1 
       (.I0(in6[30]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(send_buf0_in[8]),
        .I3(debug_instruction[7]),
        .I4(debug_instruction[6]),
        .I5(debug_instruction[5]),
        .O(send_buf0_in[30]));
  LUT6 #(
    .INIT(64'h8888F888F8888888)) 
    \send_buf[32]_i_1 
       (.I0(in6[32]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[32]_i_2_n_0 ),
        .I5(debug_instruction[8]),
        .O(send_buf0_in[32]));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[32]_i_2 
       (.I0(debug_instruction[11]),
        .I1(debug_instruction[10]),
        .I2(debug_instruction[9]),
        .O(\send_buf[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0C0C0EAC0)) 
    \send_buf[33]_i_1 
       (.I0(debug_instruction[10]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(in6[33]),
        .I3(send_buf0_in[8]),
        .I4(\send_buf[33]_i_2_n_0 ),
        .I5(debug_instruction[9]),
        .O(send_buf0_in[33]));
  LUT2 #(
    .INIT(4'hB)) 
    \send_buf[33]_i_2 
       (.I0(debug_instruction[8]),
        .I1(debug_instruction[11]),
        .O(\send_buf[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F888F8F)) 
    \send_buf[34]_i_1 
       (.I0(in6[34]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[34]_i_2_n_0 ),
        .I3(debug_instruction[9]),
        .I4(debug_instruction[11]),
        .I5(debug_instruction[8]),
        .O(send_buf0_in[34]));
  LUT3 #(
    .INIT(8'h7F)) 
    \send_buf[34]_i_2 
       (.I0(debug_instruction[10]),
        .I1(pc_inst_trigger),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\send_buf[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \send_buf[35]_i_1 
       (.I0(in6[35]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(send_buf0_in[8]),
        .I3(debug_instruction[9]),
        .I4(debug_instruction[10]),
        .I5(debug_instruction[11]),
        .O(send_buf0_in[35]));
  LUT6 #(
    .INIT(64'hFFFF570057005700)) 
    \send_buf[36]_i_1 
       (.I0(debug_instruction[11]),
        .I1(debug_instruction[10]),
        .I2(debug_instruction[9]),
        .I3(send_buf0_in[8]),
        .I4(in6[36]),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[36]));
  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \send_buf[37]_i_1 
       (.I0(in6[37]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_instruction[11]),
        .I3(debug_instruction[10]),
        .I4(debug_instruction[9]),
        .I5(send_buf0_in[8]),
        .O(send_buf0_in[37]));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \send_buf[38]_i_1 
       (.I0(in6[38]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(send_buf0_in[8]),
        .I3(debug_instruction[11]),
        .I4(debug_instruction[10]),
        .I5(debug_instruction[9]),
        .O(send_buf0_in[38]));
  LUT6 #(
    .INIT(64'h8888F888F8888888)) 
    \send_buf[40]_i_1 
       (.I0(in6[40]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[40]_i_2_n_0 ),
        .I5(debug_instruction[12]),
        .O(send_buf0_in[40]));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[40]_i_2 
       (.I0(debug_instruction[15]),
        .I1(debug_instruction[14]),
        .I2(debug_instruction[13]),
        .O(\send_buf[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0C0C0EAC0)) 
    \send_buf[41]_i_1 
       (.I0(debug_instruction[14]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(in6[41]),
        .I3(send_buf0_in[8]),
        .I4(\send_buf[41]_i_2_n_0 ),
        .I5(debug_instruction[13]),
        .O(send_buf0_in[41]));
  LUT2 #(
    .INIT(4'hB)) 
    \send_buf[41]_i_2 
       (.I0(debug_instruction[12]),
        .I1(debug_instruction[15]),
        .O(\send_buf[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F888F8F)) 
    \send_buf[42]_i_1 
       (.I0(in6[42]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[42]_i_2_n_0 ),
        .I3(debug_instruction[13]),
        .I4(debug_instruction[15]),
        .I5(debug_instruction[12]),
        .O(send_buf0_in[42]));
  LUT3 #(
    .INIT(8'h7F)) 
    \send_buf[42]_i_2 
       (.I0(debug_instruction[14]),
        .I1(pc_inst_trigger),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\send_buf[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \send_buf[43]_i_1 
       (.I0(in6[43]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(send_buf0_in[8]),
        .I3(debug_instruction[13]),
        .I4(debug_instruction[14]),
        .I5(debug_instruction[15]),
        .O(send_buf0_in[43]));
  LUT6 #(
    .INIT(64'hFFFF570057005700)) 
    \send_buf[44]_i_1 
       (.I0(debug_instruction[15]),
        .I1(debug_instruction[14]),
        .I2(debug_instruction[13]),
        .I3(send_buf0_in[8]),
        .I4(in6[44]),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[44]));
  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \send_buf[45]_i_1 
       (.I0(in6[45]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_instruction[15]),
        .I3(debug_instruction[14]),
        .I4(debug_instruction[13]),
        .I5(send_buf0_in[8]),
        .O(send_buf0_in[45]));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \send_buf[46]_i_1 
       (.I0(in6[46]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(send_buf0_in[8]),
        .I3(debug_instruction[15]),
        .I4(debug_instruction[14]),
        .I5(debug_instruction[13]),
        .O(send_buf0_in[46]));
  LUT6 #(
    .INIT(64'h8888F888F8888888)) 
    \send_buf[48]_i_1 
       (.I0(in6[48]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[48]_i_2_n_0 ),
        .I5(debug_instruction[16]),
        .O(send_buf0_in[48]));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[48]_i_2 
       (.I0(debug_instruction[19]),
        .I1(debug_instruction[18]),
        .I2(debug_instruction[17]),
        .O(\send_buf[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    \send_buf[49]_i_1 
       (.I0(in6[49]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(pc_inst_trigger),
        .I3(reg_trigger),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\send_buf[49]_i_2_n_0 ),
        .O(send_buf0_in[49]));
  LUT5 #(
    .INIT(32'hF33BF3F3)) 
    \send_buf[49]_i_2 
       (.I0(debug_instruction[18]),
        .I1(pc_inst_trigger),
        .I2(debug_instruction[17]),
        .I3(debug_instruction[16]),
        .I4(debug_instruction[19]),
        .O(\send_buf[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \send_buf[50]_i_1 
       (.I0(in6[50]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_instruction[18]),
        .I3(pc_inst_trigger),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\send_buf[50]_i_2_n_0 ),
        .O(send_buf0_in[50]));
  LUT3 #(
    .INIT(8'hEF)) 
    \send_buf[50]_i_2 
       (.I0(debug_instruction[17]),
        .I1(debug_instruction[16]),
        .I2(debug_instruction[19]),
        .O(\send_buf[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \send_buf[51]_i_1 
       (.I0(debug_instruction[19]),
        .I1(\send_buf[51]_i_2_n_0 ),
        .I2(send_buf0_in[8]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(in6[51]),
        .I5(\send_buf[86]_i_2_n_0 ),
        .O(send_buf0_in[51]));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[51]_i_2 
       (.I0(debug_instruction[17]),
        .I1(debug_instruction[18]),
        .O(\send_buf[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF570057005700)) 
    \send_buf[52]_i_1 
       (.I0(debug_instruction[19]),
        .I1(debug_instruction[18]),
        .I2(debug_instruction[17]),
        .I3(send_buf0_in[8]),
        .I4(in6[52]),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[52]));
  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \send_buf[53]_i_1 
       (.I0(in6[53]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_instruction[19]),
        .I3(debug_instruction[18]),
        .I4(debug_instruction[17]),
        .I5(send_buf0_in[8]),
        .O(send_buf0_in[53]));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \send_buf[54]_i_1 
       (.I0(in6[54]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(send_buf0_in[8]),
        .I3(debug_instruction[19]),
        .I4(debug_instruction[18]),
        .I5(debug_instruction[17]),
        .O(send_buf0_in[54]));
  LUT6 #(
    .INIT(64'hFFFFFF60FF60FF60)) 
    \send_buf[56]_i_1 
       (.I0(debug_instruction[20]),
        .I1(\send_buf[56]_i_2_n_0 ),
        .I2(send_buf0_in[8]),
        .I3(\send_buf[86]_i_2_n_0 ),
        .I4(in6[56]),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[56]));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[56]_i_2 
       (.I0(debug_instruction[23]),
        .I1(debug_instruction[22]),
        .I2(debug_instruction[21]),
        .O(\send_buf[56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF908090809080)) 
    \send_buf[57]_i_1 
       (.I0(\send_buf[57]_i_2_n_0 ),
        .I1(debug_instruction[21]),
        .I2(send_buf0_in[8]),
        .I3(debug_instruction[22]),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(in6[57]),
        .O(send_buf0_in[57]));
  LUT2 #(
    .INIT(4'hB)) 
    \send_buf[57]_i_2 
       (.I0(debug_instruction[20]),
        .I1(debug_instruction[23]),
        .O(\send_buf[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \send_buf[58]_i_1 
       (.I0(debug_instruction[22]),
        .I1(send_buf0_in[8]),
        .I2(\send_buf[58]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(in6[58]),
        .I5(\send_buf[86]_i_2_n_0 ),
        .O(send_buf0_in[58]));
  LUT3 #(
    .INIT(8'hFB)) 
    \send_buf[58]_i_2 
       (.I0(debug_instruction[21]),
        .I1(debug_instruction[23]),
        .I2(debug_instruction[20]),
        .O(\send_buf[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \send_buf[59]_i_1 
       (.I0(debug_instruction[23]),
        .I1(\send_buf[59]_i_2_n_0 ),
        .I2(send_buf0_in[8]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(in6[59]),
        .I5(\send_buf[86]_i_2_n_0 ),
        .O(send_buf0_in[59]));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[59]_i_2 
       (.I0(debug_instruction[21]),
        .I1(debug_instruction[22]),
        .O(\send_buf[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF570057005700)) 
    \send_buf[60]_i_1 
       (.I0(debug_instruction[23]),
        .I1(debug_instruction[22]),
        .I2(debug_instruction[21]),
        .I3(send_buf0_in[8]),
        .I4(in6[60]),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[60]));
  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \send_buf[61]_i_1 
       (.I0(in6[61]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_instruction[23]),
        .I3(debug_instruction[22]),
        .I4(debug_instruction[21]),
        .I5(send_buf0_in[8]),
        .O(send_buf0_in[61]));
  LUT6 #(
    .INIT(64'hF8F8F88888888888)) 
    \send_buf[62]_i_1 
       (.I0(in6[62]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_instruction[23]),
        .I3(debug_instruction[22]),
        .I4(debug_instruction[21]),
        .I5(send_buf0_in[8]),
        .O(send_buf0_in[62]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[64]_i_1 
       (.I0(in6[64]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[64]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[64]));
  LUT6 #(
    .INIT(64'h9F9F909F909F9F9F)) 
    \send_buf[64]_i_2 
       (.I0(debug_instruction[27]),
        .I1(debug_instruction[24]),
        .I2(pc_inst_trigger),
        .I3(reg_trigger),
        .I4(\send_buf[70]_i_4_n_0 ),
        .I5(debug_reg_data[0]),
        .O(\send_buf[64]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800000)) 
    \send_buf[65]_i_1 
       (.I0(debug_instruction[24]),
        .I1(pc_inst_trigger),
        .I2(debug_instruction[27]),
        .I3(\send_buf[65]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\send_buf[65]_i_3_n_0 ),
        .O(send_buf0_in[65]));
  LUT5 #(
    .INIT(32'h40440000)) 
    \send_buf[65]_i_2 
       (.I0(pc_inst_trigger),
        .I1(reg_trigger),
        .I2(debug_reg_data[0]),
        .I3(debug_reg_data[3]),
        .I4(debug_reg_data[1]),
        .O(\send_buf[65]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888F8888)) 
    \send_buf[65]_i_3 
       (.I0(in6[65]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[66]_i_2_n_0 ),
        .I3(debug_reg_data[1]),
        .I4(debug_reg_data[3]),
        .I5(debug_reg_data[0]),
        .O(\send_buf[65]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF111F111F111)) 
    \send_buf[66]_i_1 
       (.I0(\send_buf[66]_i_2_n_0 ),
        .I1(\send_buf[66]_i_3_n_0 ),
        .I2(debug_instruction[26]),
        .I3(send_buf0_in[8]),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(in6[66]),
        .O(send_buf0_in[66]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \send_buf[66]_i_2 
       (.I0(debug_reg_data[2]),
        .I1(pc_inst_trigger),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(reg_trigger),
        .O(\send_buf[66]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \send_buf[66]_i_3 
       (.I0(debug_reg_data[1]),
        .I1(debug_reg_data[3]),
        .I2(debug_reg_data[0]),
        .O(\send_buf[66]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \send_buf[67]_i_1 
       (.I0(in6[67]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_reg_data[1]),
        .I3(debug_reg_data[2]),
        .I4(debug_reg_data[3]),
        .I5(\send_buf[86]_i_2_n_0 ),
        .O(send_buf0_in[67]));
  LUT6 #(
    .INIT(64'hFFFF4F444F444F44)) 
    \send_buf[68]_i_1 
       (.I0(debug_instruction[27]),
        .I1(send_buf0_in[8]),
        .I2(\send_buf[70]_i_4_n_0 ),
        .I3(\send_buf[86]_i_2_n_0 ),
        .I4(in6[68]),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[68]));
  LUT6 #(
    .INIT(64'h8F88FFFF8F888F88)) 
    \send_buf[69]_i_1 
       (.I0(in6[69]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_instruction[27]),
        .I3(send_buf0_in[8]),
        .I4(\send_buf[70]_i_4_n_0 ),
        .I5(\send_buf[86]_i_2_n_0 ),
        .O(send_buf0_in[69]));
  LUT6 #(
    .INIT(64'hFF8F8F8F88888888)) 
    \send_buf[70]_i_1 
       (.I0(in6[70]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[70]_i_2_n_0 ),
        .I3(\send_buf[70]_i_3_n_0 ),
        .I4(\send_buf[70]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[70]));
  LUT2 #(
    .INIT(4'h7)) 
    \send_buf[70]_i_2 
       (.I0(pc_inst_trigger),
        .I1(debug_instruction[27]),
        .O(\send_buf[70]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \send_buf[70]_i_3 
       (.I0(reg_trigger),
        .I1(pc_inst_trigger),
        .O(\send_buf[70]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[70]_i_4 
       (.I0(debug_reg_data[3]),
        .I1(debug_reg_data[2]),
        .I2(debug_reg_data[1]),
        .O(\send_buf[70]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[72]_i_1 
       (.I0(in6[72]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[72]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[72]));
  LUT6 #(
    .INIT(64'h6F6F606F606F6F6F)) 
    \send_buf[72]_i_2 
       (.I0(debug_instruction[28]),
        .I1(\send_buf[78]_i_3_n_0 ),
        .I2(pc_inst_trigger),
        .I3(reg_trigger),
        .I4(\send_buf[77]_i_3_n_0 ),
        .I5(debug_reg_data[4]),
        .O(\send_buf[72]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \send_buf[73]_i_1 
       (.I0(in6[73]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[73]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(\send_buf[73]_i_3_n_0 ),
        .O(send_buf0_in[73]));
  LUT6 #(
    .INIT(64'h000C000C0C04000C)) 
    \send_buf[73]_i_2 
       (.I0(debug_reg_data[6]),
        .I1(reg_trigger),
        .I2(pc_inst_trigger),
        .I3(debug_reg_data[5]),
        .I4(debug_reg_data[7]),
        .I5(debug_reg_data[4]),
        .O(\send_buf[73]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF33BF3F3)) 
    \send_buf[73]_i_3 
       (.I0(debug_instruction[30]),
        .I1(pc_inst_trigger),
        .I2(debug_instruction[29]),
        .I3(debug_instruction[28]),
        .I4(debug_instruction[31]),
        .O(\send_buf[73]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF80FF80FF80)) 
    \send_buf[74]_i_1 
       (.I0(debug_reg_data[6]),
        .I1(\send_buf[74]_i_2_n_0 ),
        .I2(\send_buf[86]_i_2_n_0 ),
        .I3(\send_buf[74]_i_3_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(in6[74]),
        .O(send_buf0_in[74]));
  LUT3 #(
    .INIT(8'hFB)) 
    \send_buf[74]_i_2 
       (.I0(debug_reg_data[5]),
        .I1(debug_reg_data[7]),
        .I2(debug_reg_data[4]),
        .O(\send_buf[74]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00000000000000)) 
    \send_buf[74]_i_3 
       (.I0(debug_instruction[31]),
        .I1(debug_instruction[28]),
        .I2(debug_instruction[29]),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(pc_inst_trigger),
        .I5(debug_instruction[30]),
        .O(\send_buf[74]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[75]_i_1 
       (.I0(in6[75]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[75]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[75]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[75]));
  LUT3 #(
    .INIT(8'hFD)) 
    \send_buf[75]_i_2 
       (.I0(debug_instruction[31]),
        .I1(debug_instruction[30]),
        .I2(debug_instruction[29]),
        .O(\send_buf[75]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \send_buf[75]_i_3 
       (.I0(reg_trigger),
        .I1(debug_reg_data[5]),
        .I2(debug_reg_data[6]),
        .I3(debug_reg_data[7]),
        .O(\send_buf[75]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \send_buf[76]_i_1 
       (.I0(\send_buf[77]_i_2_n_0 ),
        .I1(in6[76]),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[76]));
  LUT3 #(
    .INIT(8'hF8)) 
    \send_buf[77]_i_1 
       (.I0(in6[77]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[77]_i_2_n_0 ),
        .O(send_buf0_in[77]));
  LUT5 #(
    .INIT(32'h88A80020)) 
    \send_buf[77]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(pc_inst_trigger),
        .I2(reg_trigger),
        .I3(\send_buf[77]_i_3_n_0 ),
        .I4(\send_buf[78]_i_3_n_0 ),
        .O(\send_buf[77]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[77]_i_3 
       (.I0(debug_reg_data[7]),
        .I1(debug_reg_data[6]),
        .I2(debug_reg_data[5]),
        .O(\send_buf[77]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \send_buf[78]_i_1 
       (.I0(in6[78]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[78]_i_2_n_0 ),
        .I3(\send_buf[78]_i_3_n_0 ),
        .I4(pc_inst_trigger),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[78]));
  LUT5 #(
    .INIT(32'hBBBFFFFF)) 
    \send_buf[78]_i_2 
       (.I0(pc_inst_trigger),
        .I1(reg_trigger),
        .I2(debug_reg_data[5]),
        .I3(debug_reg_data[6]),
        .I4(debug_reg_data[7]),
        .O(\send_buf[78]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[78]_i_3 
       (.I0(debug_instruction[30]),
        .I1(debug_instruction[29]),
        .I2(debug_instruction[31]),
        .O(\send_buf[78]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888FFFFF8F)) 
    \send_buf[80]_i_1 
       (.I0(in6[80]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(reg_trigger),
        .I3(\send_buf[85]_i_2_n_0 ),
        .I4(debug_reg_data[8]),
        .I5(\send_buf[83]_i_3_n_0 ),
        .O(send_buf0_in[80]));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \send_buf[81]_i_1 
       (.I0(in6[81]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(debug_reg_data[8]),
        .I3(\send_buf[85]_i_2_n_0 ),
        .I4(debug_reg_data[9]),
        .I5(\send_buf[86]_i_2_n_0 ),
        .O(send_buf0_in[81]));
  LUT5 #(
    .INIT(32'h888F8888)) 
    \send_buf[82]_i_1 
       (.I0(in6[82]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[82]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[82]));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \send_buf[82]_i_2 
       (.I0(reg_trigger),
        .I1(debug_reg_data[9]),
        .I2(debug_reg_data[11]),
        .I3(debug_reg_data[8]),
        .I4(debug_reg_data[10]),
        .O(\send_buf[82]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FF8F8F8F)) 
    \send_buf[83]_i_1 
       (.I0(in6[83]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(reg_trigger),
        .I3(\send_buf[83]_i_2_n_0 ),
        .I4(debug_reg_data[11]),
        .I5(\send_buf[83]_i_3_n_0 ),
        .O(send_buf0_in[83]));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[83]_i_2 
       (.I0(debug_reg_data[9]),
        .I1(debug_reg_data[10]),
        .O(\send_buf[83]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \send_buf[83]_i_3 
       (.I0(pc_inst_trigger),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\send_buf[83]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \send_buf[84]_i_1 
       (.I0(in6[84]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[85]_i_2_n_0 ),
        .I3(reg_trigger),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(pc_inst_trigger),
        .O(send_buf0_in[84]));
  LUT6 #(
    .INIT(64'hFFFFF020F020F020)) 
    \send_buf[85]_i_1 
       (.I0(reg_trigger),
        .I1(\send_buf[85]_i_2_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(pc_inst_trigger),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(in6[85]),
        .O(send_buf0_in[85]));
  LUT3 #(
    .INIT(8'hA8)) 
    \send_buf[85]_i_2 
       (.I0(debug_reg_data[11]),
        .I1(debug_reg_data[10]),
        .I2(debug_reg_data[9]),
        .O(\send_buf[85]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \send_buf[86]_i_1 
       (.I0(in6[86]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[86]_i_2_n_0 ),
        .I3(debug_reg_data[11]),
        .I4(debug_reg_data[10]),
        .I5(debug_reg_data[9]),
        .O(send_buf0_in[86]));
  LUT3 #(
    .INIT(8'h08)) 
    \send_buf[86]_i_2 
       (.I0(reg_trigger),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(pc_inst_trigger),
        .O(\send_buf[86]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[88]_i_1 
       (.I0(in6[88]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[88]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[88]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[88]));
  LUT4 #(
    .INIT(16'h9995)) 
    \send_buf[88]_i_2 
       (.I0(debug_pc[0]),
        .I1(debug_pc[3]),
        .I2(debug_pc[1]),
        .I3(debug_pc[2]),
        .O(\send_buf[88]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \send_buf[88]_i_3 
       (.I0(debug_reg_data[12]),
        .I1(\send_buf[94]_i_4_n_0 ),
        .I2(reg_trigger),
        .I3(debug_alu_result[0]),
        .I4(\send_buf[94]_i_5_n_0 ),
        .O(\send_buf[88]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[89]_i_1 
       (.I0(in6[89]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[89]_i_2_n_0 ),
        .I3(\send_buf[89]_i_3_n_0 ),
        .I4(\send_buf[89]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[89]));
  LUT5 #(
    .INIT(32'h3FF73F3F)) 
    \send_buf[89]_i_2 
       (.I0(debug_pc[2]),
        .I1(pc_inst_trigger),
        .I2(debug_pc[1]),
        .I3(debug_pc[0]),
        .I4(debug_pc[3]),
        .O(\send_buf[89]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3000303000200000)) 
    \send_buf[89]_i_3 
       (.I0(debug_reg_data[14]),
        .I1(pc_inst_trigger),
        .I2(reg_trigger),
        .I3(debug_reg_data[12]),
        .I4(debug_reg_data[15]),
        .I5(debug_reg_data[13]),
        .O(\send_buf[89]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C0002000C000C)) 
    \send_buf[89]_i_4 
       (.I0(debug_alu_result[2]),
        .I1(debug_alu_result[1]),
        .I2(pc_inst_trigger),
        .I3(reg_trigger),
        .I4(debug_alu_result[0]),
        .I5(debug_alu_result[3]),
        .O(\send_buf[89]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[90]_i_1 
       (.I0(in6[90]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[90]_i_2_n_0 ),
        .I3(\send_buf[90]_i_3_n_0 ),
        .I4(\send_buf[90]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[90]));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \send_buf[90]_i_2 
       (.I0(debug_reg_data[13]),
        .I1(debug_reg_data[15]),
        .I2(debug_reg_data[12]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_reg_data[14]),
        .O(\send_buf[90]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \send_buf[90]_i_3 
       (.I0(debug_pc[0]),
        .I1(debug_pc[3]),
        .I2(debug_pc[1]),
        .I3(debug_pc[2]),
        .I4(pc_inst_trigger),
        .O(\send_buf[90]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \send_buf[90]_i_4 
       (.I0(debug_alu_result[0]),
        .I1(debug_alu_result[3]),
        .I2(debug_alu_result[1]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[2]),
        .O(\send_buf[90]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[91]_i_1 
       (.I0(in6[91]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[91]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[91]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[91]));
  LUT3 #(
    .INIT(8'hFD)) 
    \send_buf[91]_i_2 
       (.I0(debug_pc[3]),
        .I1(debug_pc[2]),
        .I2(debug_pc[1]),
        .O(\send_buf[91]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FDFFFDFFFDFF)) 
    \send_buf[91]_i_3 
       (.I0(debug_reg_data[15]),
        .I1(debug_reg_data[14]),
        .I2(debug_reg_data[13]),
        .I3(reg_trigger),
        .I4(debug_alu_result[3]),
        .I5(\send_buf[91]_i_4_n_0 ),
        .O(\send_buf[91]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[91]_i_4 
       (.I0(debug_alu_result[1]),
        .I1(debug_alu_result[2]),
        .O(\send_buf[91]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \send_buf[92]_i_1 
       (.I0(\send_buf[94]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(in6[92]),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(send_buf0_in[92]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \send_buf[93]_i_1 
       (.I0(in6[93]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[94]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[93]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_buf[94]_i_1 
       (.I0(in6[94]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\send_buf[94]_i_2_n_0 ),
        .O(send_buf0_in[94]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \send_buf[94]_i_2 
       (.I0(\send_buf[94]_i_3_n_0 ),
        .I1(pc_inst_trigger),
        .I2(\send_buf[94]_i_4_n_0 ),
        .I3(reg_trigger),
        .I4(\send_buf[94]_i_5_n_0 ),
        .O(\send_buf[94]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[94]_i_3 
       (.I0(debug_pc[2]),
        .I1(debug_pc[1]),
        .I2(debug_pc[3]),
        .O(\send_buf[94]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[94]_i_4 
       (.I0(debug_reg_data[14]),
        .I1(debug_reg_data[13]),
        .I2(debug_reg_data[15]),
        .O(\send_buf[94]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \send_buf[94]_i_5 
       (.I0(debug_alu_result[2]),
        .I1(debug_alu_result[1]),
        .I2(debug_alu_result[3]),
        .O(\send_buf[94]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[96]_i_1 
       (.I0(in6[96]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[96]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[96]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[96]));
  LUT4 #(
    .INIT(16'h9995)) 
    \send_buf[96]_i_2 
       (.I0(debug_pc[4]),
        .I1(debug_pc[7]),
        .I2(debug_pc[5]),
        .I3(debug_pc[6]),
        .O(\send_buf[96]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \send_buf[96]_i_3 
       (.I0(debug_reg_data[16]),
        .I1(\send_buf[102]_i_4_n_0 ),
        .I2(reg_trigger),
        .I3(debug_alu_result[4]),
        .I4(\send_buf[102]_i_5_n_0 ),
        .O(\send_buf[96]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[97]_i_1 
       (.I0(in6[97]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[97]_i_2_n_0 ),
        .I3(\send_buf[97]_i_3_n_0 ),
        .I4(\send_buf[97]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[97]));
  LUT5 #(
    .INIT(32'h000077F7)) 
    \send_buf[97]_i_2 
       (.I0(pc_inst_trigger),
        .I1(debug_pc[5]),
        .I2(debug_pc[7]),
        .I3(debug_pc[4]),
        .I4(\send_buf[97]_i_5_n_0 ),
        .O(\send_buf[97]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3000300000203000)) 
    \send_buf[97]_i_3 
       (.I0(debug_reg_data[18]),
        .I1(pc_inst_trigger),
        .I2(reg_trigger),
        .I3(debug_reg_data[17]),
        .I4(debug_reg_data[19]),
        .I5(debug_reg_data[16]),
        .O(\send_buf[97]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \send_buf[97]_i_4 
       (.I0(pc_inst_trigger),
        .I1(debug_pc[6]),
        .I2(debug_pc[4]),
        .I3(debug_pc[7]),
        .I4(debug_pc[5]),
        .I5(\send_buf[97]_i_6_n_0 ),
        .O(\send_buf[97]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000D0000)) 
    \send_buf[97]_i_5 
       (.I0(debug_alu_result[7]),
        .I1(debug_alu_result[4]),
        .I2(reg_trigger),
        .I3(pc_inst_trigger),
        .I4(debug_alu_result[5]),
        .O(\send_buf[97]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \send_buf[97]_i_6 
       (.I0(debug_alu_result[4]),
        .I1(debug_alu_result[7]),
        .I2(debug_alu_result[5]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[6]),
        .O(\send_buf[97]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \send_buf[98]_i_1 
       (.I0(in6[98]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[98]_i_2_n_0 ),
        .I3(\send_buf[98]_i_3_n_0 ),
        .I4(\send_buf[98]_i_4_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[98]));
  LUT6 #(
    .INIT(64'hFFFFFF04FFFFFFFF)) 
    \send_buf[98]_i_2 
       (.I0(debug_alu_result[4]),
        .I1(debug_alu_result[7]),
        .I2(debug_alu_result[5]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_alu_result[6]),
        .O(\send_buf[98]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \send_buf[98]_i_3 
       (.I0(debug_pc[5]),
        .I1(debug_pc[7]),
        .I2(debug_pc[4]),
        .I3(debug_pc[6]),
        .I4(pc_inst_trigger),
        .O(\send_buf[98]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \send_buf[98]_i_4 
       (.I0(debug_reg_data[16]),
        .I1(debug_reg_data[19]),
        .I2(debug_reg_data[17]),
        .I3(reg_trigger),
        .I4(pc_inst_trigger),
        .I5(debug_reg_data[18]),
        .O(\send_buf[98]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \send_buf[99]_i_1 
       (.I0(in6[99]),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\send_buf[99]_i_2_n_0 ),
        .I3(pc_inst_trigger),
        .I4(\send_buf[99]_i_3_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(send_buf0_in[99]));
  LUT3 #(
    .INIT(8'hFD)) 
    \send_buf[99]_i_2 
       (.I0(debug_pc[7]),
        .I1(debug_pc[6]),
        .I2(debug_pc[5]),
        .O(\send_buf[99]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FDFFFDFFFDFF)) 
    \send_buf[99]_i_3 
       (.I0(debug_reg_data[19]),
        .I1(debug_reg_data[18]),
        .I2(debug_reg_data[17]),
        .I3(reg_trigger),
        .I4(debug_alu_result[7]),
        .I5(\send_buf[99]_i_4_n_0 ),
        .O(\send_buf[99]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \send_buf[99]_i_4 
       (.I0(debug_alu_result[5]),
        .I1(debug_alu_result[6]),
        .O(\send_buf[99]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \send_buf[9]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(in6[9]),
        .O(send_buf0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[100] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[100]),
        .Q(in6[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[101] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[101]),
        .Q(in6[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[102] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[102]),
        .Q(in6[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[104] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[104]),
        .Q(in6[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[105] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[105]),
        .Q(in6[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[106] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[106]),
        .Q(in6[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[107] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[107]),
        .Q(in6[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[108] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[108]),
        .Q(in6[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[109] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[109]),
        .Q(in6[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[10] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[8]),
        .Q(in6[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[110] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[110]),
        .Q(in6[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[112] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[112]),
        .Q(in6[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[113] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[113]),
        .Q(in6[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[114] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[114]),
        .Q(in6[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[115] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[115]),
        .Q(in6[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[116] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[116]),
        .Q(in6[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[117] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[117]),
        .Q(in6[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[118] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[118]),
        .Q(in6[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[11] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[11]),
        .Q(in6[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[120] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[120]),
        .Q(in6[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[121] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[121]),
        .Q(in6[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[122] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[122]),
        .Q(in6[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[123] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[123]),
        .Q(in6[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[124] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[124]),
        .Q(in6[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[125] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[125]),
        .Q(in6[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[126] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[126]),
        .Q(in6[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[128] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[128]),
        .Q(in6[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[129] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[129]),
        .Q(in6[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[130] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[130]),
        .Q(in6[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[131] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[131]),
        .Q(in6[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[132] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[132]),
        .Q(in6[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[133] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[133]),
        .Q(in6[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[134] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[134]),
        .Q(in6[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[136] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[136]),
        .Q(in6[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[137] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[137]),
        .Q(in6[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[138] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[138]),
        .Q(in6[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[139] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[139]),
        .Q(in6[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[140] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[140]),
        .Q(in6[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[141] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[141]),
        .Q(in6[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[142] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[142]),
        .Q(in6[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[144] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[144]),
        .Q(\send_buf_reg_n_0_[144] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[145] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[145]),
        .Q(\send_buf_reg_n_0_[145] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[146] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[146]),
        .Q(\send_buf_reg_n_0_[146] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[147] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[147]),
        .Q(\send_buf_reg_n_0_[147] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[148] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[148]),
        .Q(\send_buf_reg_n_0_[148] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[149] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[149]),
        .Q(\send_buf_reg_n_0_[149] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[150] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[150]),
        .Q(\send_buf_reg_n_0_[150] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[16] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[16]),
        .Q(in6[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[17] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[17]),
        .Q(in6[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[18] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[18]),
        .Q(in6[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[19] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[19]),
        .Q(in6[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[1] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[8]),
        .Q(in6[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[20] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[20]),
        .Q(in6[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[21] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[20]),
        .Q(in6[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[22] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[22]),
        .Q(in6[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[24] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[24]),
        .Q(in6[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[25] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[25]),
        .Q(in6[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[26] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[26]),
        .Q(in6[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[27] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[27]),
        .Q(in6[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[28] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[28]),
        .Q(in6[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[29] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[29]),
        .Q(in6[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[30] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[30]),
        .Q(in6[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[32] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[32]),
        .Q(in6[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[33] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[33]),
        .Q(in6[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[34] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[34]),
        .Q(in6[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[35] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[35]),
        .Q(in6[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[36] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[36]),
        .Q(in6[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[37] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[37]),
        .Q(in6[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[38] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[38]),
        .Q(in6[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[3] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[8]),
        .Q(in6[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[40] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[40]),
        .Q(in6[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[41] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[41]),
        .Q(in6[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[42] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[42]),
        .Q(in6[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[43] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[43]),
        .Q(in6[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[44] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[44]),
        .Q(in6[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[45] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[45]),
        .Q(in6[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[46] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[46]),
        .Q(in6[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[48] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[48]),
        .Q(in6[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[49] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[49]),
        .Q(in6[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[50] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[50]),
        .Q(in6[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[51] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[51]),
        .Q(in6[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[52] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[52]),
        .Q(in6[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[53] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[53]),
        .Q(in6[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[54] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[54]),
        .Q(in6[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[56] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[56]),
        .Q(in6[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[57] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[57]),
        .Q(in6[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[58] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[58]),
        .Q(in6[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[59] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[59]),
        .Q(in6[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[60] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[60]),
        .Q(in6[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[61] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[61]),
        .Q(in6[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[62] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[62]),
        .Q(in6[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[64] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[64]),
        .Q(in6[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[65] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[65]),
        .Q(in6[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[66] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[66]),
        .Q(in6[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[67] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[67]),
        .Q(in6[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[68] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[68]),
        .Q(in6[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[69] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[69]),
        .Q(in6[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[70] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[70]),
        .Q(in6[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[72] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[72]),
        .Q(in6[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[73] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[73]),
        .Q(in6[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[74] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[74]),
        .Q(in6[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[75] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[75]),
        .Q(in6[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[76] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[76]),
        .Q(in6[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[77] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[77]),
        .Q(in6[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[78] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[78]),
        .Q(in6[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[80] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[80]),
        .Q(in6[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[81] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[81]),
        .Q(in6[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[82] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[82]),
        .Q(in6[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[83] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[83]),
        .Q(in6[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[84] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[84]),
        .Q(in6[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[85] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[85]),
        .Q(in6[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[86] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[86]),
        .Q(in6[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[88] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[88]),
        .Q(in6[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[89] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[89]),
        .Q(in6[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[8] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[8]),
        .Q(in6[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[90] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[90]),
        .Q(in6[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[91] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[91]),
        .Q(in6[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[92] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[92]),
        .Q(in6[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[93] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[93]),
        .Q(in6[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[94] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[94]),
        .Q(in6[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[96] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[96]),
        .Q(in6[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[97] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[97]),
        .Q(in6[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[98] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[98]),
        .Q(in6[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[99] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[99]),
        .Q(in6[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_buf_reg[9] 
       (.C(clk),
        .CE(\send_buf[150]_i_1_n_0 ),
        .D(send_buf0_in[9]),
        .Q(in6[17]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \tx_data[6]_i_1 
       (.I0(tx_busy),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(reset),
        .O(\tx_data[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[0] 
       (.C(clk),
        .CE(\tx_data[6]_i_1_n_0 ),
        .D(\send_buf_reg_n_0_[144] ),
        .Q(tx_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[1] 
       (.C(clk),
        .CE(\tx_data[6]_i_1_n_0 ),
        .D(\send_buf_reg_n_0_[145] ),
        .Q(tx_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[2] 
       (.C(clk),
        .CE(\tx_data[6]_i_1_n_0 ),
        .D(\send_buf_reg_n_0_[146] ),
        .Q(tx_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[3] 
       (.C(clk),
        .CE(\tx_data[6]_i_1_n_0 ),
        .D(\send_buf_reg_n_0_[147] ),
        .Q(tx_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[4] 
       (.C(clk),
        .CE(\tx_data[6]_i_1_n_0 ),
        .D(\send_buf_reg_n_0_[148] ),
        .Q(tx_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[5] 
       (.C(clk),
        .CE(\tx_data[6]_i_1_n_0 ),
        .D(\send_buf_reg_n_0_[149] ),
        .Q(tx_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[6] 
       (.C(clk),
        .CE(\tx_data[6]_i_1_n_0 ),
        .D(\send_buf_reg_n_0_[150] ),
        .Q(tx_data[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_start_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(tx_busy),
        .O(tx_start_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    tx_start_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(tx_start_i_1_n_0),
        .Q(tx_start));
endmodule

(* XLEN = "32" *) 
module EX_MEM_Register
   (clk,
    clk_enable,
    reset,
    flush,
    EX_MEM_stall,
    EX_pc,
    EX_pc_plus_4,
    EX_instruction,
    EX_memory_read,
    EX_memory_write,
    EX_register_file_write_data_select,
    EX_register_write_enable,
    EX_csr_write_enable,
    EX_opcode,
    EX_funct3,
    EX_rs1,
    EX_rd,
    EX_read_data2,
    EX_imm,
    EX_raw_imm,
    EX_csr_read_data,
    EX_alu_result,
    MEM_pc,
    MEM_pc_plus_4,
    MEM_instruction,
    MEM_memory_read,
    MEM_memory_write,
    MEM_register_file_write_data_select,
    MEM_register_write_enable,
    MEM_csr_write_enable,
    MEM_opcode,
    MEM_funct3,
    MEM_rs1,
    MEM_rd,
    MEM_read_data2,
    MEM_imm,
    MEM_raw_imm,
    MEM_csr_read_data,
    MEM_alu_result);
  input clk;
  input clk_enable;
  input reset;
  input flush;
  input EX_MEM_stall;
  input [31:0]EX_pc;
  input [31:0]EX_pc_plus_4;
  input [31:0]EX_instruction;
  input EX_memory_read;
  input EX_memory_write;
  input [2:0]EX_register_file_write_data_select;
  input EX_register_write_enable;
  input EX_csr_write_enable;
  input [6:0]EX_opcode;
  input [2:0]EX_funct3;
  input [4:0]EX_rs1;
  input [4:0]EX_rd;
  input [31:0]EX_read_data2;
  input [31:0]EX_imm;
  input [19:0]EX_raw_imm;
  input [31:0]EX_csr_read_data;
  input [31:0]EX_alu_result;
  output [31:0]MEM_pc;
  output [31:0]MEM_pc_plus_4;
  output [31:0]MEM_instruction;
  output MEM_memory_read;
  output MEM_memory_write;
  output [2:0]MEM_register_file_write_data_select;
  output MEM_register_write_enable;
  output MEM_csr_write_enable;
  output [6:0]MEM_opcode;
  output [2:0]MEM_funct3;
  output [4:0]MEM_rs1;
  output [4:0]MEM_rd;
  output [31:0]MEM_read_data2;
  output [31:0]MEM_imm;
  output [19:0]MEM_raw_imm;
  output [31:0]MEM_csr_read_data;
  output [31:0]MEM_alu_result;

  wire EX_MEM_stall;
  wire [31:0]EX_alu_result;
  wire EX_csr_write_enable;
  wire [2:0]EX_funct3;
  wire [31:0]EX_imm;
  wire EX_memory_read;
  wire EX_memory_write;
  wire [6:0]EX_opcode;
  wire [31:0]EX_pc;
  wire [31:0]EX_pc_plus_4;
  wire [19:0]EX_raw_imm;
  wire [4:0]EX_rd;
  wire [31:0]EX_read_data2;
  wire [2:0]EX_register_file_write_data_select;
  wire EX_register_write_enable;
  wire [31:0]MEM_alu_result;
  wire \MEM_alu_result[0]_i_1_n_0 ;
  wire \MEM_alu_result[10]_i_1_n_0 ;
  wire \MEM_alu_result[11]_i_1_n_0 ;
  wire \MEM_alu_result[12]_i_1_n_0 ;
  wire \MEM_alu_result[13]_i_1_n_0 ;
  wire \MEM_alu_result[14]_i_1_n_0 ;
  wire \MEM_alu_result[15]_i_1_n_0 ;
  wire \MEM_alu_result[16]_i_1_n_0 ;
  wire \MEM_alu_result[17]_i_1_n_0 ;
  wire \MEM_alu_result[18]_i_1_n_0 ;
  wire \MEM_alu_result[19]_i_1_n_0 ;
  wire \MEM_alu_result[1]_i_1_n_0 ;
  wire \MEM_alu_result[20]_i_1_n_0 ;
  wire \MEM_alu_result[21]_i_1_n_0 ;
  wire \MEM_alu_result[22]_i_1_n_0 ;
  wire \MEM_alu_result[23]_i_1_n_0 ;
  wire \MEM_alu_result[24]_i_1_n_0 ;
  wire \MEM_alu_result[25]_i_1_n_0 ;
  wire \MEM_alu_result[26]_i_1_n_0 ;
  wire \MEM_alu_result[27]_i_1_n_0 ;
  wire \MEM_alu_result[28]_i_1_n_0 ;
  wire \MEM_alu_result[29]_i_1_n_0 ;
  wire \MEM_alu_result[2]_i_1_n_0 ;
  wire \MEM_alu_result[30]_i_1_n_0 ;
  wire \MEM_alu_result[31]_i_1_n_0 ;
  wire \MEM_alu_result[3]_i_1_n_0 ;
  wire \MEM_alu_result[4]_i_1_n_0 ;
  wire \MEM_alu_result[5]_i_1_n_0 ;
  wire \MEM_alu_result[6]_i_1_n_0 ;
  wire \MEM_alu_result[7]_i_1_n_0 ;
  wire \MEM_alu_result[8]_i_1_n_0 ;
  wire \MEM_alu_result[9]_i_1_n_0 ;
  wire MEM_csr_write_enable;
  wire MEM_csr_write_enable_i_1_n_0;
  wire [2:0]MEM_funct3;
  wire \MEM_funct3[0]_i_1_n_0 ;
  wire \MEM_funct3[1]_i_1_n_0 ;
  wire \MEM_funct3[2]_i_1_n_0 ;
  wire [31:0]MEM_imm;
  wire \MEM_imm[0]_i_1_n_0 ;
  wire \MEM_imm[10]_i_1_n_0 ;
  wire \MEM_imm[11]_i_1_n_0 ;
  wire \MEM_imm[12]_i_1_n_0 ;
  wire \MEM_imm[13]_i_1_n_0 ;
  wire \MEM_imm[14]_i_1_n_0 ;
  wire \MEM_imm[15]_i_1_n_0 ;
  wire \MEM_imm[16]_i_1_n_0 ;
  wire \MEM_imm[17]_i_1_n_0 ;
  wire \MEM_imm[18]_i_1_n_0 ;
  wire \MEM_imm[19]_i_1_n_0 ;
  wire \MEM_imm[1]_i_1_n_0 ;
  wire \MEM_imm[20]_i_1_n_0 ;
  wire \MEM_imm[21]_i_1_n_0 ;
  wire \MEM_imm[22]_i_1_n_0 ;
  wire \MEM_imm[23]_i_1_n_0 ;
  wire \MEM_imm[24]_i_1_n_0 ;
  wire \MEM_imm[25]_i_1_n_0 ;
  wire \MEM_imm[26]_i_1_n_0 ;
  wire \MEM_imm[27]_i_1_n_0 ;
  wire \MEM_imm[28]_i_1_n_0 ;
  wire \MEM_imm[29]_i_1_n_0 ;
  wire \MEM_imm[2]_i_1_n_0 ;
  wire \MEM_imm[30]_i_1_n_0 ;
  wire \MEM_imm[31]_i_1_n_0 ;
  wire \MEM_imm[3]_i_1_n_0 ;
  wire \MEM_imm[4]_i_1_n_0 ;
  wire \MEM_imm[5]_i_1_n_0 ;
  wire \MEM_imm[6]_i_1_n_0 ;
  wire \MEM_imm[7]_i_1_n_0 ;
  wire \MEM_imm[8]_i_1_n_0 ;
  wire \MEM_imm[9]_i_1_n_0 ;
  wire MEM_memory_read;
  wire MEM_memory_read_i_1_n_0;
  wire MEM_memory_write;
  wire MEM_memory_write_i_1_n_0;
  wire [6:0]MEM_opcode;
  wire \MEM_opcode[0]_i_1_n_0 ;
  wire \MEM_opcode[1]_i_1_n_0 ;
  wire \MEM_opcode[2]_i_1_n_0 ;
  wire \MEM_opcode[3]_i_1_n_0 ;
  wire \MEM_opcode[4]_i_1_n_0 ;
  wire \MEM_opcode[5]_i_1_n_0 ;
  wire \MEM_opcode[6]_i_1_n_0 ;
  wire [31:0]MEM_pc;
  wire \MEM_pc[0]_i_1_n_0 ;
  wire \MEM_pc[10]_i_1_n_0 ;
  wire \MEM_pc[11]_i_1_n_0 ;
  wire \MEM_pc[12]_i_1_n_0 ;
  wire \MEM_pc[13]_i_1_n_0 ;
  wire \MEM_pc[14]_i_1_n_0 ;
  wire \MEM_pc[15]_i_1_n_0 ;
  wire \MEM_pc[16]_i_1_n_0 ;
  wire \MEM_pc[17]_i_1_n_0 ;
  wire \MEM_pc[18]_i_1_n_0 ;
  wire \MEM_pc[19]_i_1_n_0 ;
  wire \MEM_pc[1]_i_1_n_0 ;
  wire \MEM_pc[20]_i_1_n_0 ;
  wire \MEM_pc[21]_i_1_n_0 ;
  wire \MEM_pc[22]_i_1_n_0 ;
  wire \MEM_pc[23]_i_1_n_0 ;
  wire \MEM_pc[24]_i_1_n_0 ;
  wire \MEM_pc[25]_i_1_n_0 ;
  wire \MEM_pc[26]_i_1_n_0 ;
  wire \MEM_pc[27]_i_1_n_0 ;
  wire \MEM_pc[28]_i_1_n_0 ;
  wire \MEM_pc[29]_i_1_n_0 ;
  wire \MEM_pc[2]_i_1_n_0 ;
  wire \MEM_pc[30]_i_1_n_0 ;
  wire \MEM_pc[31]_i_1_n_0 ;
  wire \MEM_pc[31]_i_2_n_0 ;
  wire \MEM_pc[3]_i_1_n_0 ;
  wire \MEM_pc[4]_i_1_n_0 ;
  wire \MEM_pc[5]_i_1_n_0 ;
  wire \MEM_pc[6]_i_1_n_0 ;
  wire \MEM_pc[7]_i_1_n_0 ;
  wire \MEM_pc[8]_i_1_n_0 ;
  wire \MEM_pc[9]_i_1_n_0 ;
  wire [31:0]MEM_pc_plus_4;
  wire \MEM_pc_plus_4[0]_i_1_n_0 ;
  wire \MEM_pc_plus_4[10]_i_1_n_0 ;
  wire \MEM_pc_plus_4[11]_i_1_n_0 ;
  wire \MEM_pc_plus_4[12]_i_1_n_0 ;
  wire \MEM_pc_plus_4[13]_i_1_n_0 ;
  wire \MEM_pc_plus_4[14]_i_1_n_0 ;
  wire \MEM_pc_plus_4[15]_i_1_n_0 ;
  wire \MEM_pc_plus_4[16]_i_1_n_0 ;
  wire \MEM_pc_plus_4[17]_i_1_n_0 ;
  wire \MEM_pc_plus_4[18]_i_1_n_0 ;
  wire \MEM_pc_plus_4[19]_i_1_n_0 ;
  wire \MEM_pc_plus_4[1]_i_1_n_0 ;
  wire \MEM_pc_plus_4[20]_i_1_n_0 ;
  wire \MEM_pc_plus_4[21]_i_1_n_0 ;
  wire \MEM_pc_plus_4[22]_i_1_n_0 ;
  wire \MEM_pc_plus_4[23]_i_1_n_0 ;
  wire \MEM_pc_plus_4[24]_i_1_n_0 ;
  wire \MEM_pc_plus_4[25]_i_1_n_0 ;
  wire \MEM_pc_plus_4[26]_i_1_n_0 ;
  wire \MEM_pc_plus_4[27]_i_1_n_0 ;
  wire \MEM_pc_plus_4[28]_i_1_n_0 ;
  wire \MEM_pc_plus_4[29]_i_1_n_0 ;
  wire \MEM_pc_plus_4[2]_i_1_n_0 ;
  wire \MEM_pc_plus_4[30]_i_1_n_0 ;
  wire \MEM_pc_plus_4[31]_i_1_n_0 ;
  wire \MEM_pc_plus_4[3]_i_1_n_0 ;
  wire \MEM_pc_plus_4[4]_i_1_n_0 ;
  wire \MEM_pc_plus_4[5]_i_1_n_0 ;
  wire \MEM_pc_plus_4[6]_i_1_n_0 ;
  wire \MEM_pc_plus_4[7]_i_1_n_0 ;
  wire \MEM_pc_plus_4[8]_i_1_n_0 ;
  wire \MEM_pc_plus_4[9]_i_1_n_0 ;
  wire [19:0]MEM_raw_imm;
  wire \MEM_raw_imm[0]_i_1_n_0 ;
  wire \MEM_raw_imm[10]_i_1_n_0 ;
  wire \MEM_raw_imm[11]_i_1_n_0 ;
  wire \MEM_raw_imm[1]_i_1_n_0 ;
  wire \MEM_raw_imm[2]_i_1_n_0 ;
  wire \MEM_raw_imm[3]_i_1_n_0 ;
  wire \MEM_raw_imm[4]_i_1_n_0 ;
  wire \MEM_raw_imm[5]_i_1_n_0 ;
  wire \MEM_raw_imm[6]_i_1_n_0 ;
  wire \MEM_raw_imm[7]_i_1_n_0 ;
  wire \MEM_raw_imm[8]_i_1_n_0 ;
  wire \MEM_raw_imm[9]_i_1_n_0 ;
  wire [4:0]MEM_rd;
  wire \MEM_rd[0]_i_1_n_0 ;
  wire \MEM_rd[1]_i_1_n_0 ;
  wire \MEM_rd[2]_i_1_n_0 ;
  wire \MEM_rd[3]_i_1_n_0 ;
  wire \MEM_rd[4]_i_1_n_0 ;
  wire [31:0]MEM_read_data2;
  wire \MEM_read_data2[0]_i_1_n_0 ;
  wire \MEM_read_data2[10]_i_1_n_0 ;
  wire \MEM_read_data2[11]_i_1_n_0 ;
  wire \MEM_read_data2[12]_i_1_n_0 ;
  wire \MEM_read_data2[13]_i_1_n_0 ;
  wire \MEM_read_data2[14]_i_1_n_0 ;
  wire \MEM_read_data2[15]_i_1_n_0 ;
  wire \MEM_read_data2[16]_i_1_n_0 ;
  wire \MEM_read_data2[17]_i_1_n_0 ;
  wire \MEM_read_data2[18]_i_1_n_0 ;
  wire \MEM_read_data2[19]_i_1_n_0 ;
  wire \MEM_read_data2[1]_i_1_n_0 ;
  wire \MEM_read_data2[20]_i_1_n_0 ;
  wire \MEM_read_data2[21]_i_1_n_0 ;
  wire \MEM_read_data2[22]_i_1_n_0 ;
  wire \MEM_read_data2[23]_i_1_n_0 ;
  wire \MEM_read_data2[24]_i_1_n_0 ;
  wire \MEM_read_data2[25]_i_1_n_0 ;
  wire \MEM_read_data2[26]_i_1_n_0 ;
  wire \MEM_read_data2[27]_i_1_n_0 ;
  wire \MEM_read_data2[28]_i_1_n_0 ;
  wire \MEM_read_data2[29]_i_1_n_0 ;
  wire \MEM_read_data2[2]_i_1_n_0 ;
  wire \MEM_read_data2[30]_i_1_n_0 ;
  wire \MEM_read_data2[31]_i_1_n_0 ;
  wire \MEM_read_data2[3]_i_1_n_0 ;
  wire \MEM_read_data2[4]_i_1_n_0 ;
  wire \MEM_read_data2[5]_i_1_n_0 ;
  wire \MEM_read_data2[6]_i_1_n_0 ;
  wire \MEM_read_data2[7]_i_1_n_0 ;
  wire \MEM_read_data2[8]_i_1_n_0 ;
  wire \MEM_read_data2[9]_i_1_n_0 ;
  wire [2:0]MEM_register_file_write_data_select;
  wire \MEM_register_file_write_data_select[0]_i_1_n_0 ;
  wire \MEM_register_file_write_data_select[1]_i_1_n_0 ;
  wire \MEM_register_file_write_data_select[2]_i_1_n_0 ;
  wire MEM_register_write_enable;
  wire MEM_register_write_enable_i_1_n_0;
  wire clk;
  wire clk_enable;
  wire flush;
  wire reset;

  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[0]_i_1 
       (.I0(EX_alu_result[0]),
        .I1(flush),
        .O(\MEM_alu_result[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[10]_i_1 
       (.I0(EX_alu_result[10]),
        .I1(flush),
        .O(\MEM_alu_result[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[11]_i_1 
       (.I0(EX_alu_result[11]),
        .I1(flush),
        .O(\MEM_alu_result[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[12]_i_1 
       (.I0(EX_alu_result[12]),
        .I1(flush),
        .O(\MEM_alu_result[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[13]_i_1 
       (.I0(EX_alu_result[13]),
        .I1(flush),
        .O(\MEM_alu_result[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[14]_i_1 
       (.I0(EX_alu_result[14]),
        .I1(flush),
        .O(\MEM_alu_result[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[15]_i_1 
       (.I0(EX_alu_result[15]),
        .I1(flush),
        .O(\MEM_alu_result[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[16]_i_1 
       (.I0(EX_alu_result[16]),
        .I1(flush),
        .O(\MEM_alu_result[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[17]_i_1 
       (.I0(EX_alu_result[17]),
        .I1(flush),
        .O(\MEM_alu_result[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[18]_i_1 
       (.I0(EX_alu_result[18]),
        .I1(flush),
        .O(\MEM_alu_result[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[19]_i_1 
       (.I0(EX_alu_result[19]),
        .I1(flush),
        .O(\MEM_alu_result[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[1]_i_1 
       (.I0(EX_alu_result[1]),
        .I1(flush),
        .O(\MEM_alu_result[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[20]_i_1 
       (.I0(EX_alu_result[20]),
        .I1(flush),
        .O(\MEM_alu_result[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[21]_i_1 
       (.I0(EX_alu_result[21]),
        .I1(flush),
        .O(\MEM_alu_result[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[22]_i_1 
       (.I0(EX_alu_result[22]),
        .I1(flush),
        .O(\MEM_alu_result[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[23]_i_1 
       (.I0(EX_alu_result[23]),
        .I1(flush),
        .O(\MEM_alu_result[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[24]_i_1 
       (.I0(EX_alu_result[24]),
        .I1(flush),
        .O(\MEM_alu_result[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[25]_i_1 
       (.I0(EX_alu_result[25]),
        .I1(flush),
        .O(\MEM_alu_result[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[26]_i_1 
       (.I0(EX_alu_result[26]),
        .I1(flush),
        .O(\MEM_alu_result[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[27]_i_1 
       (.I0(EX_alu_result[27]),
        .I1(flush),
        .O(\MEM_alu_result[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[28]_i_1 
       (.I0(EX_alu_result[28]),
        .I1(flush),
        .O(\MEM_alu_result[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[29]_i_1 
       (.I0(EX_alu_result[29]),
        .I1(flush),
        .O(\MEM_alu_result[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[2]_i_1 
       (.I0(EX_alu_result[2]),
        .I1(flush),
        .O(\MEM_alu_result[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[30]_i_1 
       (.I0(EX_alu_result[30]),
        .I1(flush),
        .O(\MEM_alu_result[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[31]_i_1 
       (.I0(EX_alu_result[31]),
        .I1(flush),
        .O(\MEM_alu_result[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[3]_i_1 
       (.I0(EX_alu_result[3]),
        .I1(flush),
        .O(\MEM_alu_result[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[4]_i_1 
       (.I0(EX_alu_result[4]),
        .I1(flush),
        .O(\MEM_alu_result[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[5]_i_1 
       (.I0(EX_alu_result[5]),
        .I1(flush),
        .O(\MEM_alu_result[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[6]_i_1 
       (.I0(EX_alu_result[6]),
        .I1(flush),
        .O(\MEM_alu_result[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[7]_i_1 
       (.I0(EX_alu_result[7]),
        .I1(flush),
        .O(\MEM_alu_result[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[8]_i_1 
       (.I0(EX_alu_result[8]),
        .I1(flush),
        .O(\MEM_alu_result[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_alu_result[9]_i_1 
       (.I0(EX_alu_result[9]),
        .I1(flush),
        .O(\MEM_alu_result[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[0]_i_1_n_0 ),
        .Q(MEM_alu_result[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[10] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[10]_i_1_n_0 ),
        .Q(MEM_alu_result[10]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[11] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[11]_i_1_n_0 ),
        .Q(MEM_alu_result[11]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[12] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[12]_i_1_n_0 ),
        .Q(MEM_alu_result[12]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[13] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[13]_i_1_n_0 ),
        .Q(MEM_alu_result[13]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[14] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[14]_i_1_n_0 ),
        .Q(MEM_alu_result[14]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[15] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[15]_i_1_n_0 ),
        .Q(MEM_alu_result[15]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[16] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[16]_i_1_n_0 ),
        .Q(MEM_alu_result[16]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[17] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[17]_i_1_n_0 ),
        .Q(MEM_alu_result[17]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[18] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[18]_i_1_n_0 ),
        .Q(MEM_alu_result[18]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[19] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[19]_i_1_n_0 ),
        .Q(MEM_alu_result[19]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[1]_i_1_n_0 ),
        .Q(MEM_alu_result[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[20] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[20]_i_1_n_0 ),
        .Q(MEM_alu_result[20]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[21] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[21]_i_1_n_0 ),
        .Q(MEM_alu_result[21]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[22] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[22]_i_1_n_0 ),
        .Q(MEM_alu_result[22]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[23] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[23]_i_1_n_0 ),
        .Q(MEM_alu_result[23]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[24] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[24]_i_1_n_0 ),
        .Q(MEM_alu_result[24]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[25] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[25]_i_1_n_0 ),
        .Q(MEM_alu_result[25]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[26] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[26]_i_1_n_0 ),
        .Q(MEM_alu_result[26]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[27] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[27]_i_1_n_0 ),
        .Q(MEM_alu_result[27]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[28] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[28]_i_1_n_0 ),
        .Q(MEM_alu_result[28]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[29] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[29]_i_1_n_0 ),
        .Q(MEM_alu_result[29]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[2]_i_1_n_0 ),
        .Q(MEM_alu_result[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[30] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[30]_i_1_n_0 ),
        .Q(MEM_alu_result[30]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[31] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[31]_i_1_n_0 ),
        .Q(MEM_alu_result[31]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[3] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[3]_i_1_n_0 ),
        .Q(MEM_alu_result[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[4] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[4]_i_1_n_0 ),
        .Q(MEM_alu_result[4]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[5] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[5]_i_1_n_0 ),
        .Q(MEM_alu_result[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[6] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[6]_i_1_n_0 ),
        .Q(MEM_alu_result[6]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[7] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[7]_i_1_n_0 ),
        .Q(MEM_alu_result[7]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[8] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[8]_i_1_n_0 ),
        .Q(MEM_alu_result[8]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_alu_result_reg[9] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_alu_result[9]_i_1_n_0 ),
        .Q(MEM_alu_result[9]));
  LUT2 #(
    .INIT(4'h2)) 
    MEM_csr_write_enable_i_1
       (.I0(EX_csr_write_enable),
        .I1(flush),
        .O(MEM_csr_write_enable_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    MEM_csr_write_enable_reg
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(MEM_csr_write_enable_i_1_n_0),
        .Q(MEM_csr_write_enable));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_funct3[0]_i_1 
       (.I0(EX_funct3[0]),
        .I1(flush),
        .O(\MEM_funct3[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_funct3[1]_i_1 
       (.I0(EX_funct3[1]),
        .I1(flush),
        .O(\MEM_funct3[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_funct3[2]_i_1 
       (.I0(EX_funct3[2]),
        .I1(flush),
        .O(\MEM_funct3[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_funct3_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_funct3[0]_i_1_n_0 ),
        .Q(MEM_funct3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_funct3_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_funct3[1]_i_1_n_0 ),
        .Q(MEM_funct3[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_funct3_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_funct3[2]_i_1_n_0 ),
        .Q(MEM_funct3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[0]_i_1 
       (.I0(EX_imm[0]),
        .I1(flush),
        .O(\MEM_imm[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[10]_i_1 
       (.I0(EX_imm[10]),
        .I1(flush),
        .O(\MEM_imm[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[11]_i_1 
       (.I0(EX_imm[11]),
        .I1(flush),
        .O(\MEM_imm[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[12]_i_1 
       (.I0(EX_imm[12]),
        .I1(flush),
        .O(\MEM_imm[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[13]_i_1 
       (.I0(EX_imm[13]),
        .I1(flush),
        .O(\MEM_imm[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[14]_i_1 
       (.I0(EX_imm[14]),
        .I1(flush),
        .O(\MEM_imm[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[15]_i_1 
       (.I0(EX_imm[15]),
        .I1(flush),
        .O(\MEM_imm[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[16]_i_1 
       (.I0(EX_imm[16]),
        .I1(flush),
        .O(\MEM_imm[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[17]_i_1 
       (.I0(EX_imm[17]),
        .I1(flush),
        .O(\MEM_imm[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[18]_i_1 
       (.I0(EX_imm[18]),
        .I1(flush),
        .O(\MEM_imm[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[19]_i_1 
       (.I0(EX_imm[19]),
        .I1(flush),
        .O(\MEM_imm[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[1]_i_1 
       (.I0(EX_imm[1]),
        .I1(flush),
        .O(\MEM_imm[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[20]_i_1 
       (.I0(EX_imm[20]),
        .I1(flush),
        .O(\MEM_imm[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[21]_i_1 
       (.I0(EX_imm[21]),
        .I1(flush),
        .O(\MEM_imm[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[22]_i_1 
       (.I0(EX_imm[22]),
        .I1(flush),
        .O(\MEM_imm[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[23]_i_1 
       (.I0(EX_imm[23]),
        .I1(flush),
        .O(\MEM_imm[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[24]_i_1 
       (.I0(EX_imm[24]),
        .I1(flush),
        .O(\MEM_imm[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[25]_i_1 
       (.I0(EX_imm[25]),
        .I1(flush),
        .O(\MEM_imm[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[26]_i_1 
       (.I0(EX_imm[26]),
        .I1(flush),
        .O(\MEM_imm[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[27]_i_1 
       (.I0(EX_imm[27]),
        .I1(flush),
        .O(\MEM_imm[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[28]_i_1 
       (.I0(EX_imm[28]),
        .I1(flush),
        .O(\MEM_imm[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[29]_i_1 
       (.I0(EX_imm[29]),
        .I1(flush),
        .O(\MEM_imm[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[2]_i_1 
       (.I0(EX_imm[2]),
        .I1(flush),
        .O(\MEM_imm[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[30]_i_1 
       (.I0(EX_imm[30]),
        .I1(flush),
        .O(\MEM_imm[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[31]_i_1 
       (.I0(EX_imm[31]),
        .I1(flush),
        .O(\MEM_imm[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[3]_i_1 
       (.I0(EX_imm[3]),
        .I1(flush),
        .O(\MEM_imm[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[4]_i_1 
       (.I0(EX_imm[4]),
        .I1(flush),
        .O(\MEM_imm[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[5]_i_1 
       (.I0(EX_imm[5]),
        .I1(flush),
        .O(\MEM_imm[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[6]_i_1 
       (.I0(EX_imm[6]),
        .I1(flush),
        .O(\MEM_imm[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[7]_i_1 
       (.I0(EX_imm[7]),
        .I1(flush),
        .O(\MEM_imm[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[8]_i_1 
       (.I0(EX_imm[8]),
        .I1(flush),
        .O(\MEM_imm[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_imm[9]_i_1 
       (.I0(EX_imm[9]),
        .I1(flush),
        .O(\MEM_imm[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[0]_i_1_n_0 ),
        .Q(MEM_imm[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[10] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[10]_i_1_n_0 ),
        .Q(MEM_imm[10]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[11] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[11]_i_1_n_0 ),
        .Q(MEM_imm[11]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[12] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[12]_i_1_n_0 ),
        .Q(MEM_imm[12]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[13] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[13]_i_1_n_0 ),
        .Q(MEM_imm[13]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[14] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[14]_i_1_n_0 ),
        .Q(MEM_imm[14]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[15] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[15]_i_1_n_0 ),
        .Q(MEM_imm[15]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[16] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[16]_i_1_n_0 ),
        .Q(MEM_imm[16]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[17] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[17]_i_1_n_0 ),
        .Q(MEM_imm[17]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[18] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[18]_i_1_n_0 ),
        .Q(MEM_imm[18]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[19] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[19]_i_1_n_0 ),
        .Q(MEM_imm[19]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[1]_i_1_n_0 ),
        .Q(MEM_imm[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[20] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[20]_i_1_n_0 ),
        .Q(MEM_imm[20]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[21] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[21]_i_1_n_0 ),
        .Q(MEM_imm[21]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[22] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[22]_i_1_n_0 ),
        .Q(MEM_imm[22]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[23] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[23]_i_1_n_0 ),
        .Q(MEM_imm[23]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[24] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[24]_i_1_n_0 ),
        .Q(MEM_imm[24]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[25] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[25]_i_1_n_0 ),
        .Q(MEM_imm[25]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[26] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[26]_i_1_n_0 ),
        .Q(MEM_imm[26]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[27] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[27]_i_1_n_0 ),
        .Q(MEM_imm[27]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[28] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[28]_i_1_n_0 ),
        .Q(MEM_imm[28]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[29] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[29]_i_1_n_0 ),
        .Q(MEM_imm[29]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[2]_i_1_n_0 ),
        .Q(MEM_imm[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[30] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[30]_i_1_n_0 ),
        .Q(MEM_imm[30]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[31] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[31]_i_1_n_0 ),
        .Q(MEM_imm[31]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[3] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[3]_i_1_n_0 ),
        .Q(MEM_imm[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[4] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[4]_i_1_n_0 ),
        .Q(MEM_imm[4]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[5] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[5]_i_1_n_0 ),
        .Q(MEM_imm[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[6] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[6]_i_1_n_0 ),
        .Q(MEM_imm[6]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[7] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[7]_i_1_n_0 ),
        .Q(MEM_imm[7]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[8] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[8]_i_1_n_0 ),
        .Q(MEM_imm[8]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_imm_reg[9] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_imm[9]_i_1_n_0 ),
        .Q(MEM_imm[9]));
  LUT2 #(
    .INIT(4'h2)) 
    MEM_memory_read_i_1
       (.I0(EX_memory_read),
        .I1(flush),
        .O(MEM_memory_read_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    MEM_memory_read_reg
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(MEM_memory_read_i_1_n_0),
        .Q(MEM_memory_read));
  LUT2 #(
    .INIT(4'h2)) 
    MEM_memory_write_i_1
       (.I0(EX_memory_write),
        .I1(flush),
        .O(MEM_memory_write_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    MEM_memory_write_reg
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(MEM_memory_write_i_1_n_0),
        .Q(MEM_memory_write));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_opcode[0]_i_1 
       (.I0(EX_opcode[0]),
        .I1(flush),
        .O(\MEM_opcode[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_opcode[1]_i_1 
       (.I0(EX_opcode[1]),
        .I1(flush),
        .O(\MEM_opcode[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_opcode[2]_i_1 
       (.I0(EX_opcode[2]),
        .I1(flush),
        .O(\MEM_opcode[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_opcode[3]_i_1 
       (.I0(EX_opcode[3]),
        .I1(flush),
        .O(\MEM_opcode[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_opcode[4]_i_1 
       (.I0(EX_opcode[4]),
        .I1(flush),
        .O(\MEM_opcode[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_opcode[5]_i_1 
       (.I0(EX_opcode[5]),
        .I1(flush),
        .O(\MEM_opcode[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_opcode[6]_i_1 
       (.I0(EX_opcode[6]),
        .I1(flush),
        .O(\MEM_opcode[6]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_opcode_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_opcode[0]_i_1_n_0 ),
        .Q(MEM_opcode[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_opcode_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_opcode[1]_i_1_n_0 ),
        .Q(MEM_opcode[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_opcode_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_opcode[2]_i_1_n_0 ),
        .Q(MEM_opcode[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_opcode_reg[3] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_opcode[3]_i_1_n_0 ),
        .Q(MEM_opcode[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_opcode_reg[4] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_opcode[4]_i_1_n_0 ),
        .Q(MEM_opcode[4]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_opcode_reg[5] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_opcode[5]_i_1_n_0 ),
        .Q(MEM_opcode[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_opcode_reg[6] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_opcode[6]_i_1_n_0 ),
        .Q(MEM_opcode[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[0]_i_1 
       (.I0(EX_pc[0]),
        .I1(flush),
        .O(\MEM_pc[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[10]_i_1 
       (.I0(EX_pc[10]),
        .I1(flush),
        .O(\MEM_pc[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[11]_i_1 
       (.I0(EX_pc[11]),
        .I1(flush),
        .O(\MEM_pc[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[12]_i_1 
       (.I0(EX_pc[12]),
        .I1(flush),
        .O(\MEM_pc[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[13]_i_1 
       (.I0(EX_pc[13]),
        .I1(flush),
        .O(\MEM_pc[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[14]_i_1 
       (.I0(EX_pc[14]),
        .I1(flush),
        .O(\MEM_pc[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[15]_i_1 
       (.I0(EX_pc[15]),
        .I1(flush),
        .O(\MEM_pc[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[16]_i_1 
       (.I0(EX_pc[16]),
        .I1(flush),
        .O(\MEM_pc[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[17]_i_1 
       (.I0(EX_pc[17]),
        .I1(flush),
        .O(\MEM_pc[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[18]_i_1 
       (.I0(EX_pc[18]),
        .I1(flush),
        .O(\MEM_pc[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[19]_i_1 
       (.I0(EX_pc[19]),
        .I1(flush),
        .O(\MEM_pc[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[1]_i_1 
       (.I0(EX_pc[1]),
        .I1(flush),
        .O(\MEM_pc[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[20]_i_1 
       (.I0(EX_pc[20]),
        .I1(flush),
        .O(\MEM_pc[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[21]_i_1 
       (.I0(EX_pc[21]),
        .I1(flush),
        .O(\MEM_pc[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[22]_i_1 
       (.I0(EX_pc[22]),
        .I1(flush),
        .O(\MEM_pc[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[23]_i_1 
       (.I0(EX_pc[23]),
        .I1(flush),
        .O(\MEM_pc[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[24]_i_1 
       (.I0(EX_pc[24]),
        .I1(flush),
        .O(\MEM_pc[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[25]_i_1 
       (.I0(EX_pc[25]),
        .I1(flush),
        .O(\MEM_pc[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[26]_i_1 
       (.I0(EX_pc[26]),
        .I1(flush),
        .O(\MEM_pc[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[27]_i_1 
       (.I0(EX_pc[27]),
        .I1(flush),
        .O(\MEM_pc[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[28]_i_1 
       (.I0(EX_pc[28]),
        .I1(flush),
        .O(\MEM_pc[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[29]_i_1 
       (.I0(EX_pc[29]),
        .I1(flush),
        .O(\MEM_pc[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[2]_i_1 
       (.I0(EX_pc[2]),
        .I1(flush),
        .O(\MEM_pc[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[30]_i_1 
       (.I0(EX_pc[30]),
        .I1(flush),
        .O(\MEM_pc[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \MEM_pc[31]_i_1 
       (.I0(clk_enable),
        .I1(EX_MEM_stall),
        .I2(flush),
        .O(\MEM_pc[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[31]_i_2 
       (.I0(EX_pc[31]),
        .I1(flush),
        .O(\MEM_pc[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[3]_i_1 
       (.I0(EX_pc[3]),
        .I1(flush),
        .O(\MEM_pc[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[4]_i_1 
       (.I0(EX_pc[4]),
        .I1(flush),
        .O(\MEM_pc[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[5]_i_1 
       (.I0(EX_pc[5]),
        .I1(flush),
        .O(\MEM_pc[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[6]_i_1 
       (.I0(EX_pc[6]),
        .I1(flush),
        .O(\MEM_pc[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[7]_i_1 
       (.I0(EX_pc[7]),
        .I1(flush),
        .O(\MEM_pc[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[8]_i_1 
       (.I0(EX_pc[8]),
        .I1(flush),
        .O(\MEM_pc[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc[9]_i_1 
       (.I0(EX_pc[9]),
        .I1(flush),
        .O(\MEM_pc[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[0]_i_1 
       (.I0(EX_pc_plus_4[0]),
        .I1(flush),
        .O(\MEM_pc_plus_4[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[10]_i_1 
       (.I0(EX_pc_plus_4[10]),
        .I1(flush),
        .O(\MEM_pc_plus_4[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[11]_i_1 
       (.I0(EX_pc_plus_4[11]),
        .I1(flush),
        .O(\MEM_pc_plus_4[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[12]_i_1 
       (.I0(EX_pc_plus_4[12]),
        .I1(flush),
        .O(\MEM_pc_plus_4[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[13]_i_1 
       (.I0(EX_pc_plus_4[13]),
        .I1(flush),
        .O(\MEM_pc_plus_4[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[14]_i_1 
       (.I0(EX_pc_plus_4[14]),
        .I1(flush),
        .O(\MEM_pc_plus_4[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[15]_i_1 
       (.I0(EX_pc_plus_4[15]),
        .I1(flush),
        .O(\MEM_pc_plus_4[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[16]_i_1 
       (.I0(EX_pc_plus_4[16]),
        .I1(flush),
        .O(\MEM_pc_plus_4[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[17]_i_1 
       (.I0(EX_pc_plus_4[17]),
        .I1(flush),
        .O(\MEM_pc_plus_4[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[18]_i_1 
       (.I0(EX_pc_plus_4[18]),
        .I1(flush),
        .O(\MEM_pc_plus_4[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[19]_i_1 
       (.I0(EX_pc_plus_4[19]),
        .I1(flush),
        .O(\MEM_pc_plus_4[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[1]_i_1 
       (.I0(EX_pc_plus_4[1]),
        .I1(flush),
        .O(\MEM_pc_plus_4[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[20]_i_1 
       (.I0(EX_pc_plus_4[20]),
        .I1(flush),
        .O(\MEM_pc_plus_4[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[21]_i_1 
       (.I0(EX_pc_plus_4[21]),
        .I1(flush),
        .O(\MEM_pc_plus_4[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[22]_i_1 
       (.I0(EX_pc_plus_4[22]),
        .I1(flush),
        .O(\MEM_pc_plus_4[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[23]_i_1 
       (.I0(EX_pc_plus_4[23]),
        .I1(flush),
        .O(\MEM_pc_plus_4[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[24]_i_1 
       (.I0(EX_pc_plus_4[24]),
        .I1(flush),
        .O(\MEM_pc_plus_4[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[25]_i_1 
       (.I0(EX_pc_plus_4[25]),
        .I1(flush),
        .O(\MEM_pc_plus_4[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[26]_i_1 
       (.I0(EX_pc_plus_4[26]),
        .I1(flush),
        .O(\MEM_pc_plus_4[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[27]_i_1 
       (.I0(EX_pc_plus_4[27]),
        .I1(flush),
        .O(\MEM_pc_plus_4[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[28]_i_1 
       (.I0(EX_pc_plus_4[28]),
        .I1(flush),
        .O(\MEM_pc_plus_4[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[29]_i_1 
       (.I0(EX_pc_plus_4[29]),
        .I1(flush),
        .O(\MEM_pc_plus_4[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[2]_i_1 
       (.I0(EX_pc_plus_4[2]),
        .I1(flush),
        .O(\MEM_pc_plus_4[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[30]_i_1 
       (.I0(EX_pc_plus_4[30]),
        .I1(flush),
        .O(\MEM_pc_plus_4[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[31]_i_1 
       (.I0(EX_pc_plus_4[31]),
        .I1(flush),
        .O(\MEM_pc_plus_4[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[3]_i_1 
       (.I0(EX_pc_plus_4[3]),
        .I1(flush),
        .O(\MEM_pc_plus_4[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[4]_i_1 
       (.I0(EX_pc_plus_4[4]),
        .I1(flush),
        .O(\MEM_pc_plus_4[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[5]_i_1 
       (.I0(EX_pc_plus_4[5]),
        .I1(flush),
        .O(\MEM_pc_plus_4[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[6]_i_1 
       (.I0(EX_pc_plus_4[6]),
        .I1(flush),
        .O(\MEM_pc_plus_4[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[7]_i_1 
       (.I0(EX_pc_plus_4[7]),
        .I1(flush),
        .O(\MEM_pc_plus_4[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[8]_i_1 
       (.I0(EX_pc_plus_4[8]),
        .I1(flush),
        .O(\MEM_pc_plus_4[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_pc_plus_4[9]_i_1 
       (.I0(EX_pc_plus_4[9]),
        .I1(flush),
        .O(\MEM_pc_plus_4[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[0]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[10] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[10]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[11] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[11]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[12] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[12]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[13] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[13]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[14] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[14]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[15] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[15]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[16] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[16]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[17] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[17]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[18] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[18]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[19] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[19]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[1]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[20] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[20]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[21] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[21]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[22] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[22]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[23] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[23]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[24] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[24]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[25] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[25]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[26] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[26]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[27] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[27]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[28] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[28]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[29] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[29]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[2]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[30] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[30]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[31] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[31]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[3] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[3]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[4] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[4]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[5] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[5]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[6] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[6]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[7] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[7]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[8] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[8]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_plus_4_reg[9] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc_plus_4[9]_i_1_n_0 ),
        .Q(MEM_pc_plus_4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[0]_i_1_n_0 ),
        .Q(MEM_pc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[10] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[10]_i_1_n_0 ),
        .Q(MEM_pc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[11] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[11]_i_1_n_0 ),
        .Q(MEM_pc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[12] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[12]_i_1_n_0 ),
        .Q(MEM_pc[12]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[13] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[13]_i_1_n_0 ),
        .Q(MEM_pc[13]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[14] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[14]_i_1_n_0 ),
        .Q(MEM_pc[14]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[15] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[15]_i_1_n_0 ),
        .Q(MEM_pc[15]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[16] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[16]_i_1_n_0 ),
        .Q(MEM_pc[16]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[17] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[17]_i_1_n_0 ),
        .Q(MEM_pc[17]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[18] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[18]_i_1_n_0 ),
        .Q(MEM_pc[18]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[19] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[19]_i_1_n_0 ),
        .Q(MEM_pc[19]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[1]_i_1_n_0 ),
        .Q(MEM_pc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[20] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[20]_i_1_n_0 ),
        .Q(MEM_pc[20]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[21] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[21]_i_1_n_0 ),
        .Q(MEM_pc[21]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[22] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[22]_i_1_n_0 ),
        .Q(MEM_pc[22]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[23] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[23]_i_1_n_0 ),
        .Q(MEM_pc[23]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[24] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[24]_i_1_n_0 ),
        .Q(MEM_pc[24]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[25] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[25]_i_1_n_0 ),
        .Q(MEM_pc[25]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[26] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[26]_i_1_n_0 ),
        .Q(MEM_pc[26]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[27] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[27]_i_1_n_0 ),
        .Q(MEM_pc[27]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[28] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[28]_i_1_n_0 ),
        .Q(MEM_pc[28]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[29] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[29]_i_1_n_0 ),
        .Q(MEM_pc[29]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[2]_i_1_n_0 ),
        .Q(MEM_pc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[30] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[30]_i_1_n_0 ),
        .Q(MEM_pc[30]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[31] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[31]_i_2_n_0 ),
        .Q(MEM_pc[31]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[3] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[3]_i_1_n_0 ),
        .Q(MEM_pc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[4] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[4]_i_1_n_0 ),
        .Q(MEM_pc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[5] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[5]_i_1_n_0 ),
        .Q(MEM_pc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[6] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[6]_i_1_n_0 ),
        .Q(MEM_pc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[7] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[7]_i_1_n_0 ),
        .Q(MEM_pc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[8] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[8]_i_1_n_0 ),
        .Q(MEM_pc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_pc_reg[9] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_pc[9]_i_1_n_0 ),
        .Q(MEM_pc[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[0]_i_1 
       (.I0(EX_raw_imm[0]),
        .I1(flush),
        .O(\MEM_raw_imm[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[10]_i_1 
       (.I0(EX_raw_imm[10]),
        .I1(flush),
        .O(\MEM_raw_imm[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[11]_i_1 
       (.I0(EX_raw_imm[11]),
        .I1(flush),
        .O(\MEM_raw_imm[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[1]_i_1 
       (.I0(EX_raw_imm[1]),
        .I1(flush),
        .O(\MEM_raw_imm[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[2]_i_1 
       (.I0(EX_raw_imm[2]),
        .I1(flush),
        .O(\MEM_raw_imm[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[3]_i_1 
       (.I0(EX_raw_imm[3]),
        .I1(flush),
        .O(\MEM_raw_imm[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[4]_i_1 
       (.I0(EX_raw_imm[4]),
        .I1(flush),
        .O(\MEM_raw_imm[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[5]_i_1 
       (.I0(EX_raw_imm[5]),
        .I1(flush),
        .O(\MEM_raw_imm[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[6]_i_1 
       (.I0(EX_raw_imm[6]),
        .I1(flush),
        .O(\MEM_raw_imm[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[7]_i_1 
       (.I0(EX_raw_imm[7]),
        .I1(flush),
        .O(\MEM_raw_imm[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[8]_i_1 
       (.I0(EX_raw_imm[8]),
        .I1(flush),
        .O(\MEM_raw_imm[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_raw_imm[9]_i_1 
       (.I0(EX_raw_imm[9]),
        .I1(flush),
        .O(\MEM_raw_imm[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[0]_i_1_n_0 ),
        .Q(MEM_raw_imm[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[10] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[10]_i_1_n_0 ),
        .Q(MEM_raw_imm[10]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[11] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[11]_i_1_n_0 ),
        .Q(MEM_raw_imm[11]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[1]_i_1_n_0 ),
        .Q(MEM_raw_imm[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[2]_i_1_n_0 ),
        .Q(MEM_raw_imm[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[3] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[3]_i_1_n_0 ),
        .Q(MEM_raw_imm[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[4] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[4]_i_1_n_0 ),
        .Q(MEM_raw_imm[4]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[5] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[5]_i_1_n_0 ),
        .Q(MEM_raw_imm[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[6] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[6]_i_1_n_0 ),
        .Q(MEM_raw_imm[6]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[7] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[7]_i_1_n_0 ),
        .Q(MEM_raw_imm[7]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[8] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[8]_i_1_n_0 ),
        .Q(MEM_raw_imm[8]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_raw_imm_reg[9] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_raw_imm[9]_i_1_n_0 ),
        .Q(MEM_raw_imm[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_rd[0]_i_1 
       (.I0(EX_rd[0]),
        .I1(flush),
        .O(\MEM_rd[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_rd[1]_i_1 
       (.I0(EX_rd[1]),
        .I1(flush),
        .O(\MEM_rd[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_rd[2]_i_1 
       (.I0(EX_rd[2]),
        .I1(flush),
        .O(\MEM_rd[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_rd[3]_i_1 
       (.I0(EX_rd[3]),
        .I1(flush),
        .O(\MEM_rd[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_rd[4]_i_1 
       (.I0(EX_rd[4]),
        .I1(flush),
        .O(\MEM_rd[4]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_rd_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_rd[0]_i_1_n_0 ),
        .Q(MEM_rd[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_rd_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_rd[1]_i_1_n_0 ),
        .Q(MEM_rd[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_rd_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_rd[2]_i_1_n_0 ),
        .Q(MEM_rd[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_rd_reg[3] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_rd[3]_i_1_n_0 ),
        .Q(MEM_rd[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_rd_reg[4] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_rd[4]_i_1_n_0 ),
        .Q(MEM_rd[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[0]_i_1 
       (.I0(EX_read_data2[0]),
        .I1(flush),
        .O(\MEM_read_data2[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[10]_i_1 
       (.I0(EX_read_data2[10]),
        .I1(flush),
        .O(\MEM_read_data2[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[11]_i_1 
       (.I0(EX_read_data2[11]),
        .I1(flush),
        .O(\MEM_read_data2[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[12]_i_1 
       (.I0(EX_read_data2[12]),
        .I1(flush),
        .O(\MEM_read_data2[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[13]_i_1 
       (.I0(EX_read_data2[13]),
        .I1(flush),
        .O(\MEM_read_data2[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[14]_i_1 
       (.I0(EX_read_data2[14]),
        .I1(flush),
        .O(\MEM_read_data2[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[15]_i_1 
       (.I0(EX_read_data2[15]),
        .I1(flush),
        .O(\MEM_read_data2[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[16]_i_1 
       (.I0(EX_read_data2[16]),
        .I1(flush),
        .O(\MEM_read_data2[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[17]_i_1 
       (.I0(EX_read_data2[17]),
        .I1(flush),
        .O(\MEM_read_data2[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[18]_i_1 
       (.I0(EX_read_data2[18]),
        .I1(flush),
        .O(\MEM_read_data2[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[19]_i_1 
       (.I0(EX_read_data2[19]),
        .I1(flush),
        .O(\MEM_read_data2[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[1]_i_1 
       (.I0(EX_read_data2[1]),
        .I1(flush),
        .O(\MEM_read_data2[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[20]_i_1 
       (.I0(EX_read_data2[20]),
        .I1(flush),
        .O(\MEM_read_data2[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[21]_i_1 
       (.I0(EX_read_data2[21]),
        .I1(flush),
        .O(\MEM_read_data2[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[22]_i_1 
       (.I0(EX_read_data2[22]),
        .I1(flush),
        .O(\MEM_read_data2[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[23]_i_1 
       (.I0(EX_read_data2[23]),
        .I1(flush),
        .O(\MEM_read_data2[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[24]_i_1 
       (.I0(EX_read_data2[24]),
        .I1(flush),
        .O(\MEM_read_data2[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[25]_i_1 
       (.I0(EX_read_data2[25]),
        .I1(flush),
        .O(\MEM_read_data2[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[26]_i_1 
       (.I0(EX_read_data2[26]),
        .I1(flush),
        .O(\MEM_read_data2[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[27]_i_1 
       (.I0(EX_read_data2[27]),
        .I1(flush),
        .O(\MEM_read_data2[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[28]_i_1 
       (.I0(EX_read_data2[28]),
        .I1(flush),
        .O(\MEM_read_data2[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[29]_i_1 
       (.I0(EX_read_data2[29]),
        .I1(flush),
        .O(\MEM_read_data2[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[2]_i_1 
       (.I0(EX_read_data2[2]),
        .I1(flush),
        .O(\MEM_read_data2[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[30]_i_1 
       (.I0(EX_read_data2[30]),
        .I1(flush),
        .O(\MEM_read_data2[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[31]_i_1 
       (.I0(EX_read_data2[31]),
        .I1(flush),
        .O(\MEM_read_data2[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[3]_i_1 
       (.I0(EX_read_data2[3]),
        .I1(flush),
        .O(\MEM_read_data2[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[4]_i_1 
       (.I0(EX_read_data2[4]),
        .I1(flush),
        .O(\MEM_read_data2[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[5]_i_1 
       (.I0(EX_read_data2[5]),
        .I1(flush),
        .O(\MEM_read_data2[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[6]_i_1 
       (.I0(EX_read_data2[6]),
        .I1(flush),
        .O(\MEM_read_data2[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[7]_i_1 
       (.I0(EX_read_data2[7]),
        .I1(flush),
        .O(\MEM_read_data2[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[8]_i_1 
       (.I0(EX_read_data2[8]),
        .I1(flush),
        .O(\MEM_read_data2[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_read_data2[9]_i_1 
       (.I0(EX_read_data2[9]),
        .I1(flush),
        .O(\MEM_read_data2[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[0]_i_1_n_0 ),
        .Q(MEM_read_data2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[10] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[10]_i_1_n_0 ),
        .Q(MEM_read_data2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[11] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[11]_i_1_n_0 ),
        .Q(MEM_read_data2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[12] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[12]_i_1_n_0 ),
        .Q(MEM_read_data2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[13] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[13]_i_1_n_0 ),
        .Q(MEM_read_data2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[14] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[14]_i_1_n_0 ),
        .Q(MEM_read_data2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[15] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[15]_i_1_n_0 ),
        .Q(MEM_read_data2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[16] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[16]_i_1_n_0 ),
        .Q(MEM_read_data2[16]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[17] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[17]_i_1_n_0 ),
        .Q(MEM_read_data2[17]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[18] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[18]_i_1_n_0 ),
        .Q(MEM_read_data2[18]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[19] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[19]_i_1_n_0 ),
        .Q(MEM_read_data2[19]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[1]_i_1_n_0 ),
        .Q(MEM_read_data2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[20] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[20]_i_1_n_0 ),
        .Q(MEM_read_data2[20]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[21] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[21]_i_1_n_0 ),
        .Q(MEM_read_data2[21]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[22] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[22]_i_1_n_0 ),
        .Q(MEM_read_data2[22]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[23] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[23]_i_1_n_0 ),
        .Q(MEM_read_data2[23]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[24] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[24]_i_1_n_0 ),
        .Q(MEM_read_data2[24]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[25] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[25]_i_1_n_0 ),
        .Q(MEM_read_data2[25]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[26] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[26]_i_1_n_0 ),
        .Q(MEM_read_data2[26]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[27] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[27]_i_1_n_0 ),
        .Q(MEM_read_data2[27]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[28] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[28]_i_1_n_0 ),
        .Q(MEM_read_data2[28]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[29] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[29]_i_1_n_0 ),
        .Q(MEM_read_data2[29]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[2]_i_1_n_0 ),
        .Q(MEM_read_data2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[30] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[30]_i_1_n_0 ),
        .Q(MEM_read_data2[30]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[31] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[31]_i_1_n_0 ),
        .Q(MEM_read_data2[31]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[3] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[3]_i_1_n_0 ),
        .Q(MEM_read_data2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[4] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[4]_i_1_n_0 ),
        .Q(MEM_read_data2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[5] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[5]_i_1_n_0 ),
        .Q(MEM_read_data2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[6] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[6]_i_1_n_0 ),
        .Q(MEM_read_data2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[7] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[7]_i_1_n_0 ),
        .Q(MEM_read_data2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[8] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[8]_i_1_n_0 ),
        .Q(MEM_read_data2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_read_data2_reg[9] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_read_data2[9]_i_1_n_0 ),
        .Q(MEM_read_data2[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_register_file_write_data_select[0]_i_1 
       (.I0(EX_register_file_write_data_select[0]),
        .I1(flush),
        .O(\MEM_register_file_write_data_select[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_register_file_write_data_select[1]_i_1 
       (.I0(EX_register_file_write_data_select[1]),
        .I1(flush),
        .O(\MEM_register_file_write_data_select[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_register_file_write_data_select[2]_i_1 
       (.I0(EX_register_file_write_data_select[2]),
        .I1(flush),
        .O(\MEM_register_file_write_data_select[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_register_file_write_data_select_reg[0] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_register_file_write_data_select[0]_i_1_n_0 ),
        .Q(MEM_register_file_write_data_select[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_register_file_write_data_select_reg[1] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_register_file_write_data_select[1]_i_1_n_0 ),
        .Q(MEM_register_file_write_data_select[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_register_file_write_data_select_reg[2] 
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\MEM_register_file_write_data_select[2]_i_1_n_0 ),
        .Q(MEM_register_file_write_data_select[2]));
  LUT2 #(
    .INIT(4'h2)) 
    MEM_register_write_enable_i_1
       (.I0(EX_register_write_enable),
        .I1(flush),
        .O(MEM_register_write_enable_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    MEM_register_write_enable_reg
       (.C(clk),
        .CE(\MEM_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(MEM_register_write_enable_i_1_n_0),
        .Q(MEM_register_write_enable));
endmodule

module ExceptionDetector
   (clk,
    clk_enable,
    reset,
    ID_opcode,
    EX_opcode,
    MEM_opcode,
    ID_funct3,
    EX_funct3,
    MEM_funct3,
    alu_result,
    MEM_alu_result,
    raw_imm,
    EX_raw_imm,
    csr_write_enable,
    branch_target_lsbs,
    branch_estimation,
    trapped,
    trap_status);
  input clk;
  input clk_enable;
  input reset;
  input [6:0]ID_opcode;
  input [6:0]EX_opcode;
  input [6:0]MEM_opcode;
  input [2:0]ID_funct3;
  input [2:0]EX_funct3;
  input [2:0]MEM_funct3;
  input [1:0]alu_result;
  input [1:0]MEM_alu_result;
  input [11:0]raw_imm;
  input [11:0]EX_raw_imm;
  input csr_write_enable;
  input [1:0]branch_target_lsbs;
  input branch_estimation;
  output trapped;
  output [2:0]trap_status;

  wire [2:0]EX_funct3;
  wire [6:0]EX_opcode;
  wire [11:0]EX_raw_imm;
  wire [2:0]ID_funct3;
  wire [6:0]ID_opcode;
  wire [1:0]MEM_alu_result;
  wire [2:0]MEM_funct3;
  wire [6:0]MEM_opcode;
  wire [1:0]alu_result;
  wire branch_estimation;
  wire [1:0]branch_target_lsbs;
  wire clk;
  wire clk_enable;
  wire [11:0]raw_imm;
  wire reset;
  wire [2:0]trap_status;
  wire \trap_status[0]_i_2_n_0 ;
  wire \trap_status[0]_i_3_n_0 ;
  wire \trap_status[0]_i_4_n_0 ;
  wire \trap_status[0]_i_5_n_0 ;
  wire \trap_status[1]_i_2_n_0 ;
  wire \trap_status[1]_i_3_n_0 ;
  wire \trap_status[1]_i_4_n_0 ;
  wire \trap_status[1]_i_5_n_0 ;
  wire \trap_status[1]_i_6_n_0 ;
  wire \trap_status[1]_i_7_n_0 ;
  wire \trap_status[1]_i_8_n_0 ;
  wire \trap_status[2]_i_10_n_0 ;
  wire \trap_status[2]_i_11_n_0 ;
  wire \trap_status[2]_i_12_n_0 ;
  wire \trap_status[2]_i_13_n_0 ;
  wire \trap_status[2]_i_14_n_0 ;
  wire \trap_status[2]_i_15_n_0 ;
  wire \trap_status[2]_i_16_n_0 ;
  wire \trap_status[2]_i_17_n_0 ;
  wire \trap_status[2]_i_2_n_0 ;
  wire \trap_status[2]_i_3_n_0 ;
  wire \trap_status[2]_i_4_n_0 ;
  wire \trap_status[2]_i_5_n_0 ;
  wire \trap_status[2]_i_6_n_0 ;
  wire \trap_status[2]_i_7_n_0 ;
  wire \trap_status[2]_i_8_n_0 ;
  wire \trap_status[2]_i_9_n_0 ;
  wire [2:0]trap_status_combinatorial;
  wire trapped;
  wire trapped_combinatorial;
  wire trapped_i_10_n_0;
  wire trapped_i_11_n_0;
  wire trapped_i_12_n_0;
  wire trapped_i_13_n_0;
  wire trapped_i_14_n_0;
  wire trapped_i_15_n_0;
  wire trapped_i_16_n_0;
  wire trapped_i_17_n_0;
  wire trapped_i_2_n_0;
  wire trapped_i_3_n_0;
  wire trapped_i_4_n_0;
  wire trapped_i_5_n_0;
  wire trapped_i_6_n_0;
  wire trapped_i_7_n_0;
  wire trapped_i_8_n_0;
  wire trapped_i_9_n_0;

  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \trap_status[0]_i_1 
       (.I0(\trap_status[0]_i_2_n_0 ),
        .I1(\trap_status[0]_i_3_n_0 ),
        .I2(trapped_i_2_n_0),
        .I3(trapped_i_4_n_0),
        .I4(\trap_status[0]_i_4_n_0 ),
        .O(trap_status_combinatorial[0]));
  LUT6 #(
    .INIT(64'h00008808AAAAAAAA)) 
    \trap_status[0]_i_2 
       (.I0(\trap_status[1]_i_5_n_0 ),
        .I1(\trap_status[0]_i_5_n_0 ),
        .I2(EX_opcode[4]),
        .I3(EX_raw_imm[0]),
        .I4(trapped_i_6_n_0),
        .I5(\trap_status[1]_i_4_n_0 ),
        .O(\trap_status[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE000E0E0EEEEEEEE)) 
    \trap_status[0]_i_3 
       (.I0(\trap_status[2]_i_9_n_0 ),
        .I1(ID_opcode[4]),
        .I2(\trap_status[1]_i_6_n_0 ),
        .I3(\trap_status[2]_i_12_n_0 ),
        .I4(raw_imm[0]),
        .I5(\trap_status[2]_i_13_n_0 ),
        .O(\trap_status[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0000002)) 
    \trap_status[0]_i_4 
       (.I0(trapped_i_12_n_0),
        .I1(MEM_opcode[3]),
        .I2(MEM_opcode[2]),
        .I3(MEM_opcode[6]),
        .I4(MEM_opcode[5]),
        .O(\trap_status[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \trap_status[0]_i_5 
       (.I0(EX_opcode[4]),
        .I1(EX_opcode[6]),
        .I2(EX_opcode[5]),
        .I3(trapped_i_16_n_0),
        .O(\trap_status[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF4FF4444FFFFFFFF)) 
    \trap_status[1]_i_1 
       (.I0(\trap_status[1]_i_2_n_0 ),
        .I1(trapped_i_2_n_0),
        .I2(\trap_status[1]_i_3_n_0 ),
        .I3(\trap_status[1]_i_4_n_0 ),
        .I4(\trap_status[1]_i_5_n_0 ),
        .I5(trapped_i_4_n_0),
        .O(trap_status_combinatorial[1]));
  LUT5 #(
    .INIT(32'hDDDDDDD5)) 
    \trap_status[1]_i_2 
       (.I0(\trap_status[2]_i_13_n_0 ),
        .I1(\trap_status[1]_i_6_n_0 ),
        .I2(\trap_status[1]_i_7_n_0 ),
        .I3(\trap_status[2]_i_12_n_0 ),
        .I4(\trap_status[2]_i_11_n_0 ),
        .O(\trap_status[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002A22)) 
    \trap_status[1]_i_3 
       (.I0(trapped_i_5_n_0),
        .I1(EX_opcode[4]),
        .I2(\trap_status[1]_i_8_n_0 ),
        .I3(\trap_status[2]_i_8_n_0 ),
        .I4(EX_opcode[3]),
        .I5(EX_opcode[2]),
        .O(\trap_status[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFFFFFFFFFFFFF)) 
    \trap_status[1]_i_4 
       (.I0(alu_result[0]),
        .I1(alu_result[1]),
        .I2(EX_opcode[4]),
        .I3(EX_opcode[2]),
        .I4(EX_opcode[6]),
        .I5(EX_opcode[5]),
        .O(\trap_status[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trap_status[1]_i_5 
       (.I0(EX_opcode[0]),
        .I1(EX_opcode[1]),
        .O(\trap_status[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF1F)) 
    \trap_status[1]_i_6 
       (.I0(branch_target_lsbs[1]),
        .I1(branch_target_lsbs[0]),
        .I2(branch_estimation),
        .I3(ID_opcode[3]),
        .I4(ID_opcode[2]),
        .I5(ID_opcode[4]),
        .O(\trap_status[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_status[1]_i_7 
       (.I0(raw_imm[0]),
        .I1(raw_imm[2]),
        .I2(raw_imm[3]),
        .I3(raw_imm[8]),
        .I4(raw_imm[9]),
        .I5(raw_imm[1]),
        .O(\trap_status[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_status[1]_i_8 
       (.I0(\trap_status[2]_i_7_n_0 ),
        .I1(EX_raw_imm[8]),
        .I2(EX_raw_imm[9]),
        .I3(EX_raw_imm[1]),
        .O(\trap_status[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \trap_status[2]_i_1 
       (.I0(\trap_status[2]_i_2_n_0 ),
        .I1(\trap_status[2]_i_3_n_0 ),
        .I2(\trap_status[2]_i_4_n_0 ),
        .I3(\trap_status[2]_i_5_n_0 ),
        .I4(trapped_i_2_n_0),
        .I5(trapped_i_4_n_0),
        .O(trap_status_combinatorial[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \trap_status[2]_i_10 
       (.I0(raw_imm[1]),
        .I1(raw_imm[9]),
        .I2(raw_imm[8]),
        .I3(raw_imm[0]),
        .I4(raw_imm[2]),
        .I5(raw_imm[3]),
        .O(\trap_status[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_status[2]_i_11 
       (.I0(raw_imm[5]),
        .I1(raw_imm[4]),
        .I2(raw_imm[6]),
        .I3(raw_imm[11]),
        .I4(raw_imm[7]),
        .I5(raw_imm[10]),
        .O(\trap_status[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \trap_status[2]_i_12 
       (.I0(ID_funct3[2]),
        .I1(ID_funct3[1]),
        .I2(ID_funct3[0]),
        .I3(ID_opcode[4]),
        .I4(ID_opcode[3]),
        .I5(ID_opcode[2]),
        .O(\trap_status[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \trap_status[2]_i_13 
       (.I0(\trap_status[2]_i_16_n_0 ),
        .I1(trapped_i_10_n_0),
        .I2(trapped_i_9_n_0),
        .I3(trapped_i_8_n_0),
        .I4(trapped_i_7_n_0),
        .I5(\trap_status[2]_i_17_n_0 ),
        .O(\trap_status[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_status[2]_i_14 
       (.I0(EX_raw_imm[6]),
        .I1(EX_raw_imm[4]),
        .I2(EX_raw_imm[5]),
        .I3(EX_raw_imm[7]),
        .I4(EX_raw_imm[11]),
        .I5(EX_raw_imm[10]),
        .O(\trap_status[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trap_status[2]_i_15 
       (.I0(ID_funct3[2]),
        .I1(ID_funct3[1]),
        .O(\trap_status[2]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \trap_status[2]_i_16 
       (.I0(ID_opcode[5]),
        .I1(ID_opcode[2]),
        .I2(ID_opcode[3]),
        .O(\trap_status[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trap_status[2]_i_17 
       (.I0(ID_opcode[5]),
        .I1(ID_opcode[6]),
        .O(\trap_status[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A0A00E0)) 
    \trap_status[2]_i_2 
       (.I0(MEM_alu_result[0]),
        .I1(MEM_alu_result[1]),
        .I2(MEM_funct3[1]),
        .I3(MEM_funct3[2]),
        .I4(MEM_funct3[0]),
        .I5(\trap_status[2]_i_6_n_0 ),
        .O(\trap_status[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020202)) 
    \trap_status[2]_i_3 
       (.I0(trapped_i_5_n_0),
        .I1(EX_opcode[3]),
        .I2(EX_opcode[2]),
        .I3(EX_opcode[4]),
        .I4(\trap_status[2]_i_7_n_0 ),
        .O(\trap_status[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5DDDDDDDDDDDDDDD)) 
    \trap_status[2]_i_4 
       (.I0(\trap_status[1]_i_5_n_0 ),
        .I1(EX_opcode[4]),
        .I2(\trap_status[2]_i_8_n_0 ),
        .I3(EX_raw_imm[1]),
        .I4(EX_raw_imm[9]),
        .I5(EX_raw_imm[8]),
        .O(\trap_status[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    \trap_status[2]_i_5 
       (.I0(\trap_status[2]_i_9_n_0 ),
        .I1(ID_opcode[4]),
        .I2(\trap_status[2]_i_10_n_0 ),
        .I3(\trap_status[2]_i_11_n_0 ),
        .I4(\trap_status[2]_i_12_n_0 ),
        .I5(\trap_status[2]_i_13_n_0 ),
        .O(\trap_status[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8F)) 
    \trap_status[2]_i_6 
       (.I0(MEM_opcode[5]),
        .I1(MEM_funct3[2]),
        .I2(trapped_i_12_n_0),
        .I3(MEM_opcode[6]),
        .I4(MEM_opcode[2]),
        .I5(MEM_opcode[3]),
        .O(\trap_status[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \trap_status[2]_i_7 
       (.I0(EX_funct3[0]),
        .I1(EX_funct3[2]),
        .I2(EX_opcode[6]),
        .I3(EX_opcode[5]),
        .I4(EX_funct3[1]),
        .O(\trap_status[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_status[2]_i_8 
       (.I0(EX_raw_imm[2]),
        .I1(EX_raw_imm[0]),
        .I2(EX_raw_imm[3]),
        .I3(\trap_status[2]_i_14_n_0 ),
        .O(\trap_status[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    \trap_status[2]_i_9 
       (.I0(ID_opcode[5]),
        .I1(ID_opcode[3]),
        .I2(ID_funct3[0]),
        .I3(\trap_status[2]_i_15_n_0 ),
        .I4(ID_opcode[2]),
        .I5(ID_opcode[6]),
        .O(\trap_status[2]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \trap_status_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(trap_status_combinatorial[0]),
        .Q(trap_status[0]));
  FDCE #(
    .INIT(1'b0)) 
    \trap_status_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(trap_status_combinatorial[1]),
        .Q(trap_status[1]));
  FDCE #(
    .INIT(1'b0)) 
    \trap_status_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(trap_status_combinatorial[2]),
        .Q(trap_status[2]));
  LUT3 #(
    .INIT(8'hDF)) 
    trapped_i_1
       (.I0(trapped_i_2_n_0),
        .I1(trapped_i_3_n_0),
        .I2(trapped_i_4_n_0),
        .O(trapped_combinatorial));
  LUT3 #(
    .INIT(8'h08)) 
    trapped_i_10
       (.I0(ID_funct3[0]),
        .I1(ID_opcode[3]),
        .I2(ID_opcode[5]),
        .O(trapped_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    trapped_i_11
       (.I0(ID_opcode[3]),
        .I1(ID_opcode[2]),
        .O(trapped_i_11_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    trapped_i_12
       (.I0(MEM_opcode[4]),
        .I1(MEM_opcode[1]),
        .I2(MEM_opcode[0]),
        .O(trapped_i_12_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    trapped_i_13
       (.I0(MEM_opcode[6]),
        .I1(MEM_opcode[2]),
        .I2(MEM_opcode[3]),
        .O(trapped_i_13_n_0));
  LUT5 #(
    .INIT(32'h1A1A1000)) 
    trapped_i_14
       (.I0(MEM_funct3[0]),
        .I1(MEM_funct3[2]),
        .I2(MEM_funct3[1]),
        .I3(MEM_alu_result[1]),
        .I4(MEM_alu_result[0]),
        .O(trapped_i_14_n_0));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    trapped_i_15
       (.I0(MEM_opcode[6]),
        .I1(MEM_opcode[2]),
        .I2(MEM_opcode[5]),
        .I3(trapped_i_12_n_0),
        .I4(MEM_alu_result[1]),
        .I5(MEM_alu_result[0]),
        .O(trapped_i_15_n_0));
  LUT5 #(
    .INIT(32'h1C101C00)) 
    trapped_i_16
       (.I0(EX_funct3[2]),
        .I1(EX_funct3[0]),
        .I2(EX_funct3[1]),
        .I3(alu_result[0]),
        .I4(alu_result[1]),
        .O(trapped_i_16_n_0));
  LUT4 #(
    .INIT(16'h6460)) 
    trapped_i_17
       (.I0(EX_funct3[0]),
        .I1(EX_funct3[1]),
        .I2(alu_result[0]),
        .I3(alu_result[1]),
        .O(trapped_i_17_n_0));
  LUT5 #(
    .INIT(32'hA2FFFFFF)) 
    trapped_i_2
       (.I0(\trap_status[1]_i_4_n_0 ),
        .I1(trapped_i_5_n_0),
        .I2(trapped_i_6_n_0),
        .I3(EX_opcode[1]),
        .I4(EX_opcode[0]),
        .O(trapped_i_2_n_0));
  LUT6 #(
    .INIT(64'h2000222220002000)) 
    trapped_i_3
       (.I0(trapped_i_7_n_0),
        .I1(trapped_i_8_n_0),
        .I2(trapped_i_9_n_0),
        .I3(trapped_i_10_n_0),
        .I4(trapped_i_11_n_0),
        .I5(ID_opcode[5]),
        .O(trapped_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FF8FFFFF)) 
    trapped_i_4
       (.I0(MEM_opcode[5]),
        .I1(MEM_funct3[2]),
        .I2(trapped_i_12_n_0),
        .I3(trapped_i_13_n_0),
        .I4(trapped_i_14_n_0),
        .I5(trapped_i_15_n_0),
        .O(trapped_i_4_n_0));
  LUT6 #(
    .INIT(64'hCCCECCFECCCECCCE)) 
    trapped_i_5
       (.I0(trapped_i_16_n_0),
        .I1(EX_opcode[4]),
        .I2(EX_opcode[5]),
        .I3(EX_opcode[6]),
        .I4(EX_funct3[2]),
        .I5(trapped_i_17_n_0),
        .O(trapped_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFF8)) 
    trapped_i_6
       (.I0(\trap_status[2]_i_7_n_0 ),
        .I1(EX_opcode[4]),
        .I2(EX_opcode[2]),
        .I3(EX_opcode[3]),
        .O(trapped_i_6_n_0));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD55555)) 
    trapped_i_7
       (.I0(ID_opcode[5]),
        .I1(ID_opcode[6]),
        .I2(branch_target_lsbs[1]),
        .I3(branch_target_lsbs[0]),
        .I4(branch_estimation),
        .I5(ID_opcode[4]),
        .O(trapped_i_7_n_0));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    trapped_i_8
       (.I0(ID_opcode[4]),
        .I1(ID_funct3[0]),
        .I2(ID_funct3[1]),
        .I3(ID_funct3[2]),
        .I4(ID_opcode[5]),
        .O(trapped_i_8_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    trapped_i_9
       (.I0(ID_opcode[6]),
        .I1(ID_opcode[2]),
        .I2(ID_funct3[1]),
        .I3(ID_funct3[2]),
        .O(trapped_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    trapped_reg
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(trapped_combinatorial),
        .Q(trapped));
endmodule

(* XLEN = "32" *) 
module ForwardUnit
   (hazard_mem,
    MEM_imm,
    MEM_alu_result,
    MEM_csr_read_data,
    byte_enable_logic_register_file_write_data,
    MEM_pc_plus_4,
    MEM_opcode,
    hazard_wb,
    WB_imm,
    WB_alu_result,
    WB_csr_read_data,
    WB_byte_enable_logic_register_file_write_data,
    WB_pc_plus_4,
    WB_opcode,
    csr_hazard_mem,
    csr_hazard_wb,
    MEM_csr_write_data,
    WB_csr_write_data,
    csr_read_data,
    alu_forward_source_data_a,
    alu_forward_source_data_b,
    alu_forward_source_select_a,
    alu_forward_source_select_b,
    csr_forward_data);
  input [1:0]hazard_mem;
  input [31:0]MEM_imm;
  input [31:0]MEM_alu_result;
  input [31:0]MEM_csr_read_data;
  input [31:0]byte_enable_logic_register_file_write_data;
  input [31:0]MEM_pc_plus_4;
  input [6:0]MEM_opcode;
  input [1:0]hazard_wb;
  input [31:0]WB_imm;
  input [31:0]WB_alu_result;
  input [31:0]WB_csr_read_data;
  input [31:0]WB_byte_enable_logic_register_file_write_data;
  input [31:0]WB_pc_plus_4;
  input [6:0]WB_opcode;
  input csr_hazard_mem;
  input csr_hazard_wb;
  input [31:0]MEM_csr_write_data;
  input [31:0]WB_csr_write_data;
  input [31:0]csr_read_data;
  output [31:0]alu_forward_source_data_a;
  output [31:0]alu_forward_source_data_b;
  output [1:0]alu_forward_source_select_a;
  output [1:0]alu_forward_source_select_b;
  output [31:0]csr_forward_data;

  wire [31:0]MEM_alu_result;
  wire [31:0]MEM_imm;
  wire [6:0]MEM_opcode;
  wire [31:0]MEM_pc_plus_4;
  wire [31:0]WB_alu_result;
  wire [31:0]WB_byte_enable_logic_register_file_write_data;
  wire [31:0]WB_imm;
  wire [6:0]WB_opcode;
  wire [31:0]WB_pc_plus_4;
  wire [31:0]alu_forward_source_data_a;
  wire \alu_forward_source_data_a[0]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[0]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[0]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[0]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[10]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[10]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[10]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[10]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[11]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[11]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[11]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[11]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[12]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[12]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[12]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[12]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[13]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[13]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[13]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[13]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[14]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[14]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[14]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[14]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[15]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[15]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[15]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[15]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[16]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[16]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[16]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[16]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[17]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[17]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[17]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[17]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[18]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[18]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[18]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[18]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[19]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[19]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[19]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[19]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[1]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[1]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[1]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[1]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[20]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[20]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[20]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[20]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[21]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[21]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[21]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[21]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[22]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[22]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[22]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[22]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[23]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[23]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[23]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[23]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[24]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[24]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[24]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[24]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[25]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[25]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[25]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[25]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[26]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[26]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[26]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[26]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[27]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[27]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[27]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[27]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[28]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[28]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[28]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[28]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[29]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[29]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[29]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[29]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[2]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[2]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[2]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[2]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[30]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[30]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[30]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[30]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_10_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_11_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_12_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_13_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_14_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_5_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_6_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_7_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_8_n_0 ;
  wire \alu_forward_source_data_a[31]_INST_0_i_9_n_0 ;
  wire \alu_forward_source_data_a[3]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[3]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[3]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[3]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[4]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[4]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[4]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[4]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[5]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[5]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[5]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[5]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[6]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[6]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[6]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[6]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[7]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[7]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[7]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[7]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[8]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[8]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[8]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[8]_INST_0_i_4_n_0 ;
  wire \alu_forward_source_data_a[9]_INST_0_i_1_n_0 ;
  wire \alu_forward_source_data_a[9]_INST_0_i_2_n_0 ;
  wire \alu_forward_source_data_a[9]_INST_0_i_3_n_0 ;
  wire \alu_forward_source_data_a[9]_INST_0_i_4_n_0 ;
  wire [31:0]alu_forward_source_data_b;
  wire [1:0]alu_forward_source_select_a;
  wire [1:0]alu_forward_source_select_b;
  wire [31:0]byte_enable_logic_register_file_write_data;
  wire [31:0]csr_forward_data;
  wire csr_hazard_mem;
  wire csr_hazard_wb;
  wire [31:0]csr_read_data;
  wire [1:0]hazard_mem;
  wire [1:0]hazard_wb;

  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[0]_INST_0 
       (.I0(\alu_forward_source_data_a[0]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[0]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[0]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[0]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[0]_INST_0_i_1 
       (.I0(MEM_alu_result[0]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[0]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[0]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[0]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[0]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[0]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[0]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[0]_INST_0_i_3 
       (.I0(WB_alu_result[0]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[0]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[0]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[0]_INST_0_i_4 
       (.I0(WB_pc_plus_4[0]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[0]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[10]_INST_0 
       (.I0(\alu_forward_source_data_a[10]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[10]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[10]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[10]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[10]_INST_0_i_1 
       (.I0(MEM_alu_result[10]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[10]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[10]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[10]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[10]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[10]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[10]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[10]_INST_0_i_3 
       (.I0(WB_alu_result[10]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[10]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[10]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[10]_INST_0_i_4 
       (.I0(WB_pc_plus_4[10]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[10]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[11]_INST_0 
       (.I0(\alu_forward_source_data_a[11]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[11]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[11]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[11]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[11]_INST_0_i_1 
       (.I0(MEM_alu_result[11]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[11]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[11]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[11]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[11]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[11]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[11]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[11]_INST_0_i_3 
       (.I0(WB_alu_result[11]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[11]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[11]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[11]_INST_0_i_4 
       (.I0(WB_pc_plus_4[11]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[11]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[12]_INST_0 
       (.I0(\alu_forward_source_data_a[12]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[12]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[12]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[12]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[12]_INST_0_i_1 
       (.I0(MEM_alu_result[12]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[12]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[12]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[12]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[12]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[12]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[12]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[12]_INST_0_i_3 
       (.I0(WB_alu_result[12]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[12]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[12]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[12]_INST_0_i_4 
       (.I0(WB_pc_plus_4[12]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[12]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[13]_INST_0 
       (.I0(\alu_forward_source_data_a[13]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[13]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[13]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[13]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[13]_INST_0_i_1 
       (.I0(MEM_alu_result[13]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[13]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[13]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[13]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[13]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[13]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[13]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[13]_INST_0_i_3 
       (.I0(WB_alu_result[13]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[13]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[13]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[13]_INST_0_i_4 
       (.I0(WB_pc_plus_4[13]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[13]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[13]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[14]_INST_0 
       (.I0(\alu_forward_source_data_a[14]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[14]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[14]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[14]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[14]_INST_0_i_1 
       (.I0(MEM_alu_result[14]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[14]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[14]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[14]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[14]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[14]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[14]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[14]_INST_0_i_3 
       (.I0(WB_alu_result[14]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[14]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[14]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[14]_INST_0_i_4 
       (.I0(WB_pc_plus_4[14]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[14]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[14]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[15]_INST_0 
       (.I0(\alu_forward_source_data_a[15]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[15]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[15]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[15]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[15]_INST_0_i_1 
       (.I0(MEM_alu_result[15]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[15]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[15]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[15]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[15]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[15]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[15]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[15]_INST_0_i_3 
       (.I0(WB_alu_result[15]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[15]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[15]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[15]_INST_0_i_4 
       (.I0(WB_pc_plus_4[15]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[15]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[15]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[16]_INST_0 
       (.I0(\alu_forward_source_data_a[16]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[16]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[16]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[16]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[16]_INST_0_i_1 
       (.I0(MEM_alu_result[16]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[16]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[16]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[16]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[16]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[16]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[16]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[16]_INST_0_i_3 
       (.I0(WB_alu_result[16]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[16]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[16]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[16]_INST_0_i_4 
       (.I0(WB_pc_plus_4[16]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[16]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[16]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[17]_INST_0 
       (.I0(\alu_forward_source_data_a[17]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[17]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[17]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[17]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[17]_INST_0_i_1 
       (.I0(MEM_alu_result[17]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[17]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[17]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[17]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[17]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[17]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[17]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[17]_INST_0_i_3 
       (.I0(WB_alu_result[17]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[17]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[17]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[17]_INST_0_i_4 
       (.I0(WB_pc_plus_4[17]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[17]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[17]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[18]_INST_0 
       (.I0(\alu_forward_source_data_a[18]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[18]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[18]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[18]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[18]_INST_0_i_1 
       (.I0(MEM_alu_result[18]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[18]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[18]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[18]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[18]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[18]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[18]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[18]_INST_0_i_3 
       (.I0(WB_alu_result[18]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[18]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[18]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[18]_INST_0_i_4 
       (.I0(WB_pc_plus_4[18]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[18]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[18]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[19]_INST_0 
       (.I0(\alu_forward_source_data_a[19]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[19]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[19]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[19]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[19]_INST_0_i_1 
       (.I0(MEM_alu_result[19]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[19]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[19]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[19]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[19]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[19]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[19]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[19]_INST_0_i_3 
       (.I0(WB_alu_result[19]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[19]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[19]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[19]_INST_0_i_4 
       (.I0(WB_pc_plus_4[19]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[19]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[19]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[1]_INST_0 
       (.I0(\alu_forward_source_data_a[1]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[1]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[1]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[1]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[1]_INST_0_i_1 
       (.I0(MEM_alu_result[1]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[1]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[1]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[1]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[1]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[1]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[1]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[1]_INST_0_i_3 
       (.I0(WB_alu_result[1]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[1]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[1]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[1]_INST_0_i_4 
       (.I0(WB_pc_plus_4[1]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[1]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[20]_INST_0 
       (.I0(\alu_forward_source_data_a[20]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[20]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[20]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[20]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[20]_INST_0_i_1 
       (.I0(MEM_alu_result[20]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[20]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[20]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[20]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[20]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[20]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[20]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[20]_INST_0_i_3 
       (.I0(WB_alu_result[20]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[20]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[20]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[20]_INST_0_i_4 
       (.I0(WB_pc_plus_4[20]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[20]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[21]_INST_0 
       (.I0(\alu_forward_source_data_a[21]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[21]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[21]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[21]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[21]_INST_0_i_1 
       (.I0(MEM_alu_result[21]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[21]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[21]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[21]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[21]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[21]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[21]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[21]_INST_0_i_3 
       (.I0(WB_alu_result[21]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[21]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[21]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[21]_INST_0_i_4 
       (.I0(WB_pc_plus_4[21]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[21]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[21]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[22]_INST_0 
       (.I0(\alu_forward_source_data_a[22]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[22]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[22]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[22]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[22]_INST_0_i_1 
       (.I0(MEM_alu_result[22]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[22]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[22]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[22]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[22]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[22]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[22]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[22]_INST_0_i_3 
       (.I0(WB_alu_result[22]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[22]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[22]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[22]_INST_0_i_4 
       (.I0(WB_pc_plus_4[22]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[22]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[22]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[23]_INST_0 
       (.I0(\alu_forward_source_data_a[23]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[23]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[23]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[23]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[23]_INST_0_i_1 
       (.I0(MEM_alu_result[23]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[23]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[23]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[23]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[23]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[23]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[23]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[23]_INST_0_i_3 
       (.I0(WB_alu_result[23]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[23]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[23]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[23]_INST_0_i_4 
       (.I0(WB_pc_plus_4[23]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[23]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[23]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[24]_INST_0 
       (.I0(\alu_forward_source_data_a[24]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[24]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[24]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[24]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[24]_INST_0_i_1 
       (.I0(MEM_alu_result[24]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[24]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[24]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[24]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[24]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[24]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[24]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[24]_INST_0_i_3 
       (.I0(WB_alu_result[24]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[24]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[24]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[24]_INST_0_i_4 
       (.I0(WB_pc_plus_4[24]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[24]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[24]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[25]_INST_0 
       (.I0(\alu_forward_source_data_a[25]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[25]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[25]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[25]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[25]_INST_0_i_1 
       (.I0(MEM_alu_result[25]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[25]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[25]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[25]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[25]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[25]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[25]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[25]_INST_0_i_3 
       (.I0(WB_alu_result[25]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[25]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[25]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[25]_INST_0_i_4 
       (.I0(WB_pc_plus_4[25]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[25]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[25]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[26]_INST_0 
       (.I0(\alu_forward_source_data_a[26]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[26]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[26]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[26]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[26]_INST_0_i_1 
       (.I0(MEM_alu_result[26]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[26]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[26]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[26]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[26]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[26]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[26]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[26]_INST_0_i_3 
       (.I0(WB_alu_result[26]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[26]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[26]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[26]_INST_0_i_4 
       (.I0(WB_pc_plus_4[26]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[26]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[26]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[27]_INST_0 
       (.I0(\alu_forward_source_data_a[27]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[27]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[27]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[27]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[27]_INST_0_i_1 
       (.I0(MEM_alu_result[27]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[27]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[27]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[27]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[27]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[27]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[27]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[27]_INST_0_i_3 
       (.I0(WB_alu_result[27]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[27]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[27]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[27]_INST_0_i_4 
       (.I0(WB_pc_plus_4[27]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[27]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[27]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[28]_INST_0 
       (.I0(\alu_forward_source_data_a[28]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[28]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[28]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[28]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[28]_INST_0_i_1 
       (.I0(MEM_alu_result[28]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[28]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[28]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[28]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[28]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[28]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[28]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[28]_INST_0_i_3 
       (.I0(WB_alu_result[28]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[28]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[28]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[28]_INST_0_i_4 
       (.I0(WB_pc_plus_4[28]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[28]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[28]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[29]_INST_0 
       (.I0(\alu_forward_source_data_a[29]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[29]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[29]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[29]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[29]_INST_0_i_1 
       (.I0(MEM_alu_result[29]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[29]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[29]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[29]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[29]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[29]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[29]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[29]_INST_0_i_3 
       (.I0(WB_alu_result[29]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[29]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[29]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[29]_INST_0_i_4 
       (.I0(WB_pc_plus_4[29]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[29]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[29]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[2]_INST_0 
       (.I0(\alu_forward_source_data_a[2]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[2]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[2]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[2]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[2]_INST_0_i_1 
       (.I0(MEM_alu_result[2]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[2]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[2]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[2]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[2]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[2]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[2]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[2]_INST_0_i_3 
       (.I0(WB_alu_result[2]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[2]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[2]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[2]_INST_0_i_4 
       (.I0(WB_pc_plus_4[2]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[2]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[30]_INST_0 
       (.I0(\alu_forward_source_data_a[30]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[30]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[30]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[30]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[30]_INST_0_i_1 
       (.I0(MEM_alu_result[30]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[30]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[30]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[30]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[30]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[30]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[30]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[30]_INST_0_i_3 
       (.I0(WB_alu_result[30]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[30]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[30]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[30]_INST_0_i_4 
       (.I0(WB_pc_plus_4[30]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[30]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[30]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[31]_INST_0 
       (.I0(\alu_forward_source_data_a[31]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[31]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[31]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[31]_INST_0_i_1 
       (.I0(MEM_alu_result[31]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[31]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[31]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \alu_forward_source_data_a[31]_INST_0_i_10 
       (.I0(WB_opcode[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_14_n_0 ),
        .I2(WB_opcode[2]),
        .I3(WB_opcode[6]),
        .I4(WB_opcode[3]),
        .I5(WB_opcode[5]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \alu_forward_source_data_a[31]_INST_0_i_11 
       (.I0(WB_opcode[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_14_n_0 ),
        .I2(WB_opcode[2]),
        .I3(WB_opcode[6]),
        .I4(WB_opcode[5]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \alu_forward_source_data_a[31]_INST_0_i_12 
       (.I0(WB_opcode[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_14_n_0 ),
        .I2(WB_opcode[2]),
        .I3(WB_opcode[6]),
        .I4(WB_opcode[3]),
        .I5(WB_opcode[5]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alu_forward_source_data_a[31]_INST_0_i_13 
       (.I0(MEM_opcode[1]),
        .I1(MEM_opcode[0]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alu_forward_source_data_a[31]_INST_0_i_14 
       (.I0(WB_opcode[1]),
        .I1(WB_opcode[0]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[31]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[31]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[31]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[31]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[31]_INST_0_i_3 
       (.I0(WB_alu_result[31]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[31]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[31]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[31]_INST_0_i_4 
       (.I0(WB_pc_plus_4[31]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[31]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[31]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEDDFFFFFFFFE)) 
    \alu_forward_source_data_a[31]_INST_0_i_5 
       (.I0(MEM_opcode[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_13_n_0 ),
        .I2(MEM_opcode[2]),
        .I3(MEM_opcode[6]),
        .I4(MEM_opcode[3]),
        .I5(MEM_opcode[5]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \alu_forward_source_data_a[31]_INST_0_i_6 
       (.I0(MEM_opcode[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_13_n_0 ),
        .I2(MEM_opcode[2]),
        .I3(MEM_opcode[6]),
        .I4(MEM_opcode[3]),
        .I5(MEM_opcode[5]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \alu_forward_source_data_a[31]_INST_0_i_7 
       (.I0(MEM_opcode[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_13_n_0 ),
        .I2(MEM_opcode[2]),
        .I3(MEM_opcode[6]),
        .I4(MEM_opcode[5]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \alu_forward_source_data_a[31]_INST_0_i_8 
       (.I0(MEM_opcode[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_13_n_0 ),
        .I2(MEM_opcode[2]),
        .I3(MEM_opcode[6]),
        .I4(MEM_opcode[3]),
        .I5(MEM_opcode[5]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEDDFFFFFFFFE)) 
    \alu_forward_source_data_a[31]_INST_0_i_9 
       (.I0(WB_opcode[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_14_n_0 ),
        .I2(WB_opcode[2]),
        .I3(WB_opcode[6]),
        .I4(WB_opcode[3]),
        .I5(WB_opcode[5]),
        .O(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[3]_INST_0 
       (.I0(\alu_forward_source_data_a[3]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[3]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[3]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[3]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[3]_INST_0_i_1 
       (.I0(MEM_alu_result[3]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[3]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[3]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[3]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[3]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[3]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[3]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[3]_INST_0_i_3 
       (.I0(WB_alu_result[3]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[3]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[3]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[3]_INST_0_i_4 
       (.I0(WB_pc_plus_4[3]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[3]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[4]_INST_0 
       (.I0(\alu_forward_source_data_a[4]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[4]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[4]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[4]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[4]_INST_0_i_1 
       (.I0(MEM_alu_result[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[4]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[4]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[4]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[4]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[4]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[4]_INST_0_i_3 
       (.I0(WB_alu_result[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[4]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[4]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[4]_INST_0_i_4 
       (.I0(WB_pc_plus_4[4]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[4]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[5]_INST_0 
       (.I0(\alu_forward_source_data_a[5]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[5]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[5]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[5]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[5]_INST_0_i_1 
       (.I0(MEM_alu_result[5]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[5]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[5]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[5]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[5]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[5]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[5]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[5]_INST_0_i_3 
       (.I0(WB_alu_result[5]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[5]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[5]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[5]_INST_0_i_4 
       (.I0(WB_pc_plus_4[5]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[5]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[6]_INST_0 
       (.I0(\alu_forward_source_data_a[6]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[6]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[6]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[6]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[6]_INST_0_i_1 
       (.I0(MEM_alu_result[6]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[6]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[6]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[6]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[6]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[6]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[6]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[6]_INST_0_i_3 
       (.I0(WB_alu_result[6]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[6]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[6]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[6]_INST_0_i_4 
       (.I0(WB_pc_plus_4[6]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[6]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[7]_INST_0 
       (.I0(\alu_forward_source_data_a[7]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[7]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[7]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[7]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[7]_INST_0_i_1 
       (.I0(MEM_alu_result[7]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[7]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[7]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[7]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[7]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[7]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[7]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[7]_INST_0_i_3 
       (.I0(WB_alu_result[7]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[7]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[7]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[7]_INST_0_i_4 
       (.I0(WB_pc_plus_4[7]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[7]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[8]_INST_0 
       (.I0(\alu_forward_source_data_a[8]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[8]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[8]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[8]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[8]_INST_0_i_1 
       (.I0(MEM_alu_result[8]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[8]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[8]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[8]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[8]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[8]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[8]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[8]_INST_0_i_3 
       (.I0(WB_alu_result[8]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[8]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[8]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[8]_INST_0_i_4 
       (.I0(WB_pc_plus_4[8]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[8]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_a[9]_INST_0 
       (.I0(\alu_forward_source_data_a[9]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[9]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[9]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[9]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[0]),
        .I5(hazard_mem[0]),
        .O(alu_forward_source_data_a[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[9]_INST_0_i_1 
       (.I0(MEM_alu_result[9]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_5_n_0 ),
        .I2(MEM_imm[9]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_6_n_0 ),
        .O(\alu_forward_source_data_a[9]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[9]_INST_0_i_2 
       (.I0(MEM_pc_plus_4[9]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_7_n_0 ),
        .I2(byte_enable_logic_register_file_write_data[9]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_8_n_0 ),
        .O(\alu_forward_source_data_a[9]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[9]_INST_0_i_3 
       (.I0(WB_alu_result[9]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_9_n_0 ),
        .I2(WB_imm[9]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_10_n_0 ),
        .O(\alu_forward_source_data_a[9]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_forward_source_data_a[9]_INST_0_i_4 
       (.I0(WB_pc_plus_4[9]),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_11_n_0 ),
        .I2(WB_byte_enable_logic_register_file_write_data[9]),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_12_n_0 ),
        .O(\alu_forward_source_data_a[9]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[0]_INST_0 
       (.I0(\alu_forward_source_data_a[0]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[0]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[0]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[0]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[0]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[10]_INST_0 
       (.I0(\alu_forward_source_data_a[10]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[10]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[10]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[10]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[10]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[11]_INST_0 
       (.I0(\alu_forward_source_data_a[11]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[11]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[11]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[11]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[11]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[12]_INST_0 
       (.I0(\alu_forward_source_data_a[12]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[12]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[12]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[12]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[12]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[13]_INST_0 
       (.I0(\alu_forward_source_data_a[13]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[13]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[13]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[13]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[13]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[14]_INST_0 
       (.I0(\alu_forward_source_data_a[14]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[14]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[14]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[14]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[14]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[15]_INST_0 
       (.I0(\alu_forward_source_data_a[15]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[15]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[15]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[15]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[15]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[16]_INST_0 
       (.I0(\alu_forward_source_data_a[16]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[16]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[16]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[16]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[16]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[17]_INST_0 
       (.I0(\alu_forward_source_data_a[17]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[17]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[17]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[17]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[17]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[18]_INST_0 
       (.I0(\alu_forward_source_data_a[18]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[18]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[18]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[18]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[18]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[19]_INST_0 
       (.I0(\alu_forward_source_data_a[19]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[19]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[19]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[19]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[19]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[1]_INST_0 
       (.I0(\alu_forward_source_data_a[1]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[1]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[1]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[1]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[1]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[20]_INST_0 
       (.I0(\alu_forward_source_data_a[20]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[20]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[20]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[20]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[20]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[21]_INST_0 
       (.I0(\alu_forward_source_data_a[21]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[21]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[21]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[21]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[21]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[22]_INST_0 
       (.I0(\alu_forward_source_data_a[22]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[22]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[22]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[22]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[22]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[23]_INST_0 
       (.I0(\alu_forward_source_data_a[23]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[23]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[23]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[23]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[23]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[24]_INST_0 
       (.I0(\alu_forward_source_data_a[24]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[24]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[24]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[24]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[24]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[25]_INST_0 
       (.I0(\alu_forward_source_data_a[25]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[25]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[25]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[25]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[25]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[26]_INST_0 
       (.I0(\alu_forward_source_data_a[26]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[26]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[26]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[26]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[26]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[27]_INST_0 
       (.I0(\alu_forward_source_data_a[27]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[27]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[27]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[27]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[27]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[28]_INST_0 
       (.I0(\alu_forward_source_data_a[28]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[28]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[28]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[28]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[28]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[29]_INST_0 
       (.I0(\alu_forward_source_data_a[29]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[29]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[29]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[29]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[29]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[2]_INST_0 
       (.I0(\alu_forward_source_data_a[2]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[2]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[2]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[2]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[2]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[30]_INST_0 
       (.I0(\alu_forward_source_data_a[30]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[30]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[30]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[30]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[30]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[31]_INST_0 
       (.I0(\alu_forward_source_data_a[31]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[31]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[31]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[31]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[31]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[3]_INST_0 
       (.I0(\alu_forward_source_data_a[3]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[3]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[3]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[3]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[3]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[4]_INST_0 
       (.I0(\alu_forward_source_data_a[4]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[4]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[4]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[4]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[4]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[5]_INST_0 
       (.I0(\alu_forward_source_data_a[5]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[5]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[5]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[5]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[5]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[6]_INST_0 
       (.I0(\alu_forward_source_data_a[6]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[6]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[6]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[6]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[6]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[7]_INST_0 
       (.I0(\alu_forward_source_data_a[7]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[7]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[7]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[7]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[7]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[8]_INST_0 
       (.I0(\alu_forward_source_data_a[8]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[8]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[8]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[8]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[8]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFF00000)) 
    \alu_forward_source_data_b[9]_INST_0 
       (.I0(\alu_forward_source_data_a[9]_INST_0_i_1_n_0 ),
        .I1(\alu_forward_source_data_a[9]_INST_0_i_2_n_0 ),
        .I2(\alu_forward_source_data_a[9]_INST_0_i_3_n_0 ),
        .I3(\alu_forward_source_data_a[9]_INST_0_i_4_n_0 ),
        .I4(hazard_wb[1]),
        .I5(hazard_mem[1]),
        .O(alu_forward_source_data_b[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_forward_source_select_a[1]_INST_0 
       (.I0(hazard_mem[0]),
        .I1(hazard_wb[0]),
        .O(alu_forward_source_select_a[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_forward_source_select_b[1]_INST_0 
       (.I0(hazard_mem[1]),
        .I1(hazard_wb[1]),
        .O(alu_forward_source_select_b[1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[0]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[0]),
        .I2(WB_alu_result[0]),
        .I3(MEM_alu_result[0]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[10]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[10]),
        .I2(WB_alu_result[10]),
        .I3(MEM_alu_result[10]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[10]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[11]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[11]),
        .I2(WB_alu_result[11]),
        .I3(MEM_alu_result[11]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[11]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[12]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[12]),
        .I2(WB_alu_result[12]),
        .I3(MEM_alu_result[12]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[12]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[13]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[13]),
        .I2(WB_alu_result[13]),
        .I3(MEM_alu_result[13]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[13]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[14]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[14]),
        .I2(WB_alu_result[14]),
        .I3(MEM_alu_result[14]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[14]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[15]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[15]),
        .I2(WB_alu_result[15]),
        .I3(MEM_alu_result[15]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[15]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[16]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[16]),
        .I2(WB_alu_result[16]),
        .I3(MEM_alu_result[16]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[16]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[17]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[17]),
        .I2(WB_alu_result[17]),
        .I3(MEM_alu_result[17]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[17]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[18]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[18]),
        .I2(WB_alu_result[18]),
        .I3(MEM_alu_result[18]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[18]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[19]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[19]),
        .I2(WB_alu_result[19]),
        .I3(MEM_alu_result[19]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[19]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[1]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[1]),
        .I2(WB_alu_result[1]),
        .I3(MEM_alu_result[1]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[20]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[20]),
        .I2(WB_alu_result[20]),
        .I3(MEM_alu_result[20]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[20]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[21]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[21]),
        .I2(WB_alu_result[21]),
        .I3(MEM_alu_result[21]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[21]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[22]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[22]),
        .I2(WB_alu_result[22]),
        .I3(MEM_alu_result[22]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[22]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[23]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[23]),
        .I2(WB_alu_result[23]),
        .I3(MEM_alu_result[23]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[23]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[24]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[24]),
        .I2(WB_alu_result[24]),
        .I3(MEM_alu_result[24]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[24]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[25]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[25]),
        .I2(WB_alu_result[25]),
        .I3(MEM_alu_result[25]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[25]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[26]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[26]),
        .I2(WB_alu_result[26]),
        .I3(MEM_alu_result[26]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[26]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[27]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[27]),
        .I2(WB_alu_result[27]),
        .I3(MEM_alu_result[27]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[27]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[28]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[28]),
        .I2(WB_alu_result[28]),
        .I3(MEM_alu_result[28]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[28]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[29]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[29]),
        .I2(WB_alu_result[29]),
        .I3(MEM_alu_result[29]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[29]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[2]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[2]),
        .I2(WB_alu_result[2]),
        .I3(MEM_alu_result[2]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[30]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[30]),
        .I2(WB_alu_result[30]),
        .I3(MEM_alu_result[30]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[30]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[31]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[31]),
        .I2(WB_alu_result[31]),
        .I3(MEM_alu_result[31]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[31]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[3]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[3]),
        .I2(WB_alu_result[3]),
        .I3(MEM_alu_result[3]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[4]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[4]),
        .I2(WB_alu_result[4]),
        .I3(MEM_alu_result[4]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[5]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[5]),
        .I2(WB_alu_result[5]),
        .I3(MEM_alu_result[5]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[6]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[6]),
        .I2(WB_alu_result[6]),
        .I3(MEM_alu_result[6]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[7]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[7]),
        .I2(WB_alu_result[7]),
        .I3(MEM_alu_result[7]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[8]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[8]),
        .I2(WB_alu_result[8]),
        .I3(MEM_alu_result[8]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[8]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \csr_forward_data[9]_INST_0 
       (.I0(csr_hazard_wb),
        .I1(csr_read_data[9]),
        .I2(WB_alu_result[9]),
        .I3(MEM_alu_result[9]),
        .I4(csr_hazard_mem),
        .O(csr_forward_data[9]));
endmodule

module HazardUnit
   (clk,
    clk_enable,
    reset,
    trap_done,
    csr_ready,
    standby_mode,
    trap_status,
    misaligned_instruction_flush,
    misaligned_memory_flush,
    pth_done_flush,
    ID_rs1,
    ID_rs2,
    ID_raw_imm,
    MEM_rd,
    MEM_register_write_enable,
    MEM_csr_write_enable,
    MEM_csr_write_address,
    WB_rd,
    WB_register_write_enable,
    WB_csr_write_enable,
    WB_csr_write_address,
    EX_rd,
    EX_opcode,
    EX_rs1,
    EX_rs2,
    EX_imm,
    EX_csr_write_enable,
    EX_jump,
    branch_prediction_miss,
    hazard_mem,
    hazard_wb,
    csr_hazard_mem,
    csr_hazard_wb,
    IF_ID_flush,
    ID_EX_flush,
    EX_MEM_flush,
    MEM_WB_flush,
    IF_ID_stall,
    ID_EX_stall,
    EX_MEM_stall,
    MEM_WB_stall);
  input clk;
  input clk_enable;
  input reset;
  input trap_done;
  input csr_ready;
  input standby_mode;
  input [2:0]trap_status;
  input misaligned_instruction_flush;
  input misaligned_memory_flush;
  input pth_done_flush;
  input [4:0]ID_rs1;
  input [4:0]ID_rs2;
  input [11:0]ID_raw_imm;
  input [4:0]MEM_rd;
  input MEM_register_write_enable;
  input MEM_csr_write_enable;
  input [11:0]MEM_csr_write_address;
  input [4:0]WB_rd;
  input WB_register_write_enable;
  input WB_csr_write_enable;
  input [11:0]WB_csr_write_address;
  input [4:0]EX_rd;
  input [6:0]EX_opcode;
  input [4:0]EX_rs1;
  input [4:0]EX_rs2;
  input [11:0]EX_imm;
  input EX_csr_write_enable;
  input EX_jump;
  input branch_prediction_miss;
  output [1:0]hazard_mem;
  output [1:0]hazard_wb;
  output csr_hazard_mem;
  output csr_hazard_wb;
  output IF_ID_flush;
  output ID_EX_flush;
  output EX_MEM_flush;
  output MEM_WB_flush;
  output IF_ID_stall;
  output ID_EX_stall;
  output EX_MEM_stall;
  output MEM_WB_stall;

  wire EX_MEM_stall;
  wire [11:0]EX_imm;
  wire EX_jump;
  wire [6:0]EX_opcode;
  wire [4:0]EX_rd;
  wire [4:0]EX_rs1;
  wire [4:0]EX_rs2;
  wire ID_EX_flush;
  wire ID_EX_flush_INST_0_i_1_n_0;
  wire ID_EX_flush_INST_0_i_2_n_0;
  wire ID_EX_flush_INST_0_i_3_n_0;
  wire ID_EX_flush_INST_0_i_4_n_0;
  wire ID_EX_flush_INST_0_i_5_n_0;
  wire ID_EX_flush_INST_0_i_6_n_0;
  wire ID_EX_flush_INST_0_i_7_n_0;
  wire ID_EX_stall;
  wire [4:0]ID_rs1;
  wire [4:0]ID_rs2;
  wire IF_ID_flush;
  wire [11:0]MEM_csr_write_address;
  wire MEM_csr_write_enable;
  wire [4:0]MEM_rd;
  wire MEM_register_write_enable;
  wire [11:0]WB_csr_write_address;
  wire WB_csr_write_enable;
  wire [4:0]WB_rd;
  wire WB_register_write_enable;
  wire branch_prediction_miss;
  wire csr_hazard_mem;
  wire csr_hazard_mem0;
  wire csr_hazard_mem_INST_0_i_2_n_0;
  wire csr_hazard_mem_INST_0_i_3_n_0;
  wire csr_hazard_mem_INST_0_i_4_n_0;
  wire csr_hazard_mem_INST_0_i_5_n_0;
  wire csr_hazard_wb;
  wire csr_hazard_wb0;
  wire csr_hazard_wb_INST_0_i_2_n_0;
  wire csr_hazard_wb_INST_0_i_3_n_0;
  wire csr_hazard_wb_INST_0_i_4_n_0;
  wire csr_hazard_wb_INST_0_i_5_n_0;
  wire csr_ready;
  wire [1:0]hazard_mem;
  wire \hazard_mem[0]_INST_0_i_1_n_0 ;
  wire \hazard_mem[1]_INST_0_i_2_n_0 ;
  wire [1:0]hazard_wb;
  wire \hazard_wb[0]_INST_0_i_1_n_0 ;
  wire \hazard_wb[0]_INST_0_i_2_n_0 ;
  wire \hazard_wb[1]_INST_0_i_1_n_0 ;
  wire \hazard_wb[1]_INST_0_i_3_n_0 ;
  wire p_5_in;
  wire p_9_in;
  wire pth_done_flush;
  wire standby_mode;
  wire trap_done;
  wire [2:0]NLW_csr_hazard_mem_INST_0_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_csr_hazard_mem_INST_0_i_1_O_UNCONNECTED;
  wire [2:0]NLW_csr_hazard_wb_INST_0_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_csr_hazard_wb_INST_0_i_1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000A8FFFFFF)) 
    EX_MEM_stall_INST_0
       (.I0(ID_EX_flush_INST_0_i_3_n_0),
        .I1(ID_EX_flush_INST_0_i_2_n_0),
        .I2(ID_EX_flush_INST_0_i_1_n_0),
        .I3(csr_ready),
        .I4(trap_done),
        .I5(standby_mode),
        .O(EX_MEM_stall));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    ID_EX_flush_INST_0
       (.I0(IF_ID_flush),
        .I1(ID_EX_flush_INST_0_i_1_n_0),
        .I2(ID_EX_flush_INST_0_i_2_n_0),
        .I3(ID_EX_flush_INST_0_i_3_n_0),
        .O(ID_EX_flush));
  LUT5 #(
    .INIT(32'h82000082)) 
    ID_EX_flush_INST_0_i_1
       (.I0(ID_EX_flush_INST_0_i_4_n_0),
        .I1(ID_rs2[1]),
        .I2(EX_rd[1]),
        .I3(ID_rs2[0]),
        .I4(EX_rd[0]),
        .O(ID_EX_flush_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    ID_EX_flush_INST_0_i_2
       (.I0(ID_EX_flush_INST_0_i_5_n_0),
        .I1(ID_rs1[1]),
        .I2(EX_rd[1]),
        .I3(ID_rs1[0]),
        .I4(EX_rd[0]),
        .O(ID_EX_flush_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    ID_EX_flush_INST_0_i_3
       (.I0(EX_opcode[2]),
        .I1(EX_opcode[1]),
        .I2(EX_opcode[0]),
        .I3(ID_EX_flush_INST_0_i_6_n_0),
        .I4(ID_EX_flush_INST_0_i_7_n_0),
        .O(ID_EX_flush_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ID_EX_flush_INST_0_i_4
       (.I0(ID_rs2[4]),
        .I1(EX_rd[4]),
        .I2(ID_rs2[3]),
        .I3(EX_rd[3]),
        .I4(EX_rd[2]),
        .I5(ID_rs2[2]),
        .O(ID_EX_flush_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ID_EX_flush_INST_0_i_5
       (.I0(ID_rs1[4]),
        .I1(EX_rd[4]),
        .I2(ID_rs1[3]),
        .I3(EX_rd[3]),
        .I4(EX_rd[2]),
        .I5(ID_rs1[2]),
        .O(ID_EX_flush_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ID_EX_flush_INST_0_i_6
       (.I0(EX_opcode[6]),
        .I1(EX_opcode[5]),
        .I2(EX_opcode[4]),
        .I3(EX_opcode[3]),
        .O(ID_EX_flush_INST_0_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ID_EX_flush_INST_0_i_7
       (.I0(EX_rd[3]),
        .I1(EX_rd[4]),
        .I2(EX_rd[2]),
        .I3(EX_rd[0]),
        .I4(EX_rd[1]),
        .O(ID_EX_flush_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8FFFFFF)) 
    ID_EX_stall_INST_0
       (.I0(ID_EX_flush_INST_0_i_3_n_0),
        .I1(ID_EX_flush_INST_0_i_2_n_0),
        .I2(ID_EX_flush_INST_0_i_1_n_0),
        .I3(csr_ready),
        .I4(trap_done),
        .I5(standby_mode),
        .O(ID_EX_stall));
  LUT4 #(
    .INIT(16'hFFA8)) 
    IF_ID_flush_INST_0
       (.I0(trap_done),
        .I1(branch_prediction_miss),
        .I2(EX_jump),
        .I3(pth_done_flush),
        .O(IF_ID_flush));
  LUT2 #(
    .INIT(4'h8)) 
    csr_hazard_mem_INST_0
       (.I0(MEM_csr_write_enable),
        .I1(csr_hazard_mem0),
        .O(csr_hazard_mem));
  CARRY4 csr_hazard_mem_INST_0_i_1
       (.CI(1'b0),
        .CO({csr_hazard_mem0,NLW_csr_hazard_mem_INST_0_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_csr_hazard_mem_INST_0_i_1_O_UNCONNECTED[3:0]),
        .S({csr_hazard_mem_INST_0_i_2_n_0,csr_hazard_mem_INST_0_i_3_n_0,csr_hazard_mem_INST_0_i_4_n_0,csr_hazard_mem_INST_0_i_5_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    csr_hazard_mem_INST_0_i_2
       (.I0(MEM_csr_write_address[9]),
        .I1(EX_imm[9]),
        .I2(EX_imm[11]),
        .I3(MEM_csr_write_address[11]),
        .I4(EX_imm[10]),
        .I5(MEM_csr_write_address[10]),
        .O(csr_hazard_mem_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    csr_hazard_mem_INST_0_i_3
       (.I0(MEM_csr_write_address[6]),
        .I1(EX_imm[6]),
        .I2(EX_imm[8]),
        .I3(MEM_csr_write_address[8]),
        .I4(EX_imm[7]),
        .I5(MEM_csr_write_address[7]),
        .O(csr_hazard_mem_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    csr_hazard_mem_INST_0_i_4
       (.I0(MEM_csr_write_address[3]),
        .I1(EX_imm[3]),
        .I2(EX_imm[5]),
        .I3(MEM_csr_write_address[5]),
        .I4(EX_imm[4]),
        .I5(MEM_csr_write_address[4]),
        .O(csr_hazard_mem_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    csr_hazard_mem_INST_0_i_5
       (.I0(MEM_csr_write_address[0]),
        .I1(EX_imm[0]),
        .I2(EX_imm[2]),
        .I3(MEM_csr_write_address[2]),
        .I4(EX_imm[1]),
        .I5(MEM_csr_write_address[1]),
        .O(csr_hazard_mem_INST_0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    csr_hazard_wb_INST_0
       (.I0(WB_csr_write_enable),
        .I1(csr_hazard_wb0),
        .O(csr_hazard_wb));
  CARRY4 csr_hazard_wb_INST_0_i_1
       (.CI(1'b0),
        .CO({csr_hazard_wb0,NLW_csr_hazard_wb_INST_0_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_csr_hazard_wb_INST_0_i_1_O_UNCONNECTED[3:0]),
        .S({csr_hazard_wb_INST_0_i_2_n_0,csr_hazard_wb_INST_0_i_3_n_0,csr_hazard_wb_INST_0_i_4_n_0,csr_hazard_wb_INST_0_i_5_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    csr_hazard_wb_INST_0_i_2
       (.I0(WB_csr_write_address[9]),
        .I1(EX_imm[9]),
        .I2(EX_imm[11]),
        .I3(WB_csr_write_address[11]),
        .I4(EX_imm[10]),
        .I5(WB_csr_write_address[10]),
        .O(csr_hazard_wb_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    csr_hazard_wb_INST_0_i_3
       (.I0(WB_csr_write_address[6]),
        .I1(EX_imm[6]),
        .I2(EX_imm[8]),
        .I3(WB_csr_write_address[8]),
        .I4(EX_imm[7]),
        .I5(WB_csr_write_address[7]),
        .O(csr_hazard_wb_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    csr_hazard_wb_INST_0_i_4
       (.I0(WB_csr_write_address[3]),
        .I1(EX_imm[3]),
        .I2(EX_imm[5]),
        .I3(WB_csr_write_address[5]),
        .I4(EX_imm[4]),
        .I5(WB_csr_write_address[4]),
        .O(csr_hazard_wb_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    csr_hazard_wb_INST_0_i_5
       (.I0(WB_csr_write_address[0]),
        .I1(EX_imm[0]),
        .I2(EX_imm[2]),
        .I3(WB_csr_write_address[2]),
        .I4(EX_imm[1]),
        .I5(WB_csr_write_address[1]),
        .O(csr_hazard_wb_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \hazard_mem[0]_INST_0 
       (.I0(MEM_rd[0]),
        .I1(EX_rs1[0]),
        .I2(MEM_rd[1]),
        .I3(EX_rs1[1]),
        .I4(p_9_in),
        .I5(\hazard_mem[0]_INST_0_i_1_n_0 ),
        .O(hazard_mem[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \hazard_mem[0]_INST_0_i_1 
       (.I0(EX_rs1[4]),
        .I1(MEM_rd[4]),
        .I2(EX_rs1[3]),
        .I3(MEM_rd[3]),
        .I4(MEM_rd[2]),
        .I5(EX_rs1[2]),
        .O(\hazard_mem[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \hazard_mem[1]_INST_0 
       (.I0(MEM_rd[0]),
        .I1(EX_rs2[0]),
        .I2(MEM_rd[1]),
        .I3(EX_rs2[1]),
        .I4(p_9_in),
        .I5(\hazard_mem[1]_INST_0_i_2_n_0 ),
        .O(hazard_mem[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \hazard_mem[1]_INST_0_i_1 
       (.I0(MEM_register_write_enable),
        .I1(MEM_rd[1]),
        .I2(MEM_rd[0]),
        .I3(MEM_rd[2]),
        .I4(MEM_rd[4]),
        .I5(MEM_rd[3]),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \hazard_mem[1]_INST_0_i_2 
       (.I0(EX_rs2[4]),
        .I1(MEM_rd[4]),
        .I2(EX_rs2[3]),
        .I3(MEM_rd[3]),
        .I4(MEM_rd[2]),
        .I5(EX_rs2[2]),
        .O(\hazard_mem[1]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hazard_wb[0]_INST_0 
       (.I0(\hazard_wb[0]_INST_0_i_1_n_0 ),
        .I1(hazard_mem[0]),
        .O(hazard_wb[0]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \hazard_wb[0]_INST_0_i_1 
       (.I0(WB_rd[0]),
        .I1(EX_rs1[0]),
        .I2(WB_rd[1]),
        .I3(EX_rs1[1]),
        .I4(p_5_in),
        .I5(\hazard_wb[0]_INST_0_i_2_n_0 ),
        .O(\hazard_wb[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \hazard_wb[0]_INST_0_i_2 
       (.I0(EX_rs1[4]),
        .I1(WB_rd[4]),
        .I2(EX_rs1[3]),
        .I3(WB_rd[3]),
        .I4(EX_rs1[2]),
        .I5(WB_rd[2]),
        .O(\hazard_wb[0]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hazard_wb[1]_INST_0 
       (.I0(\hazard_wb[1]_INST_0_i_1_n_0 ),
        .I1(hazard_mem[1]),
        .O(hazard_wb[1]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \hazard_wb[1]_INST_0_i_1 
       (.I0(WB_rd[0]),
        .I1(EX_rs2[0]),
        .I2(WB_rd[1]),
        .I3(EX_rs2[1]),
        .I4(p_5_in),
        .I5(\hazard_wb[1]_INST_0_i_3_n_0 ),
        .O(\hazard_wb[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \hazard_wb[1]_INST_0_i_2 
       (.I0(WB_register_write_enable),
        .I1(WB_rd[1]),
        .I2(WB_rd[0]),
        .I3(WB_rd[2]),
        .I4(WB_rd[4]),
        .I5(WB_rd[3]),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \hazard_wb[1]_INST_0_i_3 
       (.I0(EX_rs2[4]),
        .I1(WB_rd[4]),
        .I2(EX_rs2[3]),
        .I3(WB_rd[3]),
        .I4(EX_rs2[2]),
        .I5(WB_rd[2]),
        .O(\hazard_wb[1]_INST_0_i_3_n_0 ));
endmodule

(* XLEN = "32" *) 
module ID_EX_Register
   (clk,
    clk_enable,
    reset,
    flush,
    ID_EX_stall,
    ID_pc,
    ID_pc_plus_4,
    ID_branch_estimation,
    ID_instruction,
    ID_jump,
    ID_branch,
    ID_alu_src_A_select,
    ID_alu_src_B_select,
    ID_memory_read,
    ID_memory_write,
    ID_register_file_write_data_select,
    ID_register_write_enable,
    ID_csr_write_enable,
    ID_opcode,
    ID_funct3,
    ID_funct7,
    ID_rd,
    ID_raw_imm,
    ID_read_data1,
    ID_read_data2,
    ID_rs1,
    ID_rs2,
    ID_imm,
    ID_csr_read_data,
    EX_pc,
    EX_pc_plus_4,
    EX_branch_estimation,
    EX_instruction,
    EX_jump,
    EX_memory_read,
    EX_memory_write,
    EX_register_file_write_data_select,
    EX_register_write_enable,
    EX_csr_write_enable,
    EX_branch,
    EX_alu_src_A_select,
    EX_alu_src_B_select,
    EX_opcode,
    EX_funct3,
    EX_funct7,
    EX_rd,
    EX_raw_imm,
    EX_read_data1,
    EX_read_data2,
    EX_rs1,
    EX_rs2,
    EX_imm,
    EX_csr_read_data);
  input clk;
  input clk_enable;
  input reset;
  input flush;
  input ID_EX_stall;
  input [31:0]ID_pc;
  input [31:0]ID_pc_plus_4;
  input ID_branch_estimation;
  input [31:0]ID_instruction;
  input ID_jump;
  input ID_branch;
  input [1:0]ID_alu_src_A_select;
  input [2:0]ID_alu_src_B_select;
  input ID_memory_read;
  input ID_memory_write;
  input [2:0]ID_register_file_write_data_select;
  input ID_register_write_enable;
  input ID_csr_write_enable;
  input [6:0]ID_opcode;
  input [2:0]ID_funct3;
  input [6:0]ID_funct7;
  input [4:0]ID_rd;
  input [19:0]ID_raw_imm;
  input [31:0]ID_read_data1;
  input [31:0]ID_read_data2;
  input [4:0]ID_rs1;
  input [4:0]ID_rs2;
  input [31:0]ID_imm;
  input [31:0]ID_csr_read_data;
  output [31:0]EX_pc;
  output [31:0]EX_pc_plus_4;
  output EX_branch_estimation;
  output [31:0]EX_instruction;
  output EX_jump;
  output EX_memory_read;
  output EX_memory_write;
  output [2:0]EX_register_file_write_data_select;
  output EX_register_write_enable;
  output EX_csr_write_enable;
  output EX_branch;
  output [1:0]EX_alu_src_A_select;
  output [2:0]EX_alu_src_B_select;
  output [6:0]EX_opcode;
  output [2:0]EX_funct3;
  output [6:0]EX_funct7;
  output [4:0]EX_rd;
  output [19:0]EX_raw_imm;
  output [31:0]EX_read_data1;
  output [31:0]EX_read_data2;
  output [4:0]EX_rs1;
  output [4:0]EX_rs2;
  output [31:0]EX_imm;
  output [31:0]EX_csr_read_data;

  wire [1:0]EX_alu_src_A_select;
  wire \EX_alu_src_A_select[0]_i_1_n_0 ;
  wire \EX_alu_src_A_select[1]_i_1_n_0 ;
  wire [2:0]EX_alu_src_B_select;
  wire \EX_alu_src_B_select[0]_i_1_n_0 ;
  wire \EX_alu_src_B_select[1]_i_1_n_0 ;
  wire \EX_alu_src_B_select[2]_i_1_n_0 ;
  wire EX_branch;
  wire EX_branch_estimation;
  wire EX_branch_estimation2_out;
  wire EX_branch_estimation_i_1_n_0;
  wire EX_branch_i_1_n_0;
  wire EX_csr_write_enable;
  wire EX_csr_write_enable_i_1_n_0;
  wire [2:0]EX_funct3;
  wire \EX_funct3[0]_i_1_n_0 ;
  wire \EX_funct3[1]_i_1_n_0 ;
  wire \EX_funct3[2]_i_1_n_0 ;
  wire [6:0]EX_funct7;
  wire \EX_funct7[5]_i_1_n_0 ;
  wire [31:0]EX_imm;
  wire \EX_imm[0]_i_1_n_0 ;
  wire \EX_imm[10]_i_1_n_0 ;
  wire \EX_imm[11]_i_1_n_0 ;
  wire \EX_imm[12]_i_1_n_0 ;
  wire \EX_imm[13]_i_1_n_0 ;
  wire \EX_imm[14]_i_1_n_0 ;
  wire \EX_imm[15]_i_1_n_0 ;
  wire \EX_imm[16]_i_1_n_0 ;
  wire \EX_imm[17]_i_1_n_0 ;
  wire \EX_imm[18]_i_1_n_0 ;
  wire \EX_imm[19]_i_1_n_0 ;
  wire \EX_imm[1]_i_1_n_0 ;
  wire \EX_imm[20]_i_1_n_0 ;
  wire \EX_imm[21]_i_1_n_0 ;
  wire \EX_imm[22]_i_1_n_0 ;
  wire \EX_imm[23]_i_1_n_0 ;
  wire \EX_imm[24]_i_1_n_0 ;
  wire \EX_imm[25]_i_1_n_0 ;
  wire \EX_imm[26]_i_1_n_0 ;
  wire \EX_imm[27]_i_1_n_0 ;
  wire \EX_imm[28]_i_1_n_0 ;
  wire \EX_imm[29]_i_1_n_0 ;
  wire \EX_imm[2]_i_1_n_0 ;
  wire \EX_imm[30]_i_1_n_0 ;
  wire \EX_imm[31]_i_1_n_0 ;
  wire \EX_imm[3]_i_1_n_0 ;
  wire \EX_imm[4]_i_1_n_0 ;
  wire \EX_imm[5]_i_1_n_0 ;
  wire \EX_imm[6]_i_1_n_0 ;
  wire \EX_imm[7]_i_1_n_0 ;
  wire \EX_imm[8]_i_1_n_0 ;
  wire \EX_imm[9]_i_1_n_0 ;
  wire EX_jump;
  wire EX_jump_i_1_n_0;
  wire EX_memory_read;
  wire EX_memory_read_i_1_n_0;
  wire EX_memory_write;
  wire EX_memory_write_i_1_n_0;
  wire [6:0]EX_opcode;
  wire \EX_opcode[2]_i_1_n_0 ;
  wire \EX_opcode[3]_i_1_n_0 ;
  wire \EX_opcode[4]_i_1_n_0 ;
  wire \EX_opcode[5]_i_1_n_0 ;
  wire \EX_opcode[6]_i_1_n_0 ;
  wire [31:0]EX_pc;
  wire \EX_pc[0]_i_1_n_0 ;
  wire \EX_pc[10]_i_1_n_0 ;
  wire \EX_pc[11]_i_1_n_0 ;
  wire \EX_pc[12]_i_1_n_0 ;
  wire \EX_pc[13]_i_1_n_0 ;
  wire \EX_pc[14]_i_1_n_0 ;
  wire \EX_pc[15]_i_1_n_0 ;
  wire \EX_pc[16]_i_1_n_0 ;
  wire \EX_pc[17]_i_1_n_0 ;
  wire \EX_pc[18]_i_1_n_0 ;
  wire \EX_pc[19]_i_1_n_0 ;
  wire \EX_pc[1]_i_1_n_0 ;
  wire \EX_pc[20]_i_1_n_0 ;
  wire \EX_pc[21]_i_1_n_0 ;
  wire \EX_pc[22]_i_1_n_0 ;
  wire \EX_pc[23]_i_1_n_0 ;
  wire \EX_pc[24]_i_1_n_0 ;
  wire \EX_pc[25]_i_1_n_0 ;
  wire \EX_pc[26]_i_1_n_0 ;
  wire \EX_pc[27]_i_1_n_0 ;
  wire \EX_pc[28]_i_1_n_0 ;
  wire \EX_pc[29]_i_1_n_0 ;
  wire \EX_pc[2]_i_1_n_0 ;
  wire \EX_pc[30]_i_1_n_0 ;
  wire \EX_pc[31]_i_2_n_0 ;
  wire \EX_pc[3]_i_1_n_0 ;
  wire \EX_pc[4]_i_1_n_0 ;
  wire \EX_pc[5]_i_1_n_0 ;
  wire \EX_pc[6]_i_1_n_0 ;
  wire \EX_pc[7]_i_1_n_0 ;
  wire \EX_pc[8]_i_1_n_0 ;
  wire \EX_pc[9]_i_1_n_0 ;
  wire [31:0]EX_pc_plus_4;
  wire \EX_pc_plus_4[0]_i_1_n_0 ;
  wire \EX_pc_plus_4[10]_i_1_n_0 ;
  wire \EX_pc_plus_4[11]_i_1_n_0 ;
  wire \EX_pc_plus_4[12]_i_1_n_0 ;
  wire \EX_pc_plus_4[13]_i_1_n_0 ;
  wire \EX_pc_plus_4[14]_i_1_n_0 ;
  wire \EX_pc_plus_4[15]_i_1_n_0 ;
  wire \EX_pc_plus_4[16]_i_1_n_0 ;
  wire \EX_pc_plus_4[17]_i_1_n_0 ;
  wire \EX_pc_plus_4[18]_i_1_n_0 ;
  wire \EX_pc_plus_4[19]_i_1_n_0 ;
  wire \EX_pc_plus_4[1]_i_1_n_0 ;
  wire \EX_pc_plus_4[20]_i_1_n_0 ;
  wire \EX_pc_plus_4[21]_i_1_n_0 ;
  wire \EX_pc_plus_4[22]_i_1_n_0 ;
  wire \EX_pc_plus_4[23]_i_1_n_0 ;
  wire \EX_pc_plus_4[24]_i_1_n_0 ;
  wire \EX_pc_plus_4[25]_i_1_n_0 ;
  wire \EX_pc_plus_4[26]_i_1_n_0 ;
  wire \EX_pc_plus_4[27]_i_1_n_0 ;
  wire \EX_pc_plus_4[28]_i_1_n_0 ;
  wire \EX_pc_plus_4[29]_i_1_n_0 ;
  wire \EX_pc_plus_4[2]_i_1_n_0 ;
  wire \EX_pc_plus_4[30]_i_1_n_0 ;
  wire \EX_pc_plus_4[31]_i_1_n_0 ;
  wire \EX_pc_plus_4[3]_i_1_n_0 ;
  wire \EX_pc_plus_4[4]_i_1_n_0 ;
  wire \EX_pc_plus_4[5]_i_1_n_0 ;
  wire \EX_pc_plus_4[6]_i_1_n_0 ;
  wire \EX_pc_plus_4[7]_i_1_n_0 ;
  wire \EX_pc_plus_4[8]_i_1_n_0 ;
  wire \EX_pc_plus_4[9]_i_1_n_0 ;
  wire [19:0]EX_raw_imm;
  wire \EX_raw_imm[0]_i_1_n_0 ;
  wire \EX_raw_imm[10]_i_1_n_0 ;
  wire \EX_raw_imm[11]_i_1_n_0 ;
  wire \EX_raw_imm[1]_i_1_n_0 ;
  wire \EX_raw_imm[2]_i_1_n_0 ;
  wire \EX_raw_imm[3]_i_1_n_0 ;
  wire \EX_raw_imm[4]_i_1_n_0 ;
  wire \EX_raw_imm[5]_i_1_n_0 ;
  wire \EX_raw_imm[6]_i_1_n_0 ;
  wire \EX_raw_imm[7]_i_1_n_0 ;
  wire \EX_raw_imm[8]_i_1_n_0 ;
  wire \EX_raw_imm[9]_i_1_n_0 ;
  wire [4:0]EX_rd;
  wire \EX_rd[0]_i_1_n_0 ;
  wire \EX_rd[1]_i_1_n_0 ;
  wire \EX_rd[2]_i_1_n_0 ;
  wire \EX_rd[3]_i_1_n_0 ;
  wire \EX_rd[4]_i_1_n_0 ;
  wire [31:0]EX_read_data1;
  wire \EX_read_data1[0]_i_1_n_0 ;
  wire \EX_read_data1[10]_i_1_n_0 ;
  wire \EX_read_data1[11]_i_1_n_0 ;
  wire \EX_read_data1[12]_i_1_n_0 ;
  wire \EX_read_data1[13]_i_1_n_0 ;
  wire \EX_read_data1[14]_i_1_n_0 ;
  wire \EX_read_data1[15]_i_1_n_0 ;
  wire \EX_read_data1[16]_i_1_n_0 ;
  wire \EX_read_data1[17]_i_1_n_0 ;
  wire \EX_read_data1[18]_i_1_n_0 ;
  wire \EX_read_data1[19]_i_1_n_0 ;
  wire \EX_read_data1[1]_i_1_n_0 ;
  wire \EX_read_data1[20]_i_1_n_0 ;
  wire \EX_read_data1[21]_i_1_n_0 ;
  wire \EX_read_data1[22]_i_1_n_0 ;
  wire \EX_read_data1[23]_i_1_n_0 ;
  wire \EX_read_data1[24]_i_1_n_0 ;
  wire \EX_read_data1[25]_i_1_n_0 ;
  wire \EX_read_data1[26]_i_1_n_0 ;
  wire \EX_read_data1[27]_i_1_n_0 ;
  wire \EX_read_data1[28]_i_1_n_0 ;
  wire \EX_read_data1[29]_i_1_n_0 ;
  wire \EX_read_data1[2]_i_1_n_0 ;
  wire \EX_read_data1[30]_i_1_n_0 ;
  wire \EX_read_data1[31]_i_1_n_0 ;
  wire \EX_read_data1[3]_i_1_n_0 ;
  wire \EX_read_data1[4]_i_1_n_0 ;
  wire \EX_read_data1[5]_i_1_n_0 ;
  wire \EX_read_data1[6]_i_1_n_0 ;
  wire \EX_read_data1[7]_i_1_n_0 ;
  wire \EX_read_data1[8]_i_1_n_0 ;
  wire \EX_read_data1[9]_i_1_n_0 ;
  wire [31:0]EX_read_data2;
  wire \EX_read_data2[0]_i_1_n_0 ;
  wire \EX_read_data2[10]_i_1_n_0 ;
  wire \EX_read_data2[11]_i_1_n_0 ;
  wire \EX_read_data2[12]_i_1_n_0 ;
  wire \EX_read_data2[13]_i_1_n_0 ;
  wire \EX_read_data2[14]_i_1_n_0 ;
  wire \EX_read_data2[15]_i_1_n_0 ;
  wire \EX_read_data2[16]_i_1_n_0 ;
  wire \EX_read_data2[17]_i_1_n_0 ;
  wire \EX_read_data2[18]_i_1_n_0 ;
  wire \EX_read_data2[19]_i_1_n_0 ;
  wire \EX_read_data2[1]_i_1_n_0 ;
  wire \EX_read_data2[20]_i_1_n_0 ;
  wire \EX_read_data2[21]_i_1_n_0 ;
  wire \EX_read_data2[22]_i_1_n_0 ;
  wire \EX_read_data2[23]_i_1_n_0 ;
  wire \EX_read_data2[24]_i_1_n_0 ;
  wire \EX_read_data2[25]_i_1_n_0 ;
  wire \EX_read_data2[26]_i_1_n_0 ;
  wire \EX_read_data2[27]_i_1_n_0 ;
  wire \EX_read_data2[28]_i_1_n_0 ;
  wire \EX_read_data2[29]_i_1_n_0 ;
  wire \EX_read_data2[2]_i_1_n_0 ;
  wire \EX_read_data2[30]_i_1_n_0 ;
  wire \EX_read_data2[31]_i_1_n_0 ;
  wire \EX_read_data2[3]_i_1_n_0 ;
  wire \EX_read_data2[4]_i_1_n_0 ;
  wire \EX_read_data2[5]_i_1_n_0 ;
  wire \EX_read_data2[6]_i_1_n_0 ;
  wire \EX_read_data2[7]_i_1_n_0 ;
  wire \EX_read_data2[8]_i_1_n_0 ;
  wire \EX_read_data2[9]_i_1_n_0 ;
  wire [2:0]EX_register_file_write_data_select;
  wire \EX_register_file_write_data_select[0]_i_1_n_0 ;
  wire \EX_register_file_write_data_select[1]_i_1_n_0 ;
  wire \EX_register_file_write_data_select[2]_i_1_n_0 ;
  wire EX_register_write_enable;
  wire EX_register_write_enable_i_1_n_0;
  wire [4:0]EX_rs1;
  wire \EX_rs1[0]_i_1_n_0 ;
  wire \EX_rs1[1]_i_1_n_0 ;
  wire \EX_rs1[2]_i_1_n_0 ;
  wire \EX_rs1[3]_i_1_n_0 ;
  wire \EX_rs1[4]_i_1_n_0 ;
  wire [4:0]EX_rs2;
  wire \EX_rs2[0]_i_1_n_0 ;
  wire \EX_rs2[1]_i_1_n_0 ;
  wire \EX_rs2[2]_i_1_n_0 ;
  wire \EX_rs2[3]_i_1_n_0 ;
  wire \EX_rs2[4]_i_1_n_0 ;
  wire ID_EX_stall;
  wire [1:0]ID_alu_src_A_select;
  wire [2:0]ID_alu_src_B_select;
  wire ID_branch;
  wire ID_branch_estimation;
  wire ID_csr_write_enable;
  wire [2:0]ID_funct3;
  wire [6:0]ID_funct7;
  wire [31:0]ID_imm;
  wire ID_jump;
  wire ID_memory_read;
  wire ID_memory_write;
  wire [6:0]ID_opcode;
  wire [31:0]ID_pc;
  wire [31:0]ID_pc_plus_4;
  wire [19:0]ID_raw_imm;
  wire [4:0]ID_rd;
  wire [31:0]ID_read_data1;
  wire [31:0]ID_read_data2;
  wire [2:0]ID_register_file_write_data_select;
  wire ID_register_write_enable;
  wire [4:0]ID_rs1;
  wire [4:0]ID_rs2;
  wire clk;
  wire clk_enable;
  wire p_0_in;
  wire reset;

  assign p_0_in = flush;
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_alu_src_A_select[0]_i_1 
       (.I0(ID_alu_src_A_select[0]),
        .I1(p_0_in),
        .O(\EX_alu_src_A_select[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_alu_src_A_select[1]_i_1 
       (.I0(ID_alu_src_A_select[1]),
        .I1(p_0_in),
        .O(\EX_alu_src_A_select[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_alu_src_A_select_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_alu_src_A_select[0]_i_1_n_0 ),
        .Q(EX_alu_src_A_select[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_alu_src_A_select_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_alu_src_A_select[1]_i_1_n_0 ),
        .Q(EX_alu_src_A_select[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_alu_src_B_select[0]_i_1 
       (.I0(ID_alu_src_B_select[0]),
        .I1(p_0_in),
        .O(\EX_alu_src_B_select[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_alu_src_B_select[1]_i_1 
       (.I0(ID_alu_src_B_select[1]),
        .I1(p_0_in),
        .O(\EX_alu_src_B_select[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_alu_src_B_select[2]_i_1 
       (.I0(ID_alu_src_B_select[2]),
        .I1(p_0_in),
        .O(\EX_alu_src_B_select[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_alu_src_B_select_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_alu_src_B_select[0]_i_1_n_0 ),
        .Q(EX_alu_src_B_select[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_alu_src_B_select_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_alu_src_B_select[1]_i_1_n_0 ),
        .Q(EX_alu_src_B_select[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_alu_src_B_select_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_alu_src_B_select[2]_i_1_n_0 ),
        .Q(EX_alu_src_B_select[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    EX_branch_estimation_i_1
       (.I0(ID_branch_estimation),
        .I1(p_0_in),
        .O(EX_branch_estimation_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    EX_branch_estimation_reg
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(EX_branch_estimation_i_1_n_0),
        .Q(EX_branch_estimation));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    EX_branch_i_1
       (.I0(ID_branch),
        .I1(p_0_in),
        .O(EX_branch_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    EX_branch_reg
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(EX_branch_i_1_n_0),
        .Q(EX_branch));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    EX_csr_write_enable_i_1
       (.I0(ID_csr_write_enable),
        .I1(p_0_in),
        .O(EX_csr_write_enable_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    EX_csr_write_enable_reg
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(EX_csr_write_enable_i_1_n_0),
        .Q(EX_csr_write_enable));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_funct3[0]_i_1 
       (.I0(ID_funct3[0]),
        .I1(p_0_in),
        .O(\EX_funct3[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_funct3[1]_i_1 
       (.I0(ID_funct3[1]),
        .I1(p_0_in),
        .O(\EX_funct3[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_funct3[2]_i_1 
       (.I0(ID_funct3[2]),
        .I1(p_0_in),
        .O(\EX_funct3[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_funct3_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_funct3[0]_i_1_n_0 ),
        .Q(EX_funct3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_funct3_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_funct3[1]_i_1_n_0 ),
        .Q(EX_funct3[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_funct3_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_funct3[2]_i_1_n_0 ),
        .Q(EX_funct3[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_funct7[5]_i_1 
       (.I0(ID_funct7[5]),
        .I1(p_0_in),
        .O(\EX_funct7[5]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_funct7_reg[5] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_funct7[5]_i_1_n_0 ),
        .Q(EX_funct7[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[0]_i_1 
       (.I0(ID_imm[0]),
        .I1(p_0_in),
        .O(\EX_imm[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[10]_i_1 
       (.I0(ID_imm[10]),
        .I1(p_0_in),
        .O(\EX_imm[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[11]_i_1 
       (.I0(ID_imm[11]),
        .I1(p_0_in),
        .O(\EX_imm[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[12]_i_1 
       (.I0(ID_imm[12]),
        .I1(p_0_in),
        .O(\EX_imm[12]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[13]_i_1 
       (.I0(ID_imm[13]),
        .I1(p_0_in),
        .O(\EX_imm[13]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[14]_i_1 
       (.I0(ID_imm[14]),
        .I1(p_0_in),
        .O(\EX_imm[14]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[15]_i_1 
       (.I0(ID_imm[15]),
        .I1(p_0_in),
        .O(\EX_imm[15]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[16]_i_1 
       (.I0(ID_imm[16]),
        .I1(p_0_in),
        .O(\EX_imm[16]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[17]_i_1 
       (.I0(ID_imm[17]),
        .I1(p_0_in),
        .O(\EX_imm[17]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[18]_i_1 
       (.I0(ID_imm[18]),
        .I1(p_0_in),
        .O(\EX_imm[18]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[19]_i_1 
       (.I0(ID_imm[19]),
        .I1(p_0_in),
        .O(\EX_imm[19]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[1]_i_1 
       (.I0(ID_imm[1]),
        .I1(p_0_in),
        .O(\EX_imm[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[20]_i_1 
       (.I0(ID_imm[20]),
        .I1(p_0_in),
        .O(\EX_imm[20]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[21]_i_1 
       (.I0(ID_imm[21]),
        .I1(p_0_in),
        .O(\EX_imm[21]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[22]_i_1 
       (.I0(ID_imm[22]),
        .I1(p_0_in),
        .O(\EX_imm[22]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[23]_i_1 
       (.I0(ID_imm[23]),
        .I1(p_0_in),
        .O(\EX_imm[23]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[24]_i_1 
       (.I0(ID_imm[24]),
        .I1(p_0_in),
        .O(\EX_imm[24]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[25]_i_1 
       (.I0(ID_imm[25]),
        .I1(p_0_in),
        .O(\EX_imm[25]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[26]_i_1 
       (.I0(ID_imm[26]),
        .I1(p_0_in),
        .O(\EX_imm[26]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[27]_i_1 
       (.I0(ID_imm[27]),
        .I1(p_0_in),
        .O(\EX_imm[27]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[28]_i_1 
       (.I0(ID_imm[28]),
        .I1(p_0_in),
        .O(\EX_imm[28]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[29]_i_1 
       (.I0(ID_imm[29]),
        .I1(p_0_in),
        .O(\EX_imm[29]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[2]_i_1 
       (.I0(ID_imm[2]),
        .I1(p_0_in),
        .O(\EX_imm[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[30]_i_1 
       (.I0(ID_imm[30]),
        .I1(p_0_in),
        .O(\EX_imm[30]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[31]_i_1 
       (.I0(ID_imm[31]),
        .I1(p_0_in),
        .O(\EX_imm[31]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[3]_i_1 
       (.I0(ID_imm[3]),
        .I1(p_0_in),
        .O(\EX_imm[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[4]_i_1 
       (.I0(ID_imm[4]),
        .I1(p_0_in),
        .O(\EX_imm[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[5]_i_1 
       (.I0(ID_imm[5]),
        .I1(p_0_in),
        .O(\EX_imm[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[6]_i_1 
       (.I0(ID_imm[6]),
        .I1(p_0_in),
        .O(\EX_imm[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[7]_i_1 
       (.I0(ID_imm[7]),
        .I1(p_0_in),
        .O(\EX_imm[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[8]_i_1 
       (.I0(ID_imm[8]),
        .I1(p_0_in),
        .O(\EX_imm[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_imm[9]_i_1 
       (.I0(ID_imm[9]),
        .I1(p_0_in),
        .O(\EX_imm[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[0]_i_1_n_0 ),
        .Q(EX_imm[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[10] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[10]_i_1_n_0 ),
        .Q(EX_imm[10]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[11] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[11]_i_1_n_0 ),
        .Q(EX_imm[11]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[12] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[12]_i_1_n_0 ),
        .Q(EX_imm[12]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[13] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[13]_i_1_n_0 ),
        .Q(EX_imm[13]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[14] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[14]_i_1_n_0 ),
        .Q(EX_imm[14]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[15] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[15]_i_1_n_0 ),
        .Q(EX_imm[15]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[16] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[16]_i_1_n_0 ),
        .Q(EX_imm[16]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[17] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[17]_i_1_n_0 ),
        .Q(EX_imm[17]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[18] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[18]_i_1_n_0 ),
        .Q(EX_imm[18]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[19] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[19]_i_1_n_0 ),
        .Q(EX_imm[19]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[1]_i_1_n_0 ),
        .Q(EX_imm[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[20] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[20]_i_1_n_0 ),
        .Q(EX_imm[20]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[21] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[21]_i_1_n_0 ),
        .Q(EX_imm[21]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[22] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[22]_i_1_n_0 ),
        .Q(EX_imm[22]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[23] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[23]_i_1_n_0 ),
        .Q(EX_imm[23]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[24] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[24]_i_1_n_0 ),
        .Q(EX_imm[24]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[25] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[25]_i_1_n_0 ),
        .Q(EX_imm[25]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[26] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[26]_i_1_n_0 ),
        .Q(EX_imm[26]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[27] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[27]_i_1_n_0 ),
        .Q(EX_imm[27]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[28] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[28]_i_1_n_0 ),
        .Q(EX_imm[28]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[29] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[29]_i_1_n_0 ),
        .Q(EX_imm[29]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[2]_i_1_n_0 ),
        .Q(EX_imm[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[30] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[30]_i_1_n_0 ),
        .Q(EX_imm[30]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[31] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[31]_i_1_n_0 ),
        .Q(EX_imm[31]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[3]_i_1_n_0 ),
        .Q(EX_imm[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[4]_i_1_n_0 ),
        .Q(EX_imm[4]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[5] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[5]_i_1_n_0 ),
        .Q(EX_imm[5]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[6] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[6]_i_1_n_0 ),
        .Q(EX_imm[6]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[7] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[7]_i_1_n_0 ),
        .Q(EX_imm[7]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[8] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[8]_i_1_n_0 ),
        .Q(EX_imm[8]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_imm_reg[9] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_imm[9]_i_1_n_0 ),
        .Q(EX_imm[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    EX_jump_i_1
       (.I0(ID_jump),
        .I1(p_0_in),
        .O(EX_jump_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    EX_jump_reg
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(EX_jump_i_1_n_0),
        .Q(EX_jump));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    EX_memory_read_i_1
       (.I0(ID_memory_read),
        .I1(p_0_in),
        .O(EX_memory_read_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    EX_memory_read_reg
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(EX_memory_read_i_1_n_0),
        .Q(EX_memory_read));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    EX_memory_write_i_1
       (.I0(ID_memory_write),
        .I1(p_0_in),
        .O(EX_memory_write_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    EX_memory_write_reg
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(EX_memory_write_i_1_n_0),
        .Q(EX_memory_write));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_opcode[2]_i_1 
       (.I0(ID_opcode[2]),
        .I1(p_0_in),
        .O(\EX_opcode[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_opcode[3]_i_1 
       (.I0(ID_opcode[3]),
        .I1(p_0_in),
        .O(\EX_opcode[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_opcode[4]_i_1 
       (.I0(ID_opcode[4]),
        .I1(p_0_in),
        .O(\EX_opcode[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_opcode[5]_i_1 
       (.I0(ID_opcode[5]),
        .I1(p_0_in),
        .O(\EX_opcode[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_opcode[6]_i_1 
       (.I0(ID_opcode[6]),
        .I1(p_0_in),
        .O(\EX_opcode[6]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_opcode_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(p_0_in),
        .Q(EX_opcode[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_opcode_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(p_0_in),
        .Q(EX_opcode[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_opcode_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_opcode[2]_i_1_n_0 ),
        .Q(EX_opcode[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_opcode_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_opcode[3]_i_1_n_0 ),
        .Q(EX_opcode[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_opcode_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_opcode[4]_i_1_n_0 ),
        .Q(EX_opcode[4]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_opcode_reg[5] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_opcode[5]_i_1_n_0 ),
        .Q(EX_opcode[5]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_opcode_reg[6] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_opcode[6]_i_1_n_0 ),
        .Q(EX_opcode[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[0]_i_1 
       (.I0(ID_pc[0]),
        .I1(p_0_in),
        .O(\EX_pc[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[10]_i_1 
       (.I0(ID_pc[10]),
        .I1(p_0_in),
        .O(\EX_pc[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[11]_i_1 
       (.I0(ID_pc[11]),
        .I1(p_0_in),
        .O(\EX_pc[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[12]_i_1 
       (.I0(ID_pc[12]),
        .I1(p_0_in),
        .O(\EX_pc[12]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[13]_i_1 
       (.I0(ID_pc[13]),
        .I1(p_0_in),
        .O(\EX_pc[13]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[14]_i_1 
       (.I0(ID_pc[14]),
        .I1(p_0_in),
        .O(\EX_pc[14]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[15]_i_1 
       (.I0(ID_pc[15]),
        .I1(p_0_in),
        .O(\EX_pc[15]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[16]_i_1 
       (.I0(ID_pc[16]),
        .I1(p_0_in),
        .O(\EX_pc[16]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[17]_i_1 
       (.I0(ID_pc[17]),
        .I1(p_0_in),
        .O(\EX_pc[17]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[18]_i_1 
       (.I0(ID_pc[18]),
        .I1(p_0_in),
        .O(\EX_pc[18]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[19]_i_1 
       (.I0(ID_pc[19]),
        .I1(p_0_in),
        .O(\EX_pc[19]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[1]_i_1 
       (.I0(ID_pc[1]),
        .I1(p_0_in),
        .O(\EX_pc[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[20]_i_1 
       (.I0(ID_pc[20]),
        .I1(p_0_in),
        .O(\EX_pc[20]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[21]_i_1 
       (.I0(ID_pc[21]),
        .I1(p_0_in),
        .O(\EX_pc[21]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[22]_i_1 
       (.I0(ID_pc[22]),
        .I1(p_0_in),
        .O(\EX_pc[22]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[23]_i_1 
       (.I0(ID_pc[23]),
        .I1(p_0_in),
        .O(\EX_pc[23]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[24]_i_1 
       (.I0(ID_pc[24]),
        .I1(p_0_in),
        .O(\EX_pc[24]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[25]_i_1 
       (.I0(ID_pc[25]),
        .I1(p_0_in),
        .O(\EX_pc[25]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[26]_i_1 
       (.I0(ID_pc[26]),
        .I1(p_0_in),
        .O(\EX_pc[26]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[27]_i_1 
       (.I0(ID_pc[27]),
        .I1(p_0_in),
        .O(\EX_pc[27]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[28]_i_1 
       (.I0(ID_pc[28]),
        .I1(p_0_in),
        .O(\EX_pc[28]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[29]_i_1 
       (.I0(ID_pc[29]),
        .I1(p_0_in),
        .O(\EX_pc[29]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[2]_i_1 
       (.I0(ID_pc[2]),
        .I1(p_0_in),
        .O(\EX_pc[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[30]_i_1 
       (.I0(ID_pc[30]),
        .I1(p_0_in),
        .O(\EX_pc[30]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EX_pc[31]_i_1 
       (.I0(clk_enable),
        .I1(ID_EX_stall),
        .I2(p_0_in),
        .O(EX_branch_estimation2_out));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[31]_i_2 
       (.I0(ID_pc[31]),
        .I1(p_0_in),
        .O(\EX_pc[31]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[3]_i_1 
       (.I0(ID_pc[3]),
        .I1(p_0_in),
        .O(\EX_pc[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[4]_i_1 
       (.I0(ID_pc[4]),
        .I1(p_0_in),
        .O(\EX_pc[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[5]_i_1 
       (.I0(ID_pc[5]),
        .I1(p_0_in),
        .O(\EX_pc[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[6]_i_1 
       (.I0(ID_pc[6]),
        .I1(p_0_in),
        .O(\EX_pc[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[7]_i_1 
       (.I0(ID_pc[7]),
        .I1(p_0_in),
        .O(\EX_pc[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[8]_i_1 
       (.I0(ID_pc[8]),
        .I1(p_0_in),
        .O(\EX_pc[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc[9]_i_1 
       (.I0(ID_pc[9]),
        .I1(p_0_in),
        .O(\EX_pc[9]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[0]_i_1 
       (.I0(ID_pc_plus_4[0]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[10]_i_1 
       (.I0(ID_pc_plus_4[10]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[11]_i_1 
       (.I0(ID_pc_plus_4[11]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[12]_i_1 
       (.I0(ID_pc_plus_4[12]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[12]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[13]_i_1 
       (.I0(ID_pc_plus_4[13]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[13]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[14]_i_1 
       (.I0(ID_pc_plus_4[14]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[14]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[15]_i_1 
       (.I0(ID_pc_plus_4[15]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[15]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[16]_i_1 
       (.I0(ID_pc_plus_4[16]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[16]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[17]_i_1 
       (.I0(ID_pc_plus_4[17]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[17]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[18]_i_1 
       (.I0(ID_pc_plus_4[18]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[18]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[19]_i_1 
       (.I0(ID_pc_plus_4[19]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[19]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[1]_i_1 
       (.I0(ID_pc_plus_4[1]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[20]_i_1 
       (.I0(ID_pc_plus_4[20]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[20]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[21]_i_1 
       (.I0(ID_pc_plus_4[21]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[21]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[22]_i_1 
       (.I0(ID_pc_plus_4[22]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[22]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[23]_i_1 
       (.I0(ID_pc_plus_4[23]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[23]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[24]_i_1 
       (.I0(ID_pc_plus_4[24]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[24]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[25]_i_1 
       (.I0(ID_pc_plus_4[25]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[25]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[26]_i_1 
       (.I0(ID_pc_plus_4[26]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[26]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[27]_i_1 
       (.I0(ID_pc_plus_4[27]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[27]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[28]_i_1 
       (.I0(ID_pc_plus_4[28]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[28]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[29]_i_1 
       (.I0(ID_pc_plus_4[29]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[29]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[2]_i_1 
       (.I0(ID_pc_plus_4[2]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[30]_i_1 
       (.I0(ID_pc_plus_4[30]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[30]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[31]_i_1 
       (.I0(ID_pc_plus_4[31]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[31]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[3]_i_1 
       (.I0(ID_pc_plus_4[3]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[4]_i_1 
       (.I0(ID_pc_plus_4[4]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[5]_i_1 
       (.I0(ID_pc_plus_4[5]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[6]_i_1 
       (.I0(ID_pc_plus_4[6]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[7]_i_1 
       (.I0(ID_pc_plus_4[7]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[8]_i_1 
       (.I0(ID_pc_plus_4[8]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_pc_plus_4[9]_i_1 
       (.I0(ID_pc_plus_4[9]),
        .I1(p_0_in),
        .O(\EX_pc_plus_4[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[0]_i_1_n_0 ),
        .Q(EX_pc_plus_4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[10] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[10]_i_1_n_0 ),
        .Q(EX_pc_plus_4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[11] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[11]_i_1_n_0 ),
        .Q(EX_pc_plus_4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[12] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[12]_i_1_n_0 ),
        .Q(EX_pc_plus_4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[13] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[13]_i_1_n_0 ),
        .Q(EX_pc_plus_4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[14] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[14]_i_1_n_0 ),
        .Q(EX_pc_plus_4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[15] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[15]_i_1_n_0 ),
        .Q(EX_pc_plus_4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[16] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[16]_i_1_n_0 ),
        .Q(EX_pc_plus_4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[17] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[17]_i_1_n_0 ),
        .Q(EX_pc_plus_4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[18] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[18]_i_1_n_0 ),
        .Q(EX_pc_plus_4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[19] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[19]_i_1_n_0 ),
        .Q(EX_pc_plus_4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[1]_i_1_n_0 ),
        .Q(EX_pc_plus_4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[20] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[20]_i_1_n_0 ),
        .Q(EX_pc_plus_4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[21] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[21]_i_1_n_0 ),
        .Q(EX_pc_plus_4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[22] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[22]_i_1_n_0 ),
        .Q(EX_pc_plus_4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[23] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[23]_i_1_n_0 ),
        .Q(EX_pc_plus_4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[24] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[24]_i_1_n_0 ),
        .Q(EX_pc_plus_4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[25] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[25]_i_1_n_0 ),
        .Q(EX_pc_plus_4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[26] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[26]_i_1_n_0 ),
        .Q(EX_pc_plus_4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[27] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[27]_i_1_n_0 ),
        .Q(EX_pc_plus_4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[28] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[28]_i_1_n_0 ),
        .Q(EX_pc_plus_4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[29] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[29]_i_1_n_0 ),
        .Q(EX_pc_plus_4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[2]_i_1_n_0 ),
        .Q(EX_pc_plus_4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[30] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[30]_i_1_n_0 ),
        .Q(EX_pc_plus_4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[31] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[31]_i_1_n_0 ),
        .Q(EX_pc_plus_4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[3]_i_1_n_0 ),
        .Q(EX_pc_plus_4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[4]_i_1_n_0 ),
        .Q(EX_pc_plus_4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[5] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[5]_i_1_n_0 ),
        .Q(EX_pc_plus_4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[6] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[6]_i_1_n_0 ),
        .Q(EX_pc_plus_4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[7] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[7]_i_1_n_0 ),
        .Q(EX_pc_plus_4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[8] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[8]_i_1_n_0 ),
        .Q(EX_pc_plus_4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_plus_4_reg[9] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc_plus_4[9]_i_1_n_0 ),
        .Q(EX_pc_plus_4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[0]_i_1_n_0 ),
        .Q(EX_pc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[10] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[10]_i_1_n_0 ),
        .Q(EX_pc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[11] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[11]_i_1_n_0 ),
        .Q(EX_pc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[12] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[12]_i_1_n_0 ),
        .Q(EX_pc[12]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[13] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[13]_i_1_n_0 ),
        .Q(EX_pc[13]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[14] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[14]_i_1_n_0 ),
        .Q(EX_pc[14]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[15] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[15]_i_1_n_0 ),
        .Q(EX_pc[15]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[16] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[16]_i_1_n_0 ),
        .Q(EX_pc[16]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[17] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[17]_i_1_n_0 ),
        .Q(EX_pc[17]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[18] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[18]_i_1_n_0 ),
        .Q(EX_pc[18]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[19] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[19]_i_1_n_0 ),
        .Q(EX_pc[19]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[1]_i_1_n_0 ),
        .Q(EX_pc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[20] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[20]_i_1_n_0 ),
        .Q(EX_pc[20]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[21] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[21]_i_1_n_0 ),
        .Q(EX_pc[21]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[22] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[22]_i_1_n_0 ),
        .Q(EX_pc[22]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[23] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[23]_i_1_n_0 ),
        .Q(EX_pc[23]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[24] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[24]_i_1_n_0 ),
        .Q(EX_pc[24]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[25] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[25]_i_1_n_0 ),
        .Q(EX_pc[25]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[26] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[26]_i_1_n_0 ),
        .Q(EX_pc[26]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[27] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[27]_i_1_n_0 ),
        .Q(EX_pc[27]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[28] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[28]_i_1_n_0 ),
        .Q(EX_pc[28]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[29] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[29]_i_1_n_0 ),
        .Q(EX_pc[29]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[2]_i_1_n_0 ),
        .Q(EX_pc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[30] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[30]_i_1_n_0 ),
        .Q(EX_pc[30]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[31] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[31]_i_2_n_0 ),
        .Q(EX_pc[31]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[3]_i_1_n_0 ),
        .Q(EX_pc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[4]_i_1_n_0 ),
        .Q(EX_pc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[5] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[5]_i_1_n_0 ),
        .Q(EX_pc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[6] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[6]_i_1_n_0 ),
        .Q(EX_pc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[7] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[7]_i_1_n_0 ),
        .Q(EX_pc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[8] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[8]_i_1_n_0 ),
        .Q(EX_pc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_pc_reg[9] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_pc[9]_i_1_n_0 ),
        .Q(EX_pc[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[0]_i_1 
       (.I0(ID_raw_imm[0]),
        .I1(p_0_in),
        .O(\EX_raw_imm[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[10]_i_1 
       (.I0(ID_raw_imm[10]),
        .I1(p_0_in),
        .O(\EX_raw_imm[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[11]_i_1 
       (.I0(ID_raw_imm[11]),
        .I1(p_0_in),
        .O(\EX_raw_imm[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[1]_i_1 
       (.I0(ID_raw_imm[1]),
        .I1(p_0_in),
        .O(\EX_raw_imm[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[2]_i_1 
       (.I0(ID_raw_imm[2]),
        .I1(p_0_in),
        .O(\EX_raw_imm[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[3]_i_1 
       (.I0(ID_raw_imm[3]),
        .I1(p_0_in),
        .O(\EX_raw_imm[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[4]_i_1 
       (.I0(ID_raw_imm[4]),
        .I1(p_0_in),
        .O(\EX_raw_imm[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[5]_i_1 
       (.I0(ID_raw_imm[5]),
        .I1(p_0_in),
        .O(\EX_raw_imm[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[6]_i_1 
       (.I0(ID_raw_imm[6]),
        .I1(p_0_in),
        .O(\EX_raw_imm[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[7]_i_1 
       (.I0(ID_raw_imm[7]),
        .I1(p_0_in),
        .O(\EX_raw_imm[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[8]_i_1 
       (.I0(ID_raw_imm[8]),
        .I1(p_0_in),
        .O(\EX_raw_imm[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_raw_imm[9]_i_1 
       (.I0(ID_raw_imm[9]),
        .I1(p_0_in),
        .O(\EX_raw_imm[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[0]_i_1_n_0 ),
        .Q(EX_raw_imm[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[10] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[10]_i_1_n_0 ),
        .Q(EX_raw_imm[10]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[11] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[11]_i_1_n_0 ),
        .Q(EX_raw_imm[11]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[1]_i_1_n_0 ),
        .Q(EX_raw_imm[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[2]_i_1_n_0 ),
        .Q(EX_raw_imm[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[3]_i_1_n_0 ),
        .Q(EX_raw_imm[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[4]_i_1_n_0 ),
        .Q(EX_raw_imm[4]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[5] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[5]_i_1_n_0 ),
        .Q(EX_raw_imm[5]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[6] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[6]_i_1_n_0 ),
        .Q(EX_raw_imm[6]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[7] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[7]_i_1_n_0 ),
        .Q(EX_raw_imm[7]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[8] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[8]_i_1_n_0 ),
        .Q(EX_raw_imm[8]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_raw_imm_reg[9] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_raw_imm[9]_i_1_n_0 ),
        .Q(EX_raw_imm[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rd[0]_i_1 
       (.I0(ID_rd[0]),
        .I1(p_0_in),
        .O(\EX_rd[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rd[1]_i_1 
       (.I0(ID_rd[1]),
        .I1(p_0_in),
        .O(\EX_rd[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rd[2]_i_1 
       (.I0(ID_rd[2]),
        .I1(p_0_in),
        .O(\EX_rd[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rd[3]_i_1 
       (.I0(ID_rd[3]),
        .I1(p_0_in),
        .O(\EX_rd[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rd[4]_i_1 
       (.I0(ID_rd[4]),
        .I1(p_0_in),
        .O(\EX_rd[4]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rd_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rd[0]_i_1_n_0 ),
        .Q(EX_rd[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rd_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rd[1]_i_1_n_0 ),
        .Q(EX_rd[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rd_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rd[2]_i_1_n_0 ),
        .Q(EX_rd[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rd_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rd[3]_i_1_n_0 ),
        .Q(EX_rd[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rd_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rd[4]_i_1_n_0 ),
        .Q(EX_rd[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[0]_i_1 
       (.I0(ID_read_data1[0]),
        .I1(p_0_in),
        .O(\EX_read_data1[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[10]_i_1 
       (.I0(ID_read_data1[10]),
        .I1(p_0_in),
        .O(\EX_read_data1[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[11]_i_1 
       (.I0(ID_read_data1[11]),
        .I1(p_0_in),
        .O(\EX_read_data1[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[12]_i_1 
       (.I0(ID_read_data1[12]),
        .I1(p_0_in),
        .O(\EX_read_data1[12]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[13]_i_1 
       (.I0(ID_read_data1[13]),
        .I1(p_0_in),
        .O(\EX_read_data1[13]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[14]_i_1 
       (.I0(ID_read_data1[14]),
        .I1(p_0_in),
        .O(\EX_read_data1[14]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[15]_i_1 
       (.I0(ID_read_data1[15]),
        .I1(p_0_in),
        .O(\EX_read_data1[15]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[16]_i_1 
       (.I0(ID_read_data1[16]),
        .I1(p_0_in),
        .O(\EX_read_data1[16]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[17]_i_1 
       (.I0(ID_read_data1[17]),
        .I1(p_0_in),
        .O(\EX_read_data1[17]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[18]_i_1 
       (.I0(ID_read_data1[18]),
        .I1(p_0_in),
        .O(\EX_read_data1[18]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[19]_i_1 
       (.I0(ID_read_data1[19]),
        .I1(p_0_in),
        .O(\EX_read_data1[19]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[1]_i_1 
       (.I0(ID_read_data1[1]),
        .I1(p_0_in),
        .O(\EX_read_data1[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[20]_i_1 
       (.I0(ID_read_data1[20]),
        .I1(p_0_in),
        .O(\EX_read_data1[20]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[21]_i_1 
       (.I0(ID_read_data1[21]),
        .I1(p_0_in),
        .O(\EX_read_data1[21]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[22]_i_1 
       (.I0(ID_read_data1[22]),
        .I1(p_0_in),
        .O(\EX_read_data1[22]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[23]_i_1 
       (.I0(ID_read_data1[23]),
        .I1(p_0_in),
        .O(\EX_read_data1[23]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[24]_i_1 
       (.I0(ID_read_data1[24]),
        .I1(p_0_in),
        .O(\EX_read_data1[24]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[25]_i_1 
       (.I0(ID_read_data1[25]),
        .I1(p_0_in),
        .O(\EX_read_data1[25]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[26]_i_1 
       (.I0(ID_read_data1[26]),
        .I1(p_0_in),
        .O(\EX_read_data1[26]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[27]_i_1 
       (.I0(ID_read_data1[27]),
        .I1(p_0_in),
        .O(\EX_read_data1[27]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[28]_i_1 
       (.I0(ID_read_data1[28]),
        .I1(p_0_in),
        .O(\EX_read_data1[28]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[29]_i_1 
       (.I0(ID_read_data1[29]),
        .I1(p_0_in),
        .O(\EX_read_data1[29]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[2]_i_1 
       (.I0(ID_read_data1[2]),
        .I1(p_0_in),
        .O(\EX_read_data1[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[30]_i_1 
       (.I0(ID_read_data1[30]),
        .I1(p_0_in),
        .O(\EX_read_data1[30]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[31]_i_1 
       (.I0(ID_read_data1[31]),
        .I1(p_0_in),
        .O(\EX_read_data1[31]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[3]_i_1 
       (.I0(ID_read_data1[3]),
        .I1(p_0_in),
        .O(\EX_read_data1[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[4]_i_1 
       (.I0(ID_read_data1[4]),
        .I1(p_0_in),
        .O(\EX_read_data1[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[5]_i_1 
       (.I0(ID_read_data1[5]),
        .I1(p_0_in),
        .O(\EX_read_data1[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[6]_i_1 
       (.I0(ID_read_data1[6]),
        .I1(p_0_in),
        .O(\EX_read_data1[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[7]_i_1 
       (.I0(ID_read_data1[7]),
        .I1(p_0_in),
        .O(\EX_read_data1[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[8]_i_1 
       (.I0(ID_read_data1[8]),
        .I1(p_0_in),
        .O(\EX_read_data1[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data1[9]_i_1 
       (.I0(ID_read_data1[9]),
        .I1(p_0_in),
        .O(\EX_read_data1[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[0]_i_1_n_0 ),
        .Q(EX_read_data1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[10] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[10]_i_1_n_0 ),
        .Q(EX_read_data1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[11] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[11]_i_1_n_0 ),
        .Q(EX_read_data1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[12] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[12]_i_1_n_0 ),
        .Q(EX_read_data1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[13] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[13]_i_1_n_0 ),
        .Q(EX_read_data1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[14] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[14]_i_1_n_0 ),
        .Q(EX_read_data1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[15] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[15]_i_1_n_0 ),
        .Q(EX_read_data1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[16] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[16]_i_1_n_0 ),
        .Q(EX_read_data1[16]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[17] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[17]_i_1_n_0 ),
        .Q(EX_read_data1[17]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[18] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[18]_i_1_n_0 ),
        .Q(EX_read_data1[18]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[19] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[19]_i_1_n_0 ),
        .Q(EX_read_data1[19]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[1]_i_1_n_0 ),
        .Q(EX_read_data1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[20] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[20]_i_1_n_0 ),
        .Q(EX_read_data1[20]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[21] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[21]_i_1_n_0 ),
        .Q(EX_read_data1[21]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[22] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[22]_i_1_n_0 ),
        .Q(EX_read_data1[22]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[23] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[23]_i_1_n_0 ),
        .Q(EX_read_data1[23]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[24] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[24]_i_1_n_0 ),
        .Q(EX_read_data1[24]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[25] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[25]_i_1_n_0 ),
        .Q(EX_read_data1[25]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[26] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[26]_i_1_n_0 ),
        .Q(EX_read_data1[26]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[27] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[27]_i_1_n_0 ),
        .Q(EX_read_data1[27]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[28] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[28]_i_1_n_0 ),
        .Q(EX_read_data1[28]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[29] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[29]_i_1_n_0 ),
        .Q(EX_read_data1[29]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[2]_i_1_n_0 ),
        .Q(EX_read_data1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[30] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[30]_i_1_n_0 ),
        .Q(EX_read_data1[30]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[31] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[31]_i_1_n_0 ),
        .Q(EX_read_data1[31]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[3]_i_1_n_0 ),
        .Q(EX_read_data1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[4]_i_1_n_0 ),
        .Q(EX_read_data1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[5] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[5]_i_1_n_0 ),
        .Q(EX_read_data1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[6] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[6]_i_1_n_0 ),
        .Q(EX_read_data1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[7] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[7]_i_1_n_0 ),
        .Q(EX_read_data1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[8] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[8]_i_1_n_0 ),
        .Q(EX_read_data1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data1_reg[9] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data1[9]_i_1_n_0 ),
        .Q(EX_read_data1[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[0]_i_1 
       (.I0(ID_read_data2[0]),
        .I1(p_0_in),
        .O(\EX_read_data2[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[10]_i_1 
       (.I0(ID_read_data2[10]),
        .I1(p_0_in),
        .O(\EX_read_data2[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[11]_i_1 
       (.I0(ID_read_data2[11]),
        .I1(p_0_in),
        .O(\EX_read_data2[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[12]_i_1 
       (.I0(ID_read_data2[12]),
        .I1(p_0_in),
        .O(\EX_read_data2[12]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[13]_i_1 
       (.I0(ID_read_data2[13]),
        .I1(p_0_in),
        .O(\EX_read_data2[13]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[14]_i_1 
       (.I0(ID_read_data2[14]),
        .I1(p_0_in),
        .O(\EX_read_data2[14]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[15]_i_1 
       (.I0(ID_read_data2[15]),
        .I1(p_0_in),
        .O(\EX_read_data2[15]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[16]_i_1 
       (.I0(ID_read_data2[16]),
        .I1(p_0_in),
        .O(\EX_read_data2[16]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[17]_i_1 
       (.I0(ID_read_data2[17]),
        .I1(p_0_in),
        .O(\EX_read_data2[17]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[18]_i_1 
       (.I0(ID_read_data2[18]),
        .I1(p_0_in),
        .O(\EX_read_data2[18]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[19]_i_1 
       (.I0(ID_read_data2[19]),
        .I1(p_0_in),
        .O(\EX_read_data2[19]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[1]_i_1 
       (.I0(ID_read_data2[1]),
        .I1(p_0_in),
        .O(\EX_read_data2[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[20]_i_1 
       (.I0(ID_read_data2[20]),
        .I1(p_0_in),
        .O(\EX_read_data2[20]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[21]_i_1 
       (.I0(ID_read_data2[21]),
        .I1(p_0_in),
        .O(\EX_read_data2[21]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[22]_i_1 
       (.I0(ID_read_data2[22]),
        .I1(p_0_in),
        .O(\EX_read_data2[22]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[23]_i_1 
       (.I0(ID_read_data2[23]),
        .I1(p_0_in),
        .O(\EX_read_data2[23]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[24]_i_1 
       (.I0(ID_read_data2[24]),
        .I1(p_0_in),
        .O(\EX_read_data2[24]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[25]_i_1 
       (.I0(ID_read_data2[25]),
        .I1(p_0_in),
        .O(\EX_read_data2[25]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[26]_i_1 
       (.I0(ID_read_data2[26]),
        .I1(p_0_in),
        .O(\EX_read_data2[26]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[27]_i_1 
       (.I0(ID_read_data2[27]),
        .I1(p_0_in),
        .O(\EX_read_data2[27]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[28]_i_1 
       (.I0(ID_read_data2[28]),
        .I1(p_0_in),
        .O(\EX_read_data2[28]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[29]_i_1 
       (.I0(ID_read_data2[29]),
        .I1(p_0_in),
        .O(\EX_read_data2[29]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[2]_i_1 
       (.I0(ID_read_data2[2]),
        .I1(p_0_in),
        .O(\EX_read_data2[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[30]_i_1 
       (.I0(ID_read_data2[30]),
        .I1(p_0_in),
        .O(\EX_read_data2[30]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[31]_i_1 
       (.I0(ID_read_data2[31]),
        .I1(p_0_in),
        .O(\EX_read_data2[31]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[3]_i_1 
       (.I0(ID_read_data2[3]),
        .I1(p_0_in),
        .O(\EX_read_data2[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[4]_i_1 
       (.I0(ID_read_data2[4]),
        .I1(p_0_in),
        .O(\EX_read_data2[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[5]_i_1 
       (.I0(ID_read_data2[5]),
        .I1(p_0_in),
        .O(\EX_read_data2[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[6]_i_1 
       (.I0(ID_read_data2[6]),
        .I1(p_0_in),
        .O(\EX_read_data2[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[7]_i_1 
       (.I0(ID_read_data2[7]),
        .I1(p_0_in),
        .O(\EX_read_data2[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[8]_i_1 
       (.I0(ID_read_data2[8]),
        .I1(p_0_in),
        .O(\EX_read_data2[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_read_data2[9]_i_1 
       (.I0(ID_read_data2[9]),
        .I1(p_0_in),
        .O(\EX_read_data2[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[0]_i_1_n_0 ),
        .Q(EX_read_data2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[10] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[10]_i_1_n_0 ),
        .Q(EX_read_data2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[11] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[11]_i_1_n_0 ),
        .Q(EX_read_data2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[12] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[12]_i_1_n_0 ),
        .Q(EX_read_data2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[13] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[13]_i_1_n_0 ),
        .Q(EX_read_data2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[14] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[14]_i_1_n_0 ),
        .Q(EX_read_data2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[15] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[15]_i_1_n_0 ),
        .Q(EX_read_data2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[16] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[16]_i_1_n_0 ),
        .Q(EX_read_data2[16]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[17] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[17]_i_1_n_0 ),
        .Q(EX_read_data2[17]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[18] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[18]_i_1_n_0 ),
        .Q(EX_read_data2[18]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[19] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[19]_i_1_n_0 ),
        .Q(EX_read_data2[19]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[1]_i_1_n_0 ),
        .Q(EX_read_data2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[20] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[20]_i_1_n_0 ),
        .Q(EX_read_data2[20]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[21] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[21]_i_1_n_0 ),
        .Q(EX_read_data2[21]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[22] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[22]_i_1_n_0 ),
        .Q(EX_read_data2[22]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[23] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[23]_i_1_n_0 ),
        .Q(EX_read_data2[23]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[24] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[24]_i_1_n_0 ),
        .Q(EX_read_data2[24]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[25] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[25]_i_1_n_0 ),
        .Q(EX_read_data2[25]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[26] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[26]_i_1_n_0 ),
        .Q(EX_read_data2[26]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[27] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[27]_i_1_n_0 ),
        .Q(EX_read_data2[27]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[28] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[28]_i_1_n_0 ),
        .Q(EX_read_data2[28]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[29] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[29]_i_1_n_0 ),
        .Q(EX_read_data2[29]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[2]_i_1_n_0 ),
        .Q(EX_read_data2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[30] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[30]_i_1_n_0 ),
        .Q(EX_read_data2[30]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[31] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[31]_i_1_n_0 ),
        .Q(EX_read_data2[31]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[3]_i_1_n_0 ),
        .Q(EX_read_data2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[4]_i_1_n_0 ),
        .Q(EX_read_data2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[5] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[5]_i_1_n_0 ),
        .Q(EX_read_data2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[6] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[6]_i_1_n_0 ),
        .Q(EX_read_data2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[7] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[7]_i_1_n_0 ),
        .Q(EX_read_data2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[8] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[8]_i_1_n_0 ),
        .Q(EX_read_data2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_read_data2_reg[9] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_read_data2[9]_i_1_n_0 ),
        .Q(EX_read_data2[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_register_file_write_data_select[0]_i_1 
       (.I0(ID_register_file_write_data_select[0]),
        .I1(p_0_in),
        .O(\EX_register_file_write_data_select[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_register_file_write_data_select[1]_i_1 
       (.I0(ID_register_file_write_data_select[1]),
        .I1(p_0_in),
        .O(\EX_register_file_write_data_select[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_register_file_write_data_select[2]_i_1 
       (.I0(ID_register_file_write_data_select[2]),
        .I1(p_0_in),
        .O(\EX_register_file_write_data_select[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_register_file_write_data_select_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_register_file_write_data_select[0]_i_1_n_0 ),
        .Q(EX_register_file_write_data_select[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_register_file_write_data_select_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_register_file_write_data_select[1]_i_1_n_0 ),
        .Q(EX_register_file_write_data_select[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_register_file_write_data_select_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_register_file_write_data_select[2]_i_1_n_0 ),
        .Q(EX_register_file_write_data_select[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    EX_register_write_enable_i_1
       (.I0(ID_register_write_enable),
        .I1(p_0_in),
        .O(EX_register_write_enable_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    EX_register_write_enable_reg
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(EX_register_write_enable_i_1_n_0),
        .Q(EX_register_write_enable));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs1[0]_i_1 
       (.I0(ID_rs1[0]),
        .I1(p_0_in),
        .O(\EX_rs1[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs1[1]_i_1 
       (.I0(ID_rs1[1]),
        .I1(p_0_in),
        .O(\EX_rs1[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs1[2]_i_1 
       (.I0(ID_rs1[2]),
        .I1(p_0_in),
        .O(\EX_rs1[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs1[3]_i_1 
       (.I0(ID_rs1[3]),
        .I1(p_0_in),
        .O(\EX_rs1[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs1[4]_i_1 
       (.I0(ID_rs1[4]),
        .I1(p_0_in),
        .O(\EX_rs1[4]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs1_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs1[0]_i_1_n_0 ),
        .Q(EX_rs1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs1_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs1[1]_i_1_n_0 ),
        .Q(EX_rs1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs1_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs1[2]_i_1_n_0 ),
        .Q(EX_rs1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs1_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs1[3]_i_1_n_0 ),
        .Q(EX_rs1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs1_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs1[4]_i_1_n_0 ),
        .Q(EX_rs1[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs2[0]_i_1 
       (.I0(ID_rs2[0]),
        .I1(p_0_in),
        .O(\EX_rs2[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs2[1]_i_1 
       (.I0(ID_rs2[1]),
        .I1(p_0_in),
        .O(\EX_rs2[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs2[2]_i_1 
       (.I0(ID_rs2[2]),
        .I1(p_0_in),
        .O(\EX_rs2[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs2[3]_i_1 
       (.I0(ID_rs2[3]),
        .I1(p_0_in),
        .O(\EX_rs2[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_rs2[4]_i_1 
       (.I0(ID_rs2[4]),
        .I1(p_0_in),
        .O(\EX_rs2[4]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs2_reg[0] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs2[0]_i_1_n_0 ),
        .Q(EX_rs2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs2_reg[1] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs2[1]_i_1_n_0 ),
        .Q(EX_rs2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs2_reg[2] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs2[2]_i_1_n_0 ),
        .Q(EX_rs2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs2_reg[3] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs2[3]_i_1_n_0 ),
        .Q(EX_rs2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \EX_rs2_reg[4] 
       (.C(clk),
        .CE(EX_branch_estimation2_out),
        .CLR(reset),
        .D(\EX_rs2[4]_i_1_n_0 ),
        .Q(EX_rs2[4]));
endmodule

(* XLEN = "32" *) 
module IF_ID_Register
   (clk,
    clk_enable,
    reset,
    flush,
    IF_ID_stall,
    IF_pc,
    IF_pc_plus_4,
    IF_instruction,
    IF_branch_estimation,
    ID_pc,
    ID_pc_plus_4,
    ID_instruction,
    ID_branch_estimation);
  input clk;
  input clk_enable;
  input reset;
  input flush;
  input IF_ID_stall;
  input [31:0]IF_pc;
  input [31:0]IF_pc_plus_4;
  input [31:0]IF_instruction;
  input IF_branch_estimation;
  output [31:0]ID_pc;
  output [31:0]ID_pc_plus_4;
  output [31:0]ID_instruction;
  output ID_branch_estimation;

  wire ID_branch_estimation;
  wire ID_branch_estimation_i_1_n_0;
  wire [31:0]ID_instruction;
  wire \ID_instruction[10]_i_1_n_0 ;
  wire \ID_instruction[11]_i_1_n_0 ;
  wire \ID_instruction[12]_i_1_n_0 ;
  wire \ID_instruction[13]_i_1_n_0 ;
  wire \ID_instruction[14]_i_1_n_0 ;
  wire \ID_instruction[15]_i_1_n_0 ;
  wire \ID_instruction[16]_i_1_n_0 ;
  wire \ID_instruction[17]_i_1_n_0 ;
  wire \ID_instruction[18]_i_1_n_0 ;
  wire \ID_instruction[19]_i_1_n_0 ;
  wire \ID_instruction[20]_i_1_n_0 ;
  wire \ID_instruction[21]_i_1_n_0 ;
  wire \ID_instruction[22]_i_1_n_0 ;
  wire \ID_instruction[23]_i_1_n_0 ;
  wire \ID_instruction[24]_i_1_n_0 ;
  wire \ID_instruction[26]_i_1_n_0 ;
  wire \ID_instruction[27]_i_1_n_0 ;
  wire \ID_instruction[28]_i_1_n_0 ;
  wire \ID_instruction[29]_i_1_n_0 ;
  wire \ID_instruction[2]_i_1_n_0 ;
  wire \ID_instruction[30]_i_1_n_0 ;
  wire \ID_instruction[31]_i_1_n_0 ;
  wire \ID_instruction[3]_i_1_n_0 ;
  wire \ID_instruction[4]_i_1_n_0 ;
  wire \ID_instruction[5]_i_1_n_0 ;
  wire \ID_instruction[6]_i_1_n_0 ;
  wire \ID_instruction[7]_i_1_n_0 ;
  wire \ID_instruction[8]_i_1_n_0 ;
  wire \ID_instruction[9]_i_1_n_0 ;
  wire [31:0]ID_pc;
  wire \ID_pc[31]_i_1_n_0 ;
  wire [31:0]ID_pc_plus_4;
  wire \ID_pc_plus_4[10]_i_1_n_0 ;
  wire \ID_pc_plus_4[11]_i_1_n_0 ;
  wire \ID_pc_plus_4[12]_i_1_n_0 ;
  wire \ID_pc_plus_4[13]_i_1_n_0 ;
  wire \ID_pc_plus_4[14]_i_1_n_0 ;
  wire \ID_pc_plus_4[15]_i_1_n_0 ;
  wire \ID_pc_plus_4[16]_i_1_n_0 ;
  wire \ID_pc_plus_4[17]_i_1_n_0 ;
  wire \ID_pc_plus_4[18]_i_1_n_0 ;
  wire \ID_pc_plus_4[19]_i_1_n_0 ;
  wire \ID_pc_plus_4[1]_i_1_n_0 ;
  wire \ID_pc_plus_4[20]_i_1_n_0 ;
  wire \ID_pc_plus_4[21]_i_1_n_0 ;
  wire \ID_pc_plus_4[22]_i_1_n_0 ;
  wire \ID_pc_plus_4[23]_i_1_n_0 ;
  wire \ID_pc_plus_4[24]_i_1_n_0 ;
  wire \ID_pc_plus_4[25]_i_1_n_0 ;
  wire \ID_pc_plus_4[26]_i_1_n_0 ;
  wire \ID_pc_plus_4[27]_i_1_n_0 ;
  wire \ID_pc_plus_4[28]_i_1_n_0 ;
  wire \ID_pc_plus_4[29]_i_1_n_0 ;
  wire \ID_pc_plus_4[2]_i_1_n_0 ;
  wire \ID_pc_plus_4[30]_i_1_n_0 ;
  wire \ID_pc_plus_4[31]_i_1_n_0 ;
  wire \ID_pc_plus_4[3]_i_1_n_0 ;
  wire \ID_pc_plus_4[4]_i_1_n_0 ;
  wire \ID_pc_plus_4[5]_i_1_n_0 ;
  wire \ID_pc_plus_4[6]_i_1_n_0 ;
  wire \ID_pc_plus_4[7]_i_1_n_0 ;
  wire \ID_pc_plus_4[8]_i_1_n_0 ;
  wire \ID_pc_plus_4[9]_i_1_n_0 ;
  wire IF_ID_stall;
  wire IF_branch_estimation;
  wire [31:0]IF_instruction;
  wire [31:0]IF_pc;
  wire [31:0]IF_pc_plus_4;
  wire clk;
  wire clk_enable;
  wire flush;
  wire [31:0]p_0_in;
  wire reset;

  LUT2 #(
    .INIT(4'h2)) 
    ID_branch_estimation_i_1
       (.I0(IF_branch_estimation),
        .I1(flush),
        .O(ID_branch_estimation_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ID_branch_estimation_reg
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(ID_branch_estimation_i_1_n_0),
        .Q(ID_branch_estimation));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[10]_i_1 
       (.I0(IF_instruction[10]),
        .I1(flush),
        .O(\ID_instruction[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[11]_i_1 
       (.I0(IF_instruction[11]),
        .I1(flush),
        .O(\ID_instruction[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[12]_i_1 
       (.I0(IF_instruction[12]),
        .I1(flush),
        .O(\ID_instruction[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[13]_i_1 
       (.I0(IF_instruction[13]),
        .I1(flush),
        .O(\ID_instruction[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[14]_i_1 
       (.I0(IF_instruction[14]),
        .I1(flush),
        .O(\ID_instruction[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[15]_i_1 
       (.I0(IF_instruction[15]),
        .I1(flush),
        .O(\ID_instruction[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[16]_i_1 
       (.I0(IF_instruction[16]),
        .I1(flush),
        .O(\ID_instruction[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[17]_i_1 
       (.I0(IF_instruction[17]),
        .I1(flush),
        .O(\ID_instruction[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[18]_i_1 
       (.I0(IF_instruction[18]),
        .I1(flush),
        .O(\ID_instruction[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[19]_i_1 
       (.I0(IF_instruction[19]),
        .I1(flush),
        .O(\ID_instruction[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[20]_i_1 
       (.I0(IF_instruction[20]),
        .I1(flush),
        .O(\ID_instruction[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[21]_i_1 
       (.I0(IF_instruction[21]),
        .I1(flush),
        .O(\ID_instruction[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[22]_i_1 
       (.I0(IF_instruction[22]),
        .I1(flush),
        .O(\ID_instruction[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[23]_i_1 
       (.I0(IF_instruction[23]),
        .I1(flush),
        .O(\ID_instruction[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[24]_i_1 
       (.I0(IF_instruction[24]),
        .I1(flush),
        .O(\ID_instruction[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[26]_i_1 
       (.I0(IF_instruction[26]),
        .I1(flush),
        .O(\ID_instruction[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[27]_i_1 
       (.I0(IF_instruction[27]),
        .I1(flush),
        .O(\ID_instruction[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[28]_i_1 
       (.I0(IF_instruction[28]),
        .I1(flush),
        .O(\ID_instruction[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[29]_i_1 
       (.I0(IF_instruction[29]),
        .I1(flush),
        .O(\ID_instruction[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[2]_i_1 
       (.I0(IF_instruction[2]),
        .I1(flush),
        .O(\ID_instruction[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[30]_i_1 
       (.I0(IF_instruction[30]),
        .I1(flush),
        .O(\ID_instruction[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[31]_i_1 
       (.I0(IF_instruction[31]),
        .I1(flush),
        .O(\ID_instruction[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[3]_i_1 
       (.I0(IF_instruction[3]),
        .I1(flush),
        .O(\ID_instruction[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ID_instruction[4]_i_1 
       (.I0(IF_instruction[4]),
        .I1(flush),
        .O(\ID_instruction[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[5]_i_1 
       (.I0(IF_instruction[5]),
        .I1(flush),
        .O(\ID_instruction[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[6]_i_1 
       (.I0(IF_instruction[6]),
        .I1(flush),
        .O(\ID_instruction[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[7]_i_1 
       (.I0(IF_instruction[7]),
        .I1(flush),
        .O(\ID_instruction[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[8]_i_1 
       (.I0(IF_instruction[8]),
        .I1(flush),
        .O(\ID_instruction[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_instruction[9]_i_1 
       (.I0(IF_instruction[9]),
        .I1(flush),
        .O(\ID_instruction[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[10] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[10]_i_1_n_0 ),
        .Q(ID_instruction[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[11] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[11]_i_1_n_0 ),
        .Q(ID_instruction[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[12] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[12]_i_1_n_0 ),
        .Q(ID_instruction[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[13] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[13]_i_1_n_0 ),
        .Q(ID_instruction[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[14] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[14]_i_1_n_0 ),
        .Q(ID_instruction[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[15] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[15]_i_1_n_0 ),
        .Q(ID_instruction[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[16] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[16]_i_1_n_0 ),
        .Q(ID_instruction[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[17] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[17]_i_1_n_0 ),
        .Q(ID_instruction[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[18] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[18]_i_1_n_0 ),
        .Q(ID_instruction[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[19] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[19]_i_1_n_0 ),
        .Q(ID_instruction[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[20] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[20]_i_1_n_0 ),
        .Q(ID_instruction[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[21] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[21]_i_1_n_0 ),
        .Q(ID_instruction[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[22] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[22]_i_1_n_0 ),
        .Q(ID_instruction[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[23] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[23]_i_1_n_0 ),
        .Q(ID_instruction[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[24] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[24]_i_1_n_0 ),
        .Q(ID_instruction[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[25] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[27]_i_1_n_0 ),
        .Q(ID_instruction[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[26] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[26]_i_1_n_0 ),
        .Q(ID_instruction[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[27] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[27]_i_1_n_0 ),
        .Q(ID_instruction[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[28] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[28]_i_1_n_0 ),
        .Q(ID_instruction[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[29] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[29]_i_1_n_0 ),
        .Q(ID_instruction[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[2] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[2]_i_1_n_0 ),
        .Q(ID_instruction[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[30] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[30]_i_1_n_0 ),
        .Q(ID_instruction[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[31] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[31]_i_1_n_0 ),
        .Q(ID_instruction[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[3] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[3]_i_1_n_0 ),
        .Q(ID_instruction[3]));
  FDPE #(
    .INIT(1'b1)) 
    \ID_instruction_reg[4] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .D(\ID_instruction[4]_i_1_n_0 ),
        .PRE(reset),
        .Q(ID_instruction[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[5] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[5]_i_1_n_0 ),
        .Q(ID_instruction[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[6] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[6]_i_1_n_0 ),
        .Q(ID_instruction[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[7] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[7]_i_1_n_0 ),
        .Q(ID_instruction[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[8] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[8]_i_1_n_0 ),
        .Q(ID_instruction[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_instruction_reg[9] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_instruction[9]_i_1_n_0 ),
        .Q(ID_instruction[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[0]_i_1 
       (.I0(IF_pc[0]),
        .I1(flush),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[10]_i_1 
       (.I0(IF_pc[10]),
        .I1(flush),
        .O(p_0_in[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[11]_i_1 
       (.I0(IF_pc[11]),
        .I1(flush),
        .O(p_0_in[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[12]_i_1 
       (.I0(IF_pc[12]),
        .I1(flush),
        .O(p_0_in[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[13]_i_1 
       (.I0(IF_pc[13]),
        .I1(flush),
        .O(p_0_in[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[14]_i_1 
       (.I0(IF_pc[14]),
        .I1(flush),
        .O(p_0_in[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[15]_i_1 
       (.I0(IF_pc[15]),
        .I1(flush),
        .O(p_0_in[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[16]_i_1 
       (.I0(IF_pc[16]),
        .I1(flush),
        .O(p_0_in[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[17]_i_1 
       (.I0(IF_pc[17]),
        .I1(flush),
        .O(p_0_in[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[18]_i_1 
       (.I0(IF_pc[18]),
        .I1(flush),
        .O(p_0_in[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[19]_i_1 
       (.I0(IF_pc[19]),
        .I1(flush),
        .O(p_0_in[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[1]_i_1 
       (.I0(IF_pc[1]),
        .I1(flush),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[20]_i_1 
       (.I0(IF_pc[20]),
        .I1(flush),
        .O(p_0_in[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[21]_i_1 
       (.I0(IF_pc[21]),
        .I1(flush),
        .O(p_0_in[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[22]_i_1 
       (.I0(IF_pc[22]),
        .I1(flush),
        .O(p_0_in[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[23]_i_1 
       (.I0(IF_pc[23]),
        .I1(flush),
        .O(p_0_in[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[24]_i_1 
       (.I0(IF_pc[24]),
        .I1(flush),
        .O(p_0_in[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[25]_i_1 
       (.I0(IF_pc[25]),
        .I1(flush),
        .O(p_0_in[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[26]_i_1 
       (.I0(IF_pc[26]),
        .I1(flush),
        .O(p_0_in[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[27]_i_1 
       (.I0(IF_pc[27]),
        .I1(flush),
        .O(p_0_in[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[28]_i_1 
       (.I0(IF_pc[28]),
        .I1(flush),
        .O(p_0_in[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[29]_i_1 
       (.I0(IF_pc[29]),
        .I1(flush),
        .O(p_0_in[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[2]_i_1 
       (.I0(IF_pc[2]),
        .I1(flush),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[30]_i_1 
       (.I0(IF_pc[30]),
        .I1(flush),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'hA2)) 
    \ID_pc[31]_i_1 
       (.I0(clk_enable),
        .I1(IF_ID_stall),
        .I2(flush),
        .O(\ID_pc[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[31]_i_2 
       (.I0(IF_pc[31]),
        .I1(flush),
        .O(p_0_in[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[3]_i_1 
       (.I0(IF_pc[3]),
        .I1(flush),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[4]_i_1 
       (.I0(IF_pc[4]),
        .I1(flush),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[5]_i_1 
       (.I0(IF_pc[5]),
        .I1(flush),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[6]_i_1 
       (.I0(IF_pc[6]),
        .I1(flush),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[7]_i_1 
       (.I0(IF_pc[7]),
        .I1(flush),
        .O(p_0_in[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[8]_i_1 
       (.I0(IF_pc[8]),
        .I1(flush),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc[9]_i_1 
       (.I0(IF_pc[9]),
        .I1(flush),
        .O(p_0_in[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[10]_i_1 
       (.I0(IF_pc_plus_4[10]),
        .I1(flush),
        .O(\ID_pc_plus_4[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[11]_i_1 
       (.I0(IF_pc_plus_4[11]),
        .I1(flush),
        .O(\ID_pc_plus_4[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[12]_i_1 
       (.I0(IF_pc_plus_4[12]),
        .I1(flush),
        .O(\ID_pc_plus_4[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[13]_i_1 
       (.I0(IF_pc_plus_4[13]),
        .I1(flush),
        .O(\ID_pc_plus_4[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[14]_i_1 
       (.I0(IF_pc_plus_4[14]),
        .I1(flush),
        .O(\ID_pc_plus_4[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[15]_i_1 
       (.I0(IF_pc_plus_4[15]),
        .I1(flush),
        .O(\ID_pc_plus_4[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[16]_i_1 
       (.I0(IF_pc_plus_4[16]),
        .I1(flush),
        .O(\ID_pc_plus_4[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[17]_i_1 
       (.I0(IF_pc_plus_4[17]),
        .I1(flush),
        .O(\ID_pc_plus_4[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[18]_i_1 
       (.I0(IF_pc_plus_4[18]),
        .I1(flush),
        .O(\ID_pc_plus_4[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[19]_i_1 
       (.I0(IF_pc_plus_4[19]),
        .I1(flush),
        .O(\ID_pc_plus_4[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[1]_i_1 
       (.I0(IF_pc_plus_4[1]),
        .I1(flush),
        .O(\ID_pc_plus_4[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[20]_i_1 
       (.I0(IF_pc_plus_4[20]),
        .I1(flush),
        .O(\ID_pc_plus_4[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[21]_i_1 
       (.I0(IF_pc_plus_4[21]),
        .I1(flush),
        .O(\ID_pc_plus_4[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[22]_i_1 
       (.I0(IF_pc_plus_4[22]),
        .I1(flush),
        .O(\ID_pc_plus_4[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[23]_i_1 
       (.I0(IF_pc_plus_4[23]),
        .I1(flush),
        .O(\ID_pc_plus_4[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[24]_i_1 
       (.I0(IF_pc_plus_4[24]),
        .I1(flush),
        .O(\ID_pc_plus_4[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[25]_i_1 
       (.I0(IF_pc_plus_4[25]),
        .I1(flush),
        .O(\ID_pc_plus_4[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[26]_i_1 
       (.I0(IF_pc_plus_4[26]),
        .I1(flush),
        .O(\ID_pc_plus_4[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[27]_i_1 
       (.I0(IF_pc_plus_4[27]),
        .I1(flush),
        .O(\ID_pc_plus_4[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[28]_i_1 
       (.I0(IF_pc_plus_4[28]),
        .I1(flush),
        .O(\ID_pc_plus_4[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[29]_i_1 
       (.I0(IF_pc_plus_4[29]),
        .I1(flush),
        .O(\ID_pc_plus_4[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[2]_i_1 
       (.I0(IF_pc_plus_4[2]),
        .I1(flush),
        .O(\ID_pc_plus_4[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[30]_i_1 
       (.I0(IF_pc_plus_4[30]),
        .I1(flush),
        .O(\ID_pc_plus_4[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[31]_i_1 
       (.I0(IF_pc_plus_4[31]),
        .I1(flush),
        .O(\ID_pc_plus_4[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[3]_i_1 
       (.I0(IF_pc_plus_4[3]),
        .I1(flush),
        .O(\ID_pc_plus_4[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[4]_i_1 
       (.I0(IF_pc_plus_4[4]),
        .I1(flush),
        .O(\ID_pc_plus_4[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[5]_i_1 
       (.I0(IF_pc_plus_4[5]),
        .I1(flush),
        .O(\ID_pc_plus_4[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[6]_i_1 
       (.I0(IF_pc_plus_4[6]),
        .I1(flush),
        .O(\ID_pc_plus_4[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[7]_i_1 
       (.I0(IF_pc_plus_4[7]),
        .I1(flush),
        .O(\ID_pc_plus_4[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[8]_i_1 
       (.I0(IF_pc_plus_4[8]),
        .I1(flush),
        .O(\ID_pc_plus_4[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ID_pc_plus_4[9]_i_1 
       (.I0(IF_pc_plus_4[9]),
        .I1(flush),
        .O(\ID_pc_plus_4[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[0] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[0]),
        .Q(ID_pc_plus_4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[10] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[10]_i_1_n_0 ),
        .Q(ID_pc_plus_4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[11] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[11]_i_1_n_0 ),
        .Q(ID_pc_plus_4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[12] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[12]_i_1_n_0 ),
        .Q(ID_pc_plus_4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[13] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[13]_i_1_n_0 ),
        .Q(ID_pc_plus_4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[14] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[14]_i_1_n_0 ),
        .Q(ID_pc_plus_4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[15] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[15]_i_1_n_0 ),
        .Q(ID_pc_plus_4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[16] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[16]_i_1_n_0 ),
        .Q(ID_pc_plus_4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[17] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[17]_i_1_n_0 ),
        .Q(ID_pc_plus_4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[18] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[18]_i_1_n_0 ),
        .Q(ID_pc_plus_4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[19] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[19]_i_1_n_0 ),
        .Q(ID_pc_plus_4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[1] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[1]_i_1_n_0 ),
        .Q(ID_pc_plus_4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[20] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[20]_i_1_n_0 ),
        .Q(ID_pc_plus_4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[21] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[21]_i_1_n_0 ),
        .Q(ID_pc_plus_4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[22] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[22]_i_1_n_0 ),
        .Q(ID_pc_plus_4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[23] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[23]_i_1_n_0 ),
        .Q(ID_pc_plus_4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[24] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[24]_i_1_n_0 ),
        .Q(ID_pc_plus_4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[25] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[25]_i_1_n_0 ),
        .Q(ID_pc_plus_4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[26] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[26]_i_1_n_0 ),
        .Q(ID_pc_plus_4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[27] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[27]_i_1_n_0 ),
        .Q(ID_pc_plus_4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[28] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[28]_i_1_n_0 ),
        .Q(ID_pc_plus_4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[29] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[29]_i_1_n_0 ),
        .Q(ID_pc_plus_4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[2] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[2]_i_1_n_0 ),
        .Q(ID_pc_plus_4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[30] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[30]_i_1_n_0 ),
        .Q(ID_pc_plus_4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[31] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[31]_i_1_n_0 ),
        .Q(ID_pc_plus_4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[3] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[3]_i_1_n_0 ),
        .Q(ID_pc_plus_4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[4] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[4]_i_1_n_0 ),
        .Q(ID_pc_plus_4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[5] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[5]_i_1_n_0 ),
        .Q(ID_pc_plus_4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[6] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[6]_i_1_n_0 ),
        .Q(ID_pc_plus_4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[7] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[7]_i_1_n_0 ),
        .Q(ID_pc_plus_4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[8] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[8]_i_1_n_0 ),
        .Q(ID_pc_plus_4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_plus_4_reg[9] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\ID_pc_plus_4[9]_i_1_n_0 ),
        .Q(ID_pc_plus_4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[0] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[0]),
        .Q(ID_pc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[10] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[10]),
        .Q(ID_pc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[11] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[11]),
        .Q(ID_pc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[12] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[12]),
        .Q(ID_pc[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[13] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[13]),
        .Q(ID_pc[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[14] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[14]),
        .Q(ID_pc[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[15] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[15]),
        .Q(ID_pc[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[16] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[16]),
        .Q(ID_pc[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[17] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[17]),
        .Q(ID_pc[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[18] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[18]),
        .Q(ID_pc[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[19] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[19]),
        .Q(ID_pc[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[1] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[1]),
        .Q(ID_pc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[20] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[20]),
        .Q(ID_pc[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[21] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[21]),
        .Q(ID_pc[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[22] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[22]),
        .Q(ID_pc[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[23] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[23]),
        .Q(ID_pc[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[24] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[24]),
        .Q(ID_pc[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[25] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[25]),
        .Q(ID_pc[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[26] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[26]),
        .Q(ID_pc[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[27] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[27]),
        .Q(ID_pc[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[28] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[28]),
        .Q(ID_pc[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[29] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[29]),
        .Q(ID_pc[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[2] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[2]),
        .Q(ID_pc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[30] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[30]),
        .Q(ID_pc[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[31] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[31]),
        .Q(ID_pc[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[3] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[3]),
        .Q(ID_pc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[4] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[4]),
        .Q(ID_pc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[5] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[5]),
        .Q(ID_pc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[6] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[6]),
        .Q(ID_pc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[7] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[7]),
        .Q(ID_pc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[8] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[8]),
        .Q(ID_pc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ID_pc_reg[9] 
       (.C(clk),
        .CE(\ID_pc[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[9]),
        .Q(ID_pc[9]));
endmodule

module ImmediateGenerator
   (raw_imm,
    opcode,
    imm);
  input [19:0]raw_imm;
  input [6:0]opcode;
  output [31:0]imm;

  wire [31:0]imm;
  wire \imm[31]_INST_0_i_1_n_0 ;
  wire \imm[31]_INST_0_i_2_n_0 ;
  wire \imm[31]_INST_0_i_3_n_0 ;
  wire [6:0]opcode;
  wire [19:0]raw_imm;

  LUT6 #(
    .INIT(64'h0000000820800222)) 
    \imm[0]_INST_0 
       (.I0(raw_imm[0]),
        .I1(opcode[2]),
        .I2(opcode[5]),
        .I3(opcode[4]),
        .I4(opcode[6]),
        .I5(opcode[3]),
        .O(imm[0]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[10]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[9]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[10]),
        .O(imm[10]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[11]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[10]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[11]),
        .O(imm[11]));
  LUT5 #(
    .INIT(32'h54FF1000)) 
    \imm[12]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[0]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[11]),
        .O(imm[12]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[13]_INST_0 
       (.I0(raw_imm[12]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[1]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[13]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[14]_INST_0 
       (.I0(raw_imm[13]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[2]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[14]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[15]_INST_0 
       (.I0(raw_imm[14]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[3]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[15]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[16]_INST_0 
       (.I0(raw_imm[15]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[4]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[16]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[17]_INST_0 
       (.I0(raw_imm[16]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[5]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[17]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[18]_INST_0 
       (.I0(raw_imm[17]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[6]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[18]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[19]_INST_0 
       (.I0(raw_imm[18]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[7]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[19]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[1]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[0]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[1]),
        .O(imm[1]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[20]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[8]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[20]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[21]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[9]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[21]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[22]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[10]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[22]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \imm[23]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_3_n_0 ),
        .I2(\imm[31]_INST_0_i_1_n_0 ),
        .I3(raw_imm[11]),
        .O(imm[23]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[24]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[12]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[24]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[25]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[13]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[25]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[26]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[14]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[26]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[27]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[15]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[27]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[28]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[16]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[28]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[29]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[17]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[29]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[2]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[1]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[2]),
        .O(imm[2]));
  LUT6 #(
    .INIT(64'h3330BBBB03008888)) 
    \imm[30]_INST_0 
       (.I0(raw_imm[19]),
        .I1(\imm[31]_INST_0_i_1_n_0 ),
        .I2(\imm[31]_INST_0_i_2_n_0 ),
        .I3(raw_imm[18]),
        .I4(\imm[31]_INST_0_i_3_n_0 ),
        .I5(raw_imm[11]),
        .O(imm[30]));
  LUT5 #(
    .INIT(32'h54F510A0)) 
    \imm[31]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[19]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[11]),
        .O(imm[31]));
  LUT5 #(
    .INIT(32'hEBEDBAEE)) 
    \imm[31]_INST_0_i_1 
       (.I0(opcode[3]),
        .I1(opcode[6]),
        .I2(opcode[4]),
        .I3(opcode[5]),
        .I4(opcode[2]),
        .O(\imm[31]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFB7FFF)) 
    \imm[31]_INST_0_i_2 
       (.I0(opcode[3]),
        .I1(opcode[2]),
        .I2(opcode[6]),
        .I3(opcode[5]),
        .I4(opcode[4]),
        .O(\imm[31]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF3FDBEEE)) 
    \imm[31]_INST_0_i_3 
       (.I0(opcode[3]),
        .I1(opcode[6]),
        .I2(opcode[4]),
        .I3(opcode[5]),
        .I4(opcode[2]),
        .O(\imm[31]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[3]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[2]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[3]),
        .O(imm[3]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[4]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[3]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[4]),
        .O(imm[4]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[5]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[4]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[5]),
        .O(imm[5]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[6]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[5]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[6]),
        .O(imm[6]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[7]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[6]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[7]),
        .O(imm[7]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[8]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[7]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[8]),
        .O(imm[8]));
  LUT5 #(
    .INIT(32'h40F540A0)) 
    \imm[9]_INST_0 
       (.I0(\imm[31]_INST_0_i_1_n_0 ),
        .I1(\imm[31]_INST_0_i_2_n_0 ),
        .I2(raw_imm[8]),
        .I3(\imm[31]_INST_0_i_3_n_0 ),
        .I4(raw_imm[9]),
        .O(imm[9]));
endmodule

module InstructionDecoder
   (instruction,
    opcode,
    funct3,
    funct7,
    rs1,
    rs2,
    rd,
    raw_imm);
  input [31:0]instruction;
  output [6:0]opcode;
  output [2:0]funct3;
  output [6:0]funct7;
  output [4:0]rs1;
  output [4:0]rs2;
  output [4:0]rd;
  output [19:0]raw_imm;

  wire [2:0]funct3;
  wire [6:0]funct7;
  wire [31:0]instruction;
  wire [19:0]raw_imm;
  wire \raw_imm[0]_INST_0_i_1_n_0 ;
  wire \raw_imm[0]_INST_0_i_2_n_0 ;
  wire \raw_imm[0]_INST_0_i_3_n_0 ;
  wire \raw_imm[0]_INST_0_i_4_n_0 ;
  wire \raw_imm[10]_INST_0_i_1_n_0 ;
  wire \raw_imm[10]_INST_0_i_2_n_0 ;
  wire \raw_imm[11]_INST_0_i_1_n_0 ;
  wire \raw_imm[18]_INST_0_i_1_n_0 ;
  wire \raw_imm[18]_INST_0_i_2_n_0 ;
  wire \raw_imm[1]_INST_0_i_1_n_0 ;
  wire \raw_imm[1]_INST_0_i_2_n_0 ;
  wire \raw_imm[1]_INST_0_i_3_n_0 ;
  wire \raw_imm[1]_INST_0_i_4_n_0 ;
  wire \raw_imm[2]_INST_0_i_1_n_0 ;
  wire \raw_imm[2]_INST_0_i_2_n_0 ;
  wire \raw_imm[2]_INST_0_i_3_n_0 ;
  wire \raw_imm[2]_INST_0_i_4_n_0 ;
  wire \raw_imm[3]_INST_0_i_1_n_0 ;
  wire \raw_imm[3]_INST_0_i_2_n_0 ;
  wire \raw_imm[3]_INST_0_i_3_n_0 ;
  wire \raw_imm[3]_INST_0_i_4_n_0 ;
  wire \raw_imm[4]_INST_0_i_1_n_0 ;
  wire \raw_imm[4]_INST_0_i_2_n_0 ;
  wire \raw_imm[9]_INST_0_i_1_n_0 ;
  wire \raw_imm[9]_INST_0_i_2_n_0 ;
  wire [4:0]rd;
  wire [4:0]rs1;
  wire [4:0]rs2;

  LUT6 #(
    .INIT(64'h1050111900000000)) 
    \funct3[0]_INST_0 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[12]),
        .O(funct3[0]));
  LUT6 #(
    .INIT(64'h1050111900000000)) 
    \funct3[1]_INST_0 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[13]),
        .O(funct3[1]));
  LUT6 #(
    .INIT(64'h1050111900000000)) 
    \funct3[2]_INST_0 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[14]),
        .O(funct3[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \funct7[5]_INST_0 
       (.I0(instruction[6]),
        .I1(instruction[4]),
        .I2(instruction[30]),
        .I3(instruction[5]),
        .I4(instruction[2]),
        .I5(instruction[3]),
        .O(funct7[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \raw_imm[0]_INST_0 
       (.I0(\raw_imm[0]_INST_0_i_1_n_0 ),
        .I1(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I2(instruction[12]),
        .I3(\raw_imm[0]_INST_0_i_2_n_0 ),
        .I4(\raw_imm[0]_INST_0_i_3_n_0 ),
        .I5(\raw_imm[0]_INST_0_i_4_n_0 ),
        .O(raw_imm[0]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \raw_imm[0]_INST_0_i_1 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[5]),
        .I3(instruction[2]),
        .I4(instruction[3]),
        .I5(instruction[21]),
        .O(\raw_imm[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1200004300000000)) 
    \raw_imm[0]_INST_0_i_2 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[20]),
        .O(\raw_imm[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \raw_imm[0]_INST_0_i_3 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[6]),
        .I4(instruction[4]),
        .I5(instruction[8]),
        .O(\raw_imm[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \raw_imm[0]_INST_0_i_4 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[7]),
        .O(\raw_imm[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \raw_imm[10]_INST_0 
       (.I0(\raw_imm[10]_INST_0_i_1_n_0 ),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(instruction[20]),
        .I3(instruction[22]),
        .I4(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I5(\raw_imm[10]_INST_0_i_2_n_0 ),
        .O(raw_imm[10]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \raw_imm[10]_INST_0_i_1 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[6]),
        .I4(instruction[4]),
        .I5(instruction[7]),
        .O(\raw_imm[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0009108500000000)) 
    \raw_imm[10]_INST_0_i_2 
       (.I0(instruction[6]),
        .I1(instruction[5]),
        .I2(instruction[2]),
        .I3(instruction[3]),
        .I4(instruction[4]),
        .I5(instruction[30]),
        .O(\raw_imm[10]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \raw_imm[11]_INST_0 
       (.I0(instruction[12]),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I3(instruction[23]),
        .I4(\raw_imm[11]_INST_0_i_1_n_0 ),
        .O(raw_imm[11]));
  LUT6 #(
    .INIT(64'h000000820200808A)) 
    \raw_imm[11]_INST_0_i_1 
       (.I0(instruction[31]),
        .I1(instruction[5]),
        .I2(instruction[6]),
        .I3(instruction[2]),
        .I4(instruction[3]),
        .I5(instruction[4]),
        .O(\raw_imm[11]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \raw_imm[12]_INST_0 
       (.I0(instruction[13]),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(instruction[24]),
        .I3(\raw_imm[18]_INST_0_i_2_n_0 ),
        .O(raw_imm[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \raw_imm[13]_INST_0 
       (.I0(instruction[14]),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(instruction[25]),
        .I3(\raw_imm[18]_INST_0_i_2_n_0 ),
        .O(raw_imm[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \raw_imm[14]_INST_0 
       (.I0(instruction[15]),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(instruction[26]),
        .I3(\raw_imm[18]_INST_0_i_2_n_0 ),
        .O(raw_imm[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \raw_imm[15]_INST_0 
       (.I0(instruction[16]),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(instruction[27]),
        .I3(\raw_imm[18]_INST_0_i_2_n_0 ),
        .O(raw_imm[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \raw_imm[16]_INST_0 
       (.I0(instruction[17]),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(instruction[28]),
        .I3(\raw_imm[18]_INST_0_i_2_n_0 ),
        .O(raw_imm[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \raw_imm[17]_INST_0 
       (.I0(instruction[18]),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(instruction[29]),
        .I3(\raw_imm[18]_INST_0_i_2_n_0 ),
        .O(raw_imm[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \raw_imm[18]_INST_0 
       (.I0(instruction[19]),
        .I1(\raw_imm[18]_INST_0_i_1_n_0 ),
        .I2(instruction[30]),
        .I3(\raw_imm[18]_INST_0_i_2_n_0 ),
        .O(raw_imm[18]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \raw_imm[18]_INST_0_i_1 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[6]),
        .I4(instruction[4]),
        .O(\raw_imm[18]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \raw_imm[18]_INST_0_i_2 
       (.I0(instruction[3]),
        .I1(instruction[6]),
        .I2(instruction[4]),
        .I3(instruction[2]),
        .O(\raw_imm[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C800000000000)) 
    \raw_imm[19]_INST_0 
       (.I0(instruction[5]),
        .I1(instruction[31]),
        .I2(instruction[3]),
        .I3(instruction[6]),
        .I4(instruction[4]),
        .I5(instruction[2]),
        .O(raw_imm[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \raw_imm[1]_INST_0 
       (.I0(\raw_imm[1]_INST_0_i_1_n_0 ),
        .I1(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I2(instruction[13]),
        .I3(\raw_imm[1]_INST_0_i_2_n_0 ),
        .I4(\raw_imm[1]_INST_0_i_3_n_0 ),
        .I5(\raw_imm[1]_INST_0_i_4_n_0 ),
        .O(raw_imm[1]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \raw_imm[1]_INST_0_i_1 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[5]),
        .I3(instruction[2]),
        .I4(instruction[3]),
        .I5(instruction[22]),
        .O(\raw_imm[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1200004300000000)) 
    \raw_imm[1]_INST_0_i_2 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[21]),
        .O(\raw_imm[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \raw_imm[1]_INST_0_i_3 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[6]),
        .I4(instruction[4]),
        .I5(instruction[9]),
        .O(\raw_imm[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \raw_imm[1]_INST_0_i_4 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[8]),
        .O(\raw_imm[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \raw_imm[2]_INST_0 
       (.I0(\raw_imm[2]_INST_0_i_1_n_0 ),
        .I1(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I2(instruction[14]),
        .I3(\raw_imm[2]_INST_0_i_2_n_0 ),
        .I4(\raw_imm[2]_INST_0_i_3_n_0 ),
        .I5(\raw_imm[2]_INST_0_i_4_n_0 ),
        .O(raw_imm[2]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \raw_imm[2]_INST_0_i_1 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[5]),
        .I3(instruction[2]),
        .I4(instruction[3]),
        .I5(instruction[23]),
        .O(\raw_imm[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1200004300000000)) 
    \raw_imm[2]_INST_0_i_2 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[22]),
        .O(\raw_imm[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \raw_imm[2]_INST_0_i_3 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[6]),
        .I4(instruction[4]),
        .I5(instruction[10]),
        .O(\raw_imm[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \raw_imm[2]_INST_0_i_4 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[9]),
        .O(\raw_imm[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \raw_imm[3]_INST_0 
       (.I0(\raw_imm[3]_INST_0_i_1_n_0 ),
        .I1(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I2(instruction[15]),
        .I3(\raw_imm[3]_INST_0_i_2_n_0 ),
        .I4(\raw_imm[3]_INST_0_i_3_n_0 ),
        .I5(\raw_imm[3]_INST_0_i_4_n_0 ),
        .O(raw_imm[3]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \raw_imm[3]_INST_0_i_1 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[5]),
        .I3(instruction[2]),
        .I4(instruction[3]),
        .I5(instruction[24]),
        .O(\raw_imm[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1200004300000000)) 
    \raw_imm[3]_INST_0_i_2 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[23]),
        .O(\raw_imm[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \raw_imm[3]_INST_0_i_3 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[6]),
        .I4(instruction[4]),
        .I5(instruction[11]),
        .O(\raw_imm[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \raw_imm[3]_INST_0_i_4 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[10]),
        .O(\raw_imm[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \raw_imm[4]_INST_0 
       (.I0(\raw_imm[4]_INST_0_i_1_n_0 ),
        .I1(\raw_imm[4]_INST_0_i_2_n_0 ),
        .I2(instruction[16]),
        .I3(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I4(instruction[25]),
        .I5(\raw_imm[9]_INST_0_i_1_n_0 ),
        .O(raw_imm[4]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \raw_imm[4]_INST_0_i_1 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[11]),
        .O(\raw_imm[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1200004300000000)) 
    \raw_imm[4]_INST_0_i_2 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[24]),
        .O(\raw_imm[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \raw_imm[5]_INST_0 
       (.I0(\raw_imm[9]_INST_0_i_1_n_0 ),
        .I1(instruction[26]),
        .I2(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I3(instruction[17]),
        .I4(instruction[25]),
        .I5(\raw_imm[9]_INST_0_i_2_n_0 ),
        .O(raw_imm[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \raw_imm[6]_INST_0 
       (.I0(\raw_imm[9]_INST_0_i_1_n_0 ),
        .I1(instruction[27]),
        .I2(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I3(instruction[18]),
        .I4(instruction[26]),
        .I5(\raw_imm[9]_INST_0_i_2_n_0 ),
        .O(raw_imm[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \raw_imm[7]_INST_0 
       (.I0(\raw_imm[9]_INST_0_i_1_n_0 ),
        .I1(instruction[28]),
        .I2(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I3(instruction[19]),
        .I4(instruction[27]),
        .I5(\raw_imm[9]_INST_0_i_2_n_0 ),
        .O(raw_imm[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \raw_imm[8]_INST_0 
       (.I0(\raw_imm[9]_INST_0_i_1_n_0 ),
        .I1(instruction[29]),
        .I2(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I3(instruction[20]),
        .I4(instruction[28]),
        .I5(\raw_imm[9]_INST_0_i_2_n_0 ),
        .O(raw_imm[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \raw_imm[9]_INST_0 
       (.I0(\raw_imm[9]_INST_0_i_1_n_0 ),
        .I1(instruction[30]),
        .I2(\raw_imm[18]_INST_0_i_2_n_0 ),
        .I3(instruction[21]),
        .I4(instruction[29]),
        .I5(\raw_imm[9]_INST_0_i_2_n_0 ),
        .O(raw_imm[9]));
  LUT5 #(
    .INIT(32'h00900000)) 
    \raw_imm[9]_INST_0_i_1 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .O(\raw_imm[9]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h12000143)) 
    \raw_imm[9]_INST_0_i_2 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .O(\raw_imm[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5200226300000000)) 
    \rd[0]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[7]),
        .O(rd[0]));
  LUT6 #(
    .INIT(64'h5200226300000000)) 
    \rd[1]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[8]),
        .O(rd[1]));
  LUT6 #(
    .INIT(64'h5200226300000000)) 
    \rd[2]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[9]),
        .O(rd[2]));
  LUT6 #(
    .INIT(64'h5200226300000000)) 
    \rd[3]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[10]),
        .O(rd[3]));
  LUT6 #(
    .INIT(64'h5200226300000000)) 
    \rd[4]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[3]),
        .I2(instruction[2]),
        .I3(instruction[5]),
        .I4(instruction[6]),
        .I5(instruction[11]),
        .O(rd[4]));
  LUT6 #(
    .INIT(64'h1050111900000000)) 
    \rs1[0]_INST_0 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[15]),
        .O(rs1[0]));
  LUT6 #(
    .INIT(64'h1050111900000000)) 
    \rs1[1]_INST_0 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[16]),
        .O(rs1[1]));
  LUT6 #(
    .INIT(64'h1050111900000000)) 
    \rs1[2]_INST_0 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[17]),
        .O(rs1[2]));
  LUT6 #(
    .INIT(64'h1050111900000000)) 
    \rs1[3]_INST_0 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[18]),
        .O(rs1[3]));
  LUT6 #(
    .INIT(64'h1050111900000000)) 
    \rs1[4]_INST_0 
       (.I0(instruction[3]),
        .I1(instruction[2]),
        .I2(instruction[5]),
        .I3(instruction[4]),
        .I4(instruction[6]),
        .I5(instruction[19]),
        .O(rs1[4]));
  LUT6 #(
    .INIT(64'h0007000000000000)) 
    \rs2[0]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[3]),
        .I3(instruction[2]),
        .I4(instruction[5]),
        .I5(instruction[20]),
        .O(rs2[0]));
  LUT6 #(
    .INIT(64'h0007000000000000)) 
    \rs2[1]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[3]),
        .I3(instruction[2]),
        .I4(instruction[5]),
        .I5(instruction[21]),
        .O(rs2[1]));
  LUT6 #(
    .INIT(64'h0007000000000000)) 
    \rs2[2]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[3]),
        .I3(instruction[2]),
        .I4(instruction[5]),
        .I5(instruction[22]),
        .O(rs2[2]));
  LUT6 #(
    .INIT(64'h0007000000000000)) 
    \rs2[3]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[3]),
        .I3(instruction[2]),
        .I4(instruction[5]),
        .I5(instruction[23]),
        .O(rs2[3]));
  LUT6 #(
    .INIT(64'h0007000000000000)) 
    \rs2[4]_INST_0 
       (.I0(instruction[4]),
        .I1(instruction[6]),
        .I2(instruction[3]),
        .I3(instruction[2]),
        .I4(instruction[5]),
        .I5(instruction[24]),
        .O(rs2[4]));
endmodule

module InstructionMemory
   (pc,
    instruction);
  input [31:0]pc;
  output [31:0]instruction;

  wire [31:0]instruction;
  wire \instruction[10]_INST_0_i_1_n_0 ;
  wire \instruction[10]_INST_0_i_2_n_0 ;
  wire \instruction[11]_INST_0_i_1_n_0 ;
  wire \instruction[11]_INST_0_i_2_n_0 ;
  wire \instruction[12]_INST_0_i_1_n_0 ;
  wire \instruction[13]_INST_0_i_1_n_0 ;
  wire \instruction[13]_INST_0_i_2_n_0 ;
  wire \instruction[14]_INST_0_i_1_n_0 ;
  wire \instruction[15]_INST_0_i_1_n_0 ;
  wire \instruction[16]_INST_0_i_1_n_0 ;
  wire \instruction[16]_INST_0_i_2_n_0 ;
  wire \instruction[17]_INST_0_i_1_n_0 ;
  wire \instruction[17]_INST_0_i_2_n_0 ;
  wire \instruction[18]_INST_0_i_1_n_0 ;
  wire \instruction[20]_INST_0_i_1_n_0 ;
  wire \instruction[20]_INST_0_i_2_n_0 ;
  wire \instruction[21]_INST_0_i_1_n_0 ;
  wire \instruction[21]_INST_0_i_2_n_0 ;
  wire \instruction[22]_INST_0_i_1_n_0 ;
  wire \instruction[22]_INST_0_i_2_n_0 ;
  wire \instruction[23]_INST_0_i_1_n_0 ;
  wire \instruction[23]_INST_0_i_2_n_0 ;
  wire \instruction[24]_INST_0_i_1_n_0 ;
  wire \instruction[24]_INST_0_i_2_n_0 ;
  wire \instruction[25]_INST_0_i_1_n_0 ;
  wire \instruction[25]_INST_0_i_2_n_0 ;
  wire \instruction[26]_INST_0_i_1_n_0 ;
  wire \instruction[26]_INST_0_i_2_n_0 ;
  wire \instruction[28]_INST_0_i_1_n_0 ;
  wire \instruction[28]_INST_0_i_2_n_0 ;
  wire \instruction[29]_INST_0_i_1_n_0 ;
  wire \instruction[29]_INST_0_i_2_n_0 ;
  wire \instruction[2]_INST_0_i_1_n_0 ;
  wire \instruction[2]_INST_0_i_2_n_0 ;
  wire \instruction[30]_INST_0_i_1_n_0 ;
  wire \instruction[30]_INST_0_i_2_n_0 ;
  wire \instruction[4]_INST_0_i_1_n_0 ;
  wire \instruction[4]_INST_0_i_2_n_0 ;
  wire \instruction[5]_INST_0_i_1_n_0 ;
  wire \instruction[5]_INST_0_i_2_n_0 ;
  wire \instruction[6]_INST_0_i_1_n_0 ;
  wire \instruction[6]_INST_0_i_2_n_0 ;
  wire \instruction[7]_INST_0_i_1_n_0 ;
  wire \instruction[7]_INST_0_i_2_n_0 ;
  wire \instruction[8]_INST_0_i_1_n_0 ;
  wire \instruction[8]_INST_0_i_2_n_0 ;
  wire \instruction[9]_INST_0_i_1_n_0 ;
  wire \instruction[9]_INST_0_i_2_n_0 ;
  wire [31:0]pc;

  MUXF7 \instruction[10]_INST_0 
       (.I0(\instruction[10]_INST_0_i_1_n_0 ),
        .I1(\instruction[10]_INST_0_i_2_n_0 ),
        .O(instruction[10]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'hCFDD515110022222)) 
    \instruction[10]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[3]),
        .I3(pc[2]),
        .I4(pc[4]),
        .I5(pc[5]),
        .O(\instruction[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0003333F322)) 
    \instruction[10]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[4]),
        .I4(pc[3]),
        .I5(pc[5]),
        .O(\instruction[10]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[11]_INST_0 
       (.I0(\instruction[11]_INST_0_i_1_n_0 ),
        .I1(\instruction[11]_INST_0_i_2_n_0 ),
        .O(instruction[11]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h30EEEC22CE0CEECC)) 
    \instruction[11]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[5]),
        .I4(pc[3]),
        .I5(pc[4]),
        .O(\instruction[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CEFF0CFCFF32CC)) 
    \instruction[11]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[4]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[11]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[12]_INST_0 
       (.I0(\instruction[12]_INST_0_i_1_n_0 ),
        .I1(pc[12]),
        .O(instruction[12]));
  LUT6 #(
    .INIT(64'h5DAA1CC363143344)) 
    \instruction[12]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[3]),
        .I5(pc[5]),
        .O(\instruction[12]_INST_0_i_1_n_0 ));
  MUXF7 \instruction[13]_INST_0 
       (.I0(\instruction[13]_INST_0_i_1_n_0 ),
        .I1(\instruction[13]_INST_0_i_2_n_0 ),
        .O(instruction[13]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h0002121137670400)) 
    \instruction[13]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[3]),
        .I5(pc[5]),
        .O(\instruction[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400043)) 
    \instruction[13]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[5]),
        .I4(pc[3]),
        .I5(pc[4]),
        .O(\instruction[13]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[14]_INST_0 
       (.I0(\instruction[14]_INST_0_i_1_n_0 ),
        .I1(pc[12]),
        .O(instruction[14]));
  LUT6 #(
    .INIT(64'h100E121E1E0B1616)) 
    \instruction[14]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[2]),
        .O(\instruction[14]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[15]_INST_0 
       (.I0(\instruction[15]_INST_0_i_1_n_0 ),
        .I1(pc[12]),
        .O(instruction[15]));
  LUT6 #(
    .INIT(64'h01EE44EC3F1FCD72)) 
    \instruction[15]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[15]_INST_0_i_1_n_0 ));
  MUXF7 \instruction[16]_INST_0 
       (.I0(\instruction[16]_INST_0_i_1_n_0 ),
        .I1(\instruction[16]_INST_0_i_2_n_0 ),
        .O(instruction[16]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h00911B3F20922AE8)) 
    \instruction[16]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[5]),
        .I4(pc[4]),
        .I5(pc[3]),
        .O(\instruction[16]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A9108303B92E8)) 
    \instruction[16]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[4]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[16]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[17]_INST_0 
       (.I0(\instruction[17]_INST_0_i_1_n_0 ),
        .I1(\instruction[17]_INST_0_i_2_n_0 ),
        .O(instruction[17]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h11021301A0A00C0C)) 
    \instruction[17]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[2]),
        .I5(pc[5]),
        .O(\instruction[17]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00F205C2)) 
    \instruction[17]_INST_0_i_2 
       (.I0(pc[6]),
        .I1(pc[2]),
        .I2(pc[4]),
        .I3(pc[5]),
        .I4(pc[3]),
        .O(\instruction[17]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[18]_INST_0 
       (.I0(\instruction[18]_INST_0_i_1_n_0 ),
        .I1(pc[12]),
        .O(instruction[18]));
  LUT6 #(
    .INIT(64'h0308000C040000B0)) 
    \instruction[18]_INST_0_i_1 
       (.I0(pc[2]),
        .I1(pc[7]),
        .I2(pc[6]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[4]),
        .O(\instruction[18]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A5F2B4000000000)) 
    \instruction[19]_INST_0 
       (.I0(pc[2]),
        .I1(pc[5]),
        .I2(pc[3]),
        .I3(pc[4]),
        .I4(pc[6]),
        .I5(pc[7]),
        .O(instruction[19]));
  MUXF7 \instruction[20]_INST_0 
       (.I0(\instruction[20]_INST_0_i_1_n_0 ),
        .I1(\instruction[20]_INST_0_i_2_n_0 ),
        .O(instruction[20]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'hD123AE6623006614)) 
    \instruction[20]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC022AE6632017704)) 
    \instruction[20]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[20]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[21]_INST_0 
       (.I0(\instruction[21]_INST_0_i_1_n_0 ),
        .I1(\instruction[21]_INST_0_i_2_n_0 ),
        .O(instruction[21]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h11D004CCC0120C56)) 
    \instruction[21]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[2]),
        .O(\instruction[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D0D00214DD0D57)) 
    \instruction[21]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[2]),
        .I5(pc[5]),
        .O(\instruction[21]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[22]_INST_0 
       (.I0(\instruction[22]_INST_0_i_1_n_0 ),
        .I1(\instruction[22]_INST_0_i_2_n_0 ),
        .O(instruction[22]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h4A4E5054AF8D5089)) 
    \instruction[22]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[2]),
        .O(\instruction[22]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A4F5E54AA4088D8)) 
    \instruction[22]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[5]),
        .I4(pc[3]),
        .I5(pc[2]),
        .O(\instruction[22]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[23]_INST_0 
       (.I0(\instruction[23]_INST_0_i_1_n_0 ),
        .I1(\instruction[23]_INST_0_i_2_n_0 ),
        .O(instruction[23]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h4110A044C8CC9999)) 
    \instruction[23]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[5]),
        .I4(pc[4]),
        .I5(pc[3]),
        .O(\instruction[23]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA00F400FFFF8988)) 
    \instruction[23]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[23]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[24]_INST_0 
       (.I0(\instruction[24]_INST_0_i_1_n_0 ),
        .I1(\instruction[24]_INST_0_i_2_n_0 ),
        .O(instruction[24]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h00A01000C888A999)) 
    \instruction[24]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[4]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[24]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAF8008801880088)) 
    \instruction[24]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[2]),
        .O(\instruction[24]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[25]_INST_0 
       (.I0(\instruction[25]_INST_0_i_1_n_0 ),
        .I1(\instruction[25]_INST_0_i_2_n_0 ),
        .O(instruction[25]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h0A0A0A0A00814001)) 
    \instruction[25]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[2]),
        .I2(pc[3]),
        .I3(pc[4]),
        .I4(pc[5]),
        .I5(pc[6]),
        .O(\instruction[25]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444438000000)) 
    \instruction[25]_INST_0_i_2 
       (.I0(pc[3]),
        .I1(pc[7]),
        .I2(pc[4]),
        .I3(pc[5]),
        .I4(pc[2]),
        .I5(pc[6]),
        .O(\instruction[25]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[26]_INST_0 
       (.I0(\instruction[26]_INST_0_i_1_n_0 ),
        .I1(\instruction[26]_INST_0_i_2_n_0 ),
        .O(instruction[26]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h000000000A010030)) 
    \instruction[26]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[2]),
        .I2(pc[5]),
        .I3(pc[3]),
        .I4(pc[4]),
        .I5(pc[6]),
        .O(\instruction[26]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000AC00003)) 
    \instruction[26]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[2]),
        .I2(pc[5]),
        .I3(pc[3]),
        .I4(pc[4]),
        .I5(pc[6]),
        .O(\instruction[26]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[28]_INST_0 
       (.I0(\instruction[28]_INST_0_i_1_n_0 ),
        .I1(\instruction[28]_INST_0_i_2_n_0 ),
        .O(instruction[28]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h543B542A00000000)) 
    \instruction[28]_INST_0_i_1 
       (.I0(pc[5]),
        .I1(pc[2]),
        .I2(pc[3]),
        .I3(pc[4]),
        .I4(pc[6]),
        .I5(pc[7]),
        .O(\instruction[28]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000CC0C0FC0CC80F)) 
    \instruction[28]_INST_0_i_2 
       (.I0(pc[6]),
        .I1(pc[7]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[2]),
        .O(\instruction[28]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[29]_INST_0 
       (.I0(\instruction[29]_INST_0_i_1_n_0 ),
        .I1(\instruction[29]_INST_0_i_2_n_0 ),
        .O(instruction[29]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h0C0CCCCC44884483)) 
    \instruction[29]_INST_0_i_1 
       (.I0(pc[4]),
        .I1(pc[7]),
        .I2(pc[2]),
        .I3(pc[5]),
        .I4(pc[3]),
        .I5(pc[6]),
        .O(\instruction[29]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22AA22AAFA08A0A1)) 
    \instruction[29]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[2]),
        .I2(pc[5]),
        .I3(pc[3]),
        .I4(pc[4]),
        .I5(pc[6]),
        .O(\instruction[29]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[2]_INST_0 
       (.I0(\instruction[2]_INST_0_i_1_n_0 ),
        .I1(\instruction[2]_INST_0_i_2_n_0 ),
        .O(instruction[2]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h00F8C08880820000)) 
    \instruction[2]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[2]),
        .I2(pc[5]),
        .I3(pc[3]),
        .I4(pc[4]),
        .I5(pc[6]),
        .O(\instruction[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2CE8008803F00020)) 
    \instruction[2]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[2]),
        .O(\instruction[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \instruction[30]_INST_0 
       (.I0(pc[4]),
        .I1(\instruction[30]_INST_0_i_1_n_0 ),
        .I2(pc[2]),
        .I3(pc[7]),
        .I4(pc[12]),
        .I5(\instruction[30]_INST_0_i_2_n_0 ),
        .O(instruction[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \instruction[30]_INST_0_i_1 
       (.I0(pc[5]),
        .I1(pc[3]),
        .O(\instruction[30]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000A00100101C)) 
    \instruction[30]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[2]),
        .O(\instruction[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0305020000000000)) 
    \instruction[31]_INST_0 
       (.I0(pc[4]),
        .I1(pc[3]),
        .I2(pc[5]),
        .I3(pc[2]),
        .I4(pc[6]),
        .I5(pc[7]),
        .O(instruction[31]));
  LUT6 #(
    .INIT(64'h0C00280000002800)) 
    \instruction[3]_INST_0 
       (.I0(pc[12]),
        .I1(pc[4]),
        .I2(pc[3]),
        .I3(pc[5]),
        .I4(pc[2]),
        .I5(pc[6]),
        .O(instruction[3]));
  MUXF7 \instruction[4]_INST_0 
       (.I0(\instruction[4]_INST_0_i_1_n_0 ),
        .I1(\instruction[4]_INST_0_i_2_n_0 ),
        .O(instruction[4]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h888EE333F77DDDDD)) 
    \instruction[4]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[5]),
        .I2(pc[2]),
        .I3(pc[3]),
        .I4(pc[4]),
        .I5(pc[6]),
        .O(\instruction[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF909000090D0D9D)) 
    \instruction[4]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[3]),
        .I4(pc[2]),
        .I5(pc[5]),
        .O(\instruction[4]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[5]_INST_0 
       (.I0(\instruction[5]_INST_0_i_1_n_0 ),
        .I1(\instruction[5]_INST_0_i_2_n_0 ),
        .O(instruction[5]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h75732E2673326E66)) 
    \instruction[5]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h60F3FEF6233FFE6F)) 
    \instruction[5]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[5]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[6]_INST_0 
       (.I0(\instruction[6]_INST_0_i_1_n_0 ),
        .I1(\instruction[6]_INST_0_i_2_n_0 ),
        .O(instruction[6]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'hCC20C00002AAAAAA)) 
    \instruction[6]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[4]),
        .I2(pc[2]),
        .I3(pc[5]),
        .I4(pc[3]),
        .I5(pc[6]),
        .O(\instruction[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0FFFAF2EFFFF22F)) 
    \instruction[6]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[2]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[6]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[7]_INST_0 
       (.I0(\instruction[7]_INST_0_i_1_n_0 ),
        .I1(\instruction[7]_INST_0_i_2_n_0 ),
        .O(instruction[7]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h3FE20080009DDDD5)) 
    \instruction[7]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[3]),
        .I2(pc[4]),
        .I3(pc[5]),
        .I4(pc[6]),
        .I5(pc[2]),
        .O(\instruction[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00C0EA80F0C0F0F0)) 
    \instruction[7]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[3]),
        .I4(pc[5]),
        .I5(pc[4]),
        .O(\instruction[7]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[8]_INST_0 
       (.I0(\instruction[8]_INST_0_i_1_n_0 ),
        .I1(\instruction[8]_INST_0_i_2_n_0 ),
        .O(instruction[8]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'h80802375F375F620)) 
    \instruction[8]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[4]),
        .I2(pc[5]),
        .I3(pc[6]),
        .I4(pc[2]),
        .I5(pc[3]),
        .O(\instruction[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA00A0008FCCE0FFF)) 
    \instruction[8]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[2]),
        .I3(pc[4]),
        .I4(pc[5]),
        .I5(pc[3]),
        .O(\instruction[8]_INST_0_i_2_n_0 ));
  MUXF7 \instruction[9]_INST_0 
       (.I0(\instruction[9]_INST_0_i_1_n_0 ),
        .I1(\instruction[9]_INST_0_i_2_n_0 ),
        .O(instruction[9]),
        .S(pc[12]));
  LUT6 #(
    .INIT(64'hBA15BFE817A817E8)) 
    \instruction[9]_INST_0_i_1 
       (.I0(pc[7]),
        .I1(pc[5]),
        .I2(pc[6]),
        .I3(pc[4]),
        .I4(pc[3]),
        .I5(pc[2]),
        .O(\instruction[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0E40A58FEAD0F0D)) 
    \instruction[9]_INST_0_i_2 
       (.I0(pc[7]),
        .I1(pc[6]),
        .I2(pc[4]),
        .I3(pc[5]),
        .I4(pc[2]),
        .I5(pc[3]),
        .O(\instruction[9]_INST_0_i_2_n_0 ));
endmodule

(* XLEN = "32" *) 
module MEM_WB_Register
   (clk,
    clk_enable,
    reset,
    MEM_WB_stall,
    flush,
    MEM_pc,
    MEM_pc_plus_4,
    MEM_instruction,
    MEM_register_file_write_data_select,
    MEM_imm,
    MEM_raw_imm,
    MEM_csr_read_data,
    MEM_alu_result,
    MEM_register_write_enable,
    MEM_csr_write_enable,
    MEM_rs1,
    MEM_rd,
    MEM_opcode,
    MEM_byte_enable_logic_register_file_write_data,
    WB_pc,
    WB_pc_plus_4,
    WB_instruction,
    WB_register_file_write_data_select,
    WB_imm,
    WB_raw_imm,
    WB_csr_read_data,
    WB_alu_result,
    WB_register_write_enable,
    WB_csr_write_enable,
    WB_rs1,
    WB_rd,
    WB_opcode,
    WB_byte_enable_logic_register_file_write_data);
  input clk;
  input clk_enable;
  input reset;
  input MEM_WB_stall;
  input flush;
  input [31:0]MEM_pc;
  input [31:0]MEM_pc_plus_4;
  input [31:0]MEM_instruction;
  input [2:0]MEM_register_file_write_data_select;
  input [31:0]MEM_imm;
  input [19:0]MEM_raw_imm;
  input [31:0]MEM_csr_read_data;
  input [31:0]MEM_alu_result;
  input MEM_register_write_enable;
  input MEM_csr_write_enable;
  input [4:0]MEM_rs1;
  input [4:0]MEM_rd;
  input [6:0]MEM_opcode;
  input [31:0]MEM_byte_enable_logic_register_file_write_data;
  output [31:0]WB_pc;
  output [31:0]WB_pc_plus_4;
  output [31:0]WB_instruction;
  output [2:0]WB_register_file_write_data_select;
  output [31:0]WB_imm;
  output [19:0]WB_raw_imm;
  output [31:0]WB_csr_read_data;
  output [31:0]WB_alu_result;
  output WB_register_write_enable;
  output WB_csr_write_enable;
  output [4:0]WB_rs1;
  output [4:0]WB_rd;
  output [6:0]WB_opcode;
  output [31:0]WB_byte_enable_logic_register_file_write_data;

  wire MEM_WB_stall;
  wire [31:0]MEM_alu_result;
  wire [31:0]MEM_byte_enable_logic_register_file_write_data;
  wire MEM_csr_write_enable;
  wire [31:0]MEM_imm;
  wire [6:0]MEM_opcode;
  wire [31:0]MEM_pc_plus_4;
  wire [19:0]MEM_raw_imm;
  wire [4:0]MEM_rd;
  wire [2:0]MEM_register_file_write_data_select;
  wire MEM_register_write_enable;
  wire [31:0]WB_alu_result;
  wire \WB_alu_result[0]_i_1_n_0 ;
  wire \WB_alu_result[10]_i_1_n_0 ;
  wire \WB_alu_result[11]_i_1_n_0 ;
  wire \WB_alu_result[12]_i_1_n_0 ;
  wire \WB_alu_result[13]_i_1_n_0 ;
  wire \WB_alu_result[14]_i_1_n_0 ;
  wire \WB_alu_result[15]_i_1_n_0 ;
  wire \WB_alu_result[16]_i_1_n_0 ;
  wire \WB_alu_result[17]_i_1_n_0 ;
  wire \WB_alu_result[18]_i_1_n_0 ;
  wire \WB_alu_result[19]_i_1_n_0 ;
  wire \WB_alu_result[1]_i_1_n_0 ;
  wire \WB_alu_result[20]_i_1_n_0 ;
  wire \WB_alu_result[21]_i_1_n_0 ;
  wire \WB_alu_result[22]_i_1_n_0 ;
  wire \WB_alu_result[23]_i_1_n_0 ;
  wire \WB_alu_result[24]_i_1_n_0 ;
  wire \WB_alu_result[25]_i_1_n_0 ;
  wire \WB_alu_result[26]_i_1_n_0 ;
  wire \WB_alu_result[27]_i_1_n_0 ;
  wire \WB_alu_result[28]_i_1_n_0 ;
  wire \WB_alu_result[29]_i_1_n_0 ;
  wire \WB_alu_result[2]_i_1_n_0 ;
  wire \WB_alu_result[30]_i_1_n_0 ;
  wire \WB_alu_result[31]_i_1_n_0 ;
  wire \WB_alu_result[3]_i_1_n_0 ;
  wire \WB_alu_result[4]_i_1_n_0 ;
  wire \WB_alu_result[5]_i_1_n_0 ;
  wire \WB_alu_result[6]_i_1_n_0 ;
  wire \WB_alu_result[7]_i_1_n_0 ;
  wire \WB_alu_result[8]_i_1_n_0 ;
  wire \WB_alu_result[9]_i_1_n_0 ;
  wire [31:0]WB_byte_enable_logic_register_file_write_data;
  wire \WB_byte_enable_logic_register_file_write_data[0]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[10]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[11]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[12]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[13]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[14]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[15]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[16]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[17]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[18]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[19]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[1]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[20]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[21]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[22]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[23]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[24]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[25]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[26]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[27]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[28]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[29]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[2]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[30]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[31]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[3]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[4]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[5]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[6]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[7]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[8]_i_1_n_0 ;
  wire \WB_byte_enable_logic_register_file_write_data[9]_i_1_n_0 ;
  wire WB_csr_write_enable;
  wire WB_csr_write_enable_i_1_n_0;
  wire [31:0]WB_imm;
  wire \WB_imm[0]_i_1_n_0 ;
  wire \WB_imm[10]_i_1_n_0 ;
  wire \WB_imm[11]_i_1_n_0 ;
  wire \WB_imm[12]_i_1_n_0 ;
  wire \WB_imm[13]_i_1_n_0 ;
  wire \WB_imm[14]_i_1_n_0 ;
  wire \WB_imm[15]_i_1_n_0 ;
  wire \WB_imm[16]_i_1_n_0 ;
  wire \WB_imm[17]_i_1_n_0 ;
  wire \WB_imm[18]_i_1_n_0 ;
  wire \WB_imm[19]_i_1_n_0 ;
  wire \WB_imm[1]_i_1_n_0 ;
  wire \WB_imm[20]_i_1_n_0 ;
  wire \WB_imm[21]_i_1_n_0 ;
  wire \WB_imm[22]_i_1_n_0 ;
  wire \WB_imm[23]_i_1_n_0 ;
  wire \WB_imm[24]_i_1_n_0 ;
  wire \WB_imm[25]_i_1_n_0 ;
  wire \WB_imm[26]_i_1_n_0 ;
  wire \WB_imm[27]_i_1_n_0 ;
  wire \WB_imm[28]_i_1_n_0 ;
  wire \WB_imm[29]_i_1_n_0 ;
  wire \WB_imm[2]_i_1_n_0 ;
  wire \WB_imm[30]_i_1_n_0 ;
  wire \WB_imm[31]_i_1_n_0 ;
  wire \WB_imm[3]_i_1_n_0 ;
  wire \WB_imm[4]_i_1_n_0 ;
  wire \WB_imm[5]_i_1_n_0 ;
  wire \WB_imm[6]_i_1_n_0 ;
  wire \WB_imm[7]_i_1_n_0 ;
  wire \WB_imm[8]_i_1_n_0 ;
  wire \WB_imm[9]_i_1_n_0 ;
  wire [6:0]WB_opcode;
  wire \WB_opcode[0]_i_1_n_0 ;
  wire \WB_opcode[1]_i_1_n_0 ;
  wire \WB_opcode[2]_i_1_n_0 ;
  wire \WB_opcode[3]_i_1_n_0 ;
  wire \WB_opcode[4]_i_1_n_0 ;
  wire \WB_opcode[5]_i_1_n_0 ;
  wire \WB_opcode[6]_i_1_n_0 ;
  wire [31:0]WB_pc_plus_4;
  wire \WB_pc_plus_4[0]_i_1_n_0 ;
  wire \WB_pc_plus_4[10]_i_1_n_0 ;
  wire \WB_pc_plus_4[11]_i_1_n_0 ;
  wire \WB_pc_plus_4[12]_i_1_n_0 ;
  wire \WB_pc_plus_4[13]_i_1_n_0 ;
  wire \WB_pc_plus_4[14]_i_1_n_0 ;
  wire \WB_pc_plus_4[15]_i_1_n_0 ;
  wire \WB_pc_plus_4[16]_i_1_n_0 ;
  wire \WB_pc_plus_4[17]_i_1_n_0 ;
  wire \WB_pc_plus_4[18]_i_1_n_0 ;
  wire \WB_pc_plus_4[19]_i_1_n_0 ;
  wire \WB_pc_plus_4[1]_i_1_n_0 ;
  wire \WB_pc_plus_4[20]_i_1_n_0 ;
  wire \WB_pc_plus_4[21]_i_1_n_0 ;
  wire \WB_pc_plus_4[22]_i_1_n_0 ;
  wire \WB_pc_plus_4[23]_i_1_n_0 ;
  wire \WB_pc_plus_4[24]_i_1_n_0 ;
  wire \WB_pc_plus_4[25]_i_1_n_0 ;
  wire \WB_pc_plus_4[26]_i_1_n_0 ;
  wire \WB_pc_plus_4[27]_i_1_n_0 ;
  wire \WB_pc_plus_4[28]_i_1_n_0 ;
  wire \WB_pc_plus_4[29]_i_1_n_0 ;
  wire \WB_pc_plus_4[2]_i_1_n_0 ;
  wire \WB_pc_plus_4[30]_i_1_n_0 ;
  wire \WB_pc_plus_4[31]_i_1_n_0 ;
  wire \WB_pc_plus_4[31]_i_2_n_0 ;
  wire \WB_pc_plus_4[3]_i_1_n_0 ;
  wire \WB_pc_plus_4[4]_i_1_n_0 ;
  wire \WB_pc_plus_4[5]_i_1_n_0 ;
  wire \WB_pc_plus_4[6]_i_1_n_0 ;
  wire \WB_pc_plus_4[7]_i_1_n_0 ;
  wire \WB_pc_plus_4[8]_i_1_n_0 ;
  wire \WB_pc_plus_4[9]_i_1_n_0 ;
  wire [19:0]WB_raw_imm;
  wire \WB_raw_imm[0]_i_1_n_0 ;
  wire \WB_raw_imm[10]_i_1_n_0 ;
  wire \WB_raw_imm[11]_i_1_n_0 ;
  wire \WB_raw_imm[1]_i_1_n_0 ;
  wire \WB_raw_imm[2]_i_1_n_0 ;
  wire \WB_raw_imm[3]_i_1_n_0 ;
  wire \WB_raw_imm[4]_i_1_n_0 ;
  wire \WB_raw_imm[5]_i_1_n_0 ;
  wire \WB_raw_imm[6]_i_1_n_0 ;
  wire \WB_raw_imm[7]_i_1_n_0 ;
  wire \WB_raw_imm[8]_i_1_n_0 ;
  wire \WB_raw_imm[9]_i_1_n_0 ;
  wire [4:0]WB_rd;
  wire \WB_rd[0]_i_1_n_0 ;
  wire \WB_rd[1]_i_1_n_0 ;
  wire \WB_rd[2]_i_1_n_0 ;
  wire \WB_rd[3]_i_1_n_0 ;
  wire \WB_rd[4]_i_1_n_0 ;
  wire [2:0]WB_register_file_write_data_select;
  wire \WB_register_file_write_data_select[0]_i_1_n_0 ;
  wire \WB_register_file_write_data_select[1]_i_1_n_0 ;
  wire \WB_register_file_write_data_select[2]_i_1_n_0 ;
  wire WB_register_write_enable;
  wire WB_register_write_enable_i_1_n_0;
  wire clk;
  wire clk_enable;
  wire flush;
  wire reset;

  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[0]_i_1 
       (.I0(MEM_alu_result[0]),
        .I1(flush),
        .O(\WB_alu_result[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[10]_i_1 
       (.I0(MEM_alu_result[10]),
        .I1(flush),
        .O(\WB_alu_result[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[11]_i_1 
       (.I0(MEM_alu_result[11]),
        .I1(flush),
        .O(\WB_alu_result[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[12]_i_1 
       (.I0(MEM_alu_result[12]),
        .I1(flush),
        .O(\WB_alu_result[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[13]_i_1 
       (.I0(MEM_alu_result[13]),
        .I1(flush),
        .O(\WB_alu_result[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[14]_i_1 
       (.I0(MEM_alu_result[14]),
        .I1(flush),
        .O(\WB_alu_result[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[15]_i_1 
       (.I0(MEM_alu_result[15]),
        .I1(flush),
        .O(\WB_alu_result[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[16]_i_1 
       (.I0(MEM_alu_result[16]),
        .I1(flush),
        .O(\WB_alu_result[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[17]_i_1 
       (.I0(MEM_alu_result[17]),
        .I1(flush),
        .O(\WB_alu_result[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[18]_i_1 
       (.I0(MEM_alu_result[18]),
        .I1(flush),
        .O(\WB_alu_result[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[19]_i_1 
       (.I0(MEM_alu_result[19]),
        .I1(flush),
        .O(\WB_alu_result[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[1]_i_1 
       (.I0(MEM_alu_result[1]),
        .I1(flush),
        .O(\WB_alu_result[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[20]_i_1 
       (.I0(MEM_alu_result[20]),
        .I1(flush),
        .O(\WB_alu_result[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[21]_i_1 
       (.I0(MEM_alu_result[21]),
        .I1(flush),
        .O(\WB_alu_result[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[22]_i_1 
       (.I0(MEM_alu_result[22]),
        .I1(flush),
        .O(\WB_alu_result[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[23]_i_1 
       (.I0(MEM_alu_result[23]),
        .I1(flush),
        .O(\WB_alu_result[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[24]_i_1 
       (.I0(MEM_alu_result[24]),
        .I1(flush),
        .O(\WB_alu_result[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[25]_i_1 
       (.I0(MEM_alu_result[25]),
        .I1(flush),
        .O(\WB_alu_result[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[26]_i_1 
       (.I0(MEM_alu_result[26]),
        .I1(flush),
        .O(\WB_alu_result[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[27]_i_1 
       (.I0(MEM_alu_result[27]),
        .I1(flush),
        .O(\WB_alu_result[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[28]_i_1 
       (.I0(MEM_alu_result[28]),
        .I1(flush),
        .O(\WB_alu_result[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[29]_i_1 
       (.I0(MEM_alu_result[29]),
        .I1(flush),
        .O(\WB_alu_result[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[2]_i_1 
       (.I0(MEM_alu_result[2]),
        .I1(flush),
        .O(\WB_alu_result[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[30]_i_1 
       (.I0(MEM_alu_result[30]),
        .I1(flush),
        .O(\WB_alu_result[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[31]_i_1 
       (.I0(MEM_alu_result[31]),
        .I1(flush),
        .O(\WB_alu_result[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[3]_i_1 
       (.I0(MEM_alu_result[3]),
        .I1(flush),
        .O(\WB_alu_result[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[4]_i_1 
       (.I0(MEM_alu_result[4]),
        .I1(flush),
        .O(\WB_alu_result[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[5]_i_1 
       (.I0(MEM_alu_result[5]),
        .I1(flush),
        .O(\WB_alu_result[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[6]_i_1 
       (.I0(MEM_alu_result[6]),
        .I1(flush),
        .O(\WB_alu_result[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[7]_i_1 
       (.I0(MEM_alu_result[7]),
        .I1(flush),
        .O(\WB_alu_result[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[8]_i_1 
       (.I0(MEM_alu_result[8]),
        .I1(flush),
        .O(\WB_alu_result[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_alu_result[9]_i_1 
       (.I0(MEM_alu_result[9]),
        .I1(flush),
        .O(\WB_alu_result[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[0] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[0]_i_1_n_0 ),
        .Q(WB_alu_result[0]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[10] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[10]_i_1_n_0 ),
        .Q(WB_alu_result[10]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[11] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[11]_i_1_n_0 ),
        .Q(WB_alu_result[11]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[12] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[12]_i_1_n_0 ),
        .Q(WB_alu_result[12]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[13] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[13]_i_1_n_0 ),
        .Q(WB_alu_result[13]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[14] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[14]_i_1_n_0 ),
        .Q(WB_alu_result[14]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[15] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[15]_i_1_n_0 ),
        .Q(WB_alu_result[15]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[16] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[16]_i_1_n_0 ),
        .Q(WB_alu_result[16]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[17] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[17]_i_1_n_0 ),
        .Q(WB_alu_result[17]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[18] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[18]_i_1_n_0 ),
        .Q(WB_alu_result[18]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[19] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[19]_i_1_n_0 ),
        .Q(WB_alu_result[19]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[1] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[1]_i_1_n_0 ),
        .Q(WB_alu_result[1]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[20] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[20]_i_1_n_0 ),
        .Q(WB_alu_result[20]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[21] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[21]_i_1_n_0 ),
        .Q(WB_alu_result[21]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[22] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[22]_i_1_n_0 ),
        .Q(WB_alu_result[22]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[23] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[23]_i_1_n_0 ),
        .Q(WB_alu_result[23]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[24] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[24]_i_1_n_0 ),
        .Q(WB_alu_result[24]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[25] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[25]_i_1_n_0 ),
        .Q(WB_alu_result[25]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[26] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[26]_i_1_n_0 ),
        .Q(WB_alu_result[26]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[27] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[27]_i_1_n_0 ),
        .Q(WB_alu_result[27]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[28] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[28]_i_1_n_0 ),
        .Q(WB_alu_result[28]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[29] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[29]_i_1_n_0 ),
        .Q(WB_alu_result[29]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[2] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[2]_i_1_n_0 ),
        .Q(WB_alu_result[2]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[30] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[30]_i_1_n_0 ),
        .Q(WB_alu_result[30]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[31] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[31]_i_1_n_0 ),
        .Q(WB_alu_result[31]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[3] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[3]_i_1_n_0 ),
        .Q(WB_alu_result[3]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[4] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[4]_i_1_n_0 ),
        .Q(WB_alu_result[4]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[5] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[5]_i_1_n_0 ),
        .Q(WB_alu_result[5]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[6] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[6]_i_1_n_0 ),
        .Q(WB_alu_result[6]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[7] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[7]_i_1_n_0 ),
        .Q(WB_alu_result[7]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[8] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[8]_i_1_n_0 ),
        .Q(WB_alu_result[8]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_alu_result_reg[9] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_alu_result[9]_i_1_n_0 ),
        .Q(WB_alu_result[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[0]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[0]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[10]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[10]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[11]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[11]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[12]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[12]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[13]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[13]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[14]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[14]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[15]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[15]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[16]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[16]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[17]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[17]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[18]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[18]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[19]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[19]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[1]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[1]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[20]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[20]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[21]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[21]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[22]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[22]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[23]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[23]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[24]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[24]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[25]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[25]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[26]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[26]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[27]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[27]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[28]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[28]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[29]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[29]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[2]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[2]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[30]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[30]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[31]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[31]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[3]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[3]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[4]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[4]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[5]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[5]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[6]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[6]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[7]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[7]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[8]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[8]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_byte_enable_logic_register_file_write_data[9]_i_1 
       (.I0(MEM_byte_enable_logic_register_file_write_data[9]),
        .I1(flush),
        .O(\WB_byte_enable_logic_register_file_write_data[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[0] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[0]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[10] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[10]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[11] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[11]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[12] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[12]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[13] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[13]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[14] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[14]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[15] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[15]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[16] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[16]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[17] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[17]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[18] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[18]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[19] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[19]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[1] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[1]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[20] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[20]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[21] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[21]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[22] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[22]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[23] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[23]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[24] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[24]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[25] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[25]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[26] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[26]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[27] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[27]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[28] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[28]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[29] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[29]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[2] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[2]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[30] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[30]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[31] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[31]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[3] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[3]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[4] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[4]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[5] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[5]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[6] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[6]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[7] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[7]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[8] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[8]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_byte_enable_logic_register_file_write_data_reg[9] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_byte_enable_logic_register_file_write_data[9]_i_1_n_0 ),
        .Q(WB_byte_enable_logic_register_file_write_data[9]));
  LUT2 #(
    .INIT(4'h2)) 
    WB_csr_write_enable_i_1
       (.I0(MEM_csr_write_enable),
        .I1(flush),
        .O(WB_csr_write_enable_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    WB_csr_write_enable_reg
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(WB_csr_write_enable_i_1_n_0),
        .Q(WB_csr_write_enable));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[0]_i_1 
       (.I0(MEM_imm[0]),
        .I1(flush),
        .O(\WB_imm[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[10]_i_1 
       (.I0(MEM_imm[10]),
        .I1(flush),
        .O(\WB_imm[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[11]_i_1 
       (.I0(MEM_imm[11]),
        .I1(flush),
        .O(\WB_imm[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[12]_i_1 
       (.I0(MEM_imm[12]),
        .I1(flush),
        .O(\WB_imm[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[13]_i_1 
       (.I0(MEM_imm[13]),
        .I1(flush),
        .O(\WB_imm[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[14]_i_1 
       (.I0(MEM_imm[14]),
        .I1(flush),
        .O(\WB_imm[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[15]_i_1 
       (.I0(MEM_imm[15]),
        .I1(flush),
        .O(\WB_imm[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[16]_i_1 
       (.I0(MEM_imm[16]),
        .I1(flush),
        .O(\WB_imm[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[17]_i_1 
       (.I0(MEM_imm[17]),
        .I1(flush),
        .O(\WB_imm[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[18]_i_1 
       (.I0(MEM_imm[18]),
        .I1(flush),
        .O(\WB_imm[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[19]_i_1 
       (.I0(MEM_imm[19]),
        .I1(flush),
        .O(\WB_imm[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[1]_i_1 
       (.I0(MEM_imm[1]),
        .I1(flush),
        .O(\WB_imm[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[20]_i_1 
       (.I0(MEM_imm[20]),
        .I1(flush),
        .O(\WB_imm[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[21]_i_1 
       (.I0(MEM_imm[21]),
        .I1(flush),
        .O(\WB_imm[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[22]_i_1 
       (.I0(MEM_imm[22]),
        .I1(flush),
        .O(\WB_imm[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[23]_i_1 
       (.I0(MEM_imm[23]),
        .I1(flush),
        .O(\WB_imm[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[24]_i_1 
       (.I0(MEM_imm[24]),
        .I1(flush),
        .O(\WB_imm[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[25]_i_1 
       (.I0(MEM_imm[25]),
        .I1(flush),
        .O(\WB_imm[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[26]_i_1 
       (.I0(MEM_imm[26]),
        .I1(flush),
        .O(\WB_imm[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[27]_i_1 
       (.I0(MEM_imm[27]),
        .I1(flush),
        .O(\WB_imm[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[28]_i_1 
       (.I0(MEM_imm[28]),
        .I1(flush),
        .O(\WB_imm[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[29]_i_1 
       (.I0(MEM_imm[29]),
        .I1(flush),
        .O(\WB_imm[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[2]_i_1 
       (.I0(MEM_imm[2]),
        .I1(flush),
        .O(\WB_imm[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[30]_i_1 
       (.I0(MEM_imm[30]),
        .I1(flush),
        .O(\WB_imm[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[31]_i_1 
       (.I0(MEM_imm[31]),
        .I1(flush),
        .O(\WB_imm[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[3]_i_1 
       (.I0(MEM_imm[3]),
        .I1(flush),
        .O(\WB_imm[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[4]_i_1 
       (.I0(MEM_imm[4]),
        .I1(flush),
        .O(\WB_imm[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[5]_i_1 
       (.I0(MEM_imm[5]),
        .I1(flush),
        .O(\WB_imm[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[6]_i_1 
       (.I0(MEM_imm[6]),
        .I1(flush),
        .O(\WB_imm[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[7]_i_1 
       (.I0(MEM_imm[7]),
        .I1(flush),
        .O(\WB_imm[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[8]_i_1 
       (.I0(MEM_imm[8]),
        .I1(flush),
        .O(\WB_imm[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_imm[9]_i_1 
       (.I0(MEM_imm[9]),
        .I1(flush),
        .O(\WB_imm[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[0] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[0]_i_1_n_0 ),
        .Q(WB_imm[0]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[10] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[10]_i_1_n_0 ),
        .Q(WB_imm[10]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[11] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[11]_i_1_n_0 ),
        .Q(WB_imm[11]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[12] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[12]_i_1_n_0 ),
        .Q(WB_imm[12]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[13] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[13]_i_1_n_0 ),
        .Q(WB_imm[13]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[14] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[14]_i_1_n_0 ),
        .Q(WB_imm[14]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[15] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[15]_i_1_n_0 ),
        .Q(WB_imm[15]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[16] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[16]_i_1_n_0 ),
        .Q(WB_imm[16]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[17] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[17]_i_1_n_0 ),
        .Q(WB_imm[17]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[18] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[18]_i_1_n_0 ),
        .Q(WB_imm[18]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[19] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[19]_i_1_n_0 ),
        .Q(WB_imm[19]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[1] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[1]_i_1_n_0 ),
        .Q(WB_imm[1]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[20] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[20]_i_1_n_0 ),
        .Q(WB_imm[20]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[21] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[21]_i_1_n_0 ),
        .Q(WB_imm[21]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[22] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[22]_i_1_n_0 ),
        .Q(WB_imm[22]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[23] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[23]_i_1_n_0 ),
        .Q(WB_imm[23]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[24] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[24]_i_1_n_0 ),
        .Q(WB_imm[24]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[25] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[25]_i_1_n_0 ),
        .Q(WB_imm[25]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[26] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[26]_i_1_n_0 ),
        .Q(WB_imm[26]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[27] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[27]_i_1_n_0 ),
        .Q(WB_imm[27]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[28] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[28]_i_1_n_0 ),
        .Q(WB_imm[28]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[29] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[29]_i_1_n_0 ),
        .Q(WB_imm[29]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[2] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[2]_i_1_n_0 ),
        .Q(WB_imm[2]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[30] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[30]_i_1_n_0 ),
        .Q(WB_imm[30]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[31] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[31]_i_1_n_0 ),
        .Q(WB_imm[31]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[3] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[3]_i_1_n_0 ),
        .Q(WB_imm[3]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[4] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[4]_i_1_n_0 ),
        .Q(WB_imm[4]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[5] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[5]_i_1_n_0 ),
        .Q(WB_imm[5]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[6] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[6]_i_1_n_0 ),
        .Q(WB_imm[6]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[7] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[7]_i_1_n_0 ),
        .Q(WB_imm[7]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[8] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[8]_i_1_n_0 ),
        .Q(WB_imm[8]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_imm_reg[9] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_imm[9]_i_1_n_0 ),
        .Q(WB_imm[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_opcode[0]_i_1 
       (.I0(MEM_opcode[0]),
        .I1(flush),
        .O(\WB_opcode[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_opcode[1]_i_1 
       (.I0(MEM_opcode[1]),
        .I1(flush),
        .O(\WB_opcode[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_opcode[2]_i_1 
       (.I0(MEM_opcode[2]),
        .I1(flush),
        .O(\WB_opcode[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_opcode[3]_i_1 
       (.I0(MEM_opcode[3]),
        .I1(flush),
        .O(\WB_opcode[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_opcode[4]_i_1 
       (.I0(MEM_opcode[4]),
        .I1(flush),
        .O(\WB_opcode[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_opcode[5]_i_1 
       (.I0(MEM_opcode[5]),
        .I1(flush),
        .O(\WB_opcode[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_opcode[6]_i_1 
       (.I0(MEM_opcode[6]),
        .I1(flush),
        .O(\WB_opcode[6]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \WB_opcode_reg[0] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_opcode[0]_i_1_n_0 ),
        .Q(WB_opcode[0]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_opcode_reg[1] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_opcode[1]_i_1_n_0 ),
        .Q(WB_opcode[1]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_opcode_reg[2] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_opcode[2]_i_1_n_0 ),
        .Q(WB_opcode[2]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_opcode_reg[3] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_opcode[3]_i_1_n_0 ),
        .Q(WB_opcode[3]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_opcode_reg[4] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_opcode[4]_i_1_n_0 ),
        .Q(WB_opcode[4]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_opcode_reg[5] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_opcode[5]_i_1_n_0 ),
        .Q(WB_opcode[5]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_opcode_reg[6] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_opcode[6]_i_1_n_0 ),
        .Q(WB_opcode[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[0]_i_1 
       (.I0(MEM_pc_plus_4[0]),
        .I1(flush),
        .O(\WB_pc_plus_4[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[10]_i_1 
       (.I0(MEM_pc_plus_4[10]),
        .I1(flush),
        .O(\WB_pc_plus_4[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[11]_i_1 
       (.I0(MEM_pc_plus_4[11]),
        .I1(flush),
        .O(\WB_pc_plus_4[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[12]_i_1 
       (.I0(MEM_pc_plus_4[12]),
        .I1(flush),
        .O(\WB_pc_plus_4[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[13]_i_1 
       (.I0(MEM_pc_plus_4[13]),
        .I1(flush),
        .O(\WB_pc_plus_4[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[14]_i_1 
       (.I0(MEM_pc_plus_4[14]),
        .I1(flush),
        .O(\WB_pc_plus_4[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[15]_i_1 
       (.I0(MEM_pc_plus_4[15]),
        .I1(flush),
        .O(\WB_pc_plus_4[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[16]_i_1 
       (.I0(MEM_pc_plus_4[16]),
        .I1(flush),
        .O(\WB_pc_plus_4[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[17]_i_1 
       (.I0(MEM_pc_plus_4[17]),
        .I1(flush),
        .O(\WB_pc_plus_4[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[18]_i_1 
       (.I0(MEM_pc_plus_4[18]),
        .I1(flush),
        .O(\WB_pc_plus_4[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[19]_i_1 
       (.I0(MEM_pc_plus_4[19]),
        .I1(flush),
        .O(\WB_pc_plus_4[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[1]_i_1 
       (.I0(MEM_pc_plus_4[1]),
        .I1(flush),
        .O(\WB_pc_plus_4[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[20]_i_1 
       (.I0(MEM_pc_plus_4[20]),
        .I1(flush),
        .O(\WB_pc_plus_4[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[21]_i_1 
       (.I0(MEM_pc_plus_4[21]),
        .I1(flush),
        .O(\WB_pc_plus_4[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[22]_i_1 
       (.I0(MEM_pc_plus_4[22]),
        .I1(flush),
        .O(\WB_pc_plus_4[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[23]_i_1 
       (.I0(MEM_pc_plus_4[23]),
        .I1(flush),
        .O(\WB_pc_plus_4[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[24]_i_1 
       (.I0(MEM_pc_plus_4[24]),
        .I1(flush),
        .O(\WB_pc_plus_4[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[25]_i_1 
       (.I0(MEM_pc_plus_4[25]),
        .I1(flush),
        .O(\WB_pc_plus_4[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[26]_i_1 
       (.I0(MEM_pc_plus_4[26]),
        .I1(flush),
        .O(\WB_pc_plus_4[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[27]_i_1 
       (.I0(MEM_pc_plus_4[27]),
        .I1(flush),
        .O(\WB_pc_plus_4[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[28]_i_1 
       (.I0(MEM_pc_plus_4[28]),
        .I1(flush),
        .O(\WB_pc_plus_4[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[29]_i_1 
       (.I0(MEM_pc_plus_4[29]),
        .I1(flush),
        .O(\WB_pc_plus_4[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[2]_i_1 
       (.I0(MEM_pc_plus_4[2]),
        .I1(flush),
        .O(\WB_pc_plus_4[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[30]_i_1 
       (.I0(MEM_pc_plus_4[30]),
        .I1(flush),
        .O(\WB_pc_plus_4[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \WB_pc_plus_4[31]_i_1 
       (.I0(clk_enable),
        .I1(MEM_WB_stall),
        .I2(flush),
        .O(\WB_pc_plus_4[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[31]_i_2 
       (.I0(MEM_pc_plus_4[31]),
        .I1(flush),
        .O(\WB_pc_plus_4[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[3]_i_1 
       (.I0(MEM_pc_plus_4[3]),
        .I1(flush),
        .O(\WB_pc_plus_4[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[4]_i_1 
       (.I0(MEM_pc_plus_4[4]),
        .I1(flush),
        .O(\WB_pc_plus_4[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[5]_i_1 
       (.I0(MEM_pc_plus_4[5]),
        .I1(flush),
        .O(\WB_pc_plus_4[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[6]_i_1 
       (.I0(MEM_pc_plus_4[6]),
        .I1(flush),
        .O(\WB_pc_plus_4[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[7]_i_1 
       (.I0(MEM_pc_plus_4[7]),
        .I1(flush),
        .O(\WB_pc_plus_4[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[8]_i_1 
       (.I0(MEM_pc_plus_4[8]),
        .I1(flush),
        .O(\WB_pc_plus_4[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_pc_plus_4[9]_i_1 
       (.I0(MEM_pc_plus_4[9]),
        .I1(flush),
        .O(\WB_pc_plus_4[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[0] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[0]_i_1_n_0 ),
        .Q(WB_pc_plus_4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[10] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[10]_i_1_n_0 ),
        .Q(WB_pc_plus_4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[11] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[11]_i_1_n_0 ),
        .Q(WB_pc_plus_4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[12] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[12]_i_1_n_0 ),
        .Q(WB_pc_plus_4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[13] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[13]_i_1_n_0 ),
        .Q(WB_pc_plus_4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[14] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[14]_i_1_n_0 ),
        .Q(WB_pc_plus_4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[15] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[15]_i_1_n_0 ),
        .Q(WB_pc_plus_4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[16] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[16]_i_1_n_0 ),
        .Q(WB_pc_plus_4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[17] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[17]_i_1_n_0 ),
        .Q(WB_pc_plus_4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[18] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[18]_i_1_n_0 ),
        .Q(WB_pc_plus_4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[19] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[19]_i_1_n_0 ),
        .Q(WB_pc_plus_4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[1] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[1]_i_1_n_0 ),
        .Q(WB_pc_plus_4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[20] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[20]_i_1_n_0 ),
        .Q(WB_pc_plus_4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[21] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[21]_i_1_n_0 ),
        .Q(WB_pc_plus_4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[22] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[22]_i_1_n_0 ),
        .Q(WB_pc_plus_4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[23] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[23]_i_1_n_0 ),
        .Q(WB_pc_plus_4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[24] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[24]_i_1_n_0 ),
        .Q(WB_pc_plus_4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[25] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[25]_i_1_n_0 ),
        .Q(WB_pc_plus_4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[26] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[26]_i_1_n_0 ),
        .Q(WB_pc_plus_4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[27] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[27]_i_1_n_0 ),
        .Q(WB_pc_plus_4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[28] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[28]_i_1_n_0 ),
        .Q(WB_pc_plus_4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[29] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[29]_i_1_n_0 ),
        .Q(WB_pc_plus_4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[2] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[2]_i_1_n_0 ),
        .Q(WB_pc_plus_4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[30] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[30]_i_1_n_0 ),
        .Q(WB_pc_plus_4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[31] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[31]_i_2_n_0 ),
        .Q(WB_pc_plus_4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[3] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[3]_i_1_n_0 ),
        .Q(WB_pc_plus_4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[4] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[4]_i_1_n_0 ),
        .Q(WB_pc_plus_4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[5] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[5]_i_1_n_0 ),
        .Q(WB_pc_plus_4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[6] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[6]_i_1_n_0 ),
        .Q(WB_pc_plus_4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[7] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[7]_i_1_n_0 ),
        .Q(WB_pc_plus_4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[8] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[8]_i_1_n_0 ),
        .Q(WB_pc_plus_4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_pc_plus_4_reg[9] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_pc_plus_4[9]_i_1_n_0 ),
        .Q(WB_pc_plus_4[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[0]_i_1 
       (.I0(MEM_raw_imm[0]),
        .I1(flush),
        .O(\WB_raw_imm[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[10]_i_1 
       (.I0(MEM_raw_imm[10]),
        .I1(flush),
        .O(\WB_raw_imm[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[11]_i_1 
       (.I0(MEM_raw_imm[11]),
        .I1(flush),
        .O(\WB_raw_imm[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[1]_i_1 
       (.I0(MEM_raw_imm[1]),
        .I1(flush),
        .O(\WB_raw_imm[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[2]_i_1 
       (.I0(MEM_raw_imm[2]),
        .I1(flush),
        .O(\WB_raw_imm[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[3]_i_1 
       (.I0(MEM_raw_imm[3]),
        .I1(flush),
        .O(\WB_raw_imm[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[4]_i_1 
       (.I0(MEM_raw_imm[4]),
        .I1(flush),
        .O(\WB_raw_imm[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[5]_i_1 
       (.I0(MEM_raw_imm[5]),
        .I1(flush),
        .O(\WB_raw_imm[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[6]_i_1 
       (.I0(MEM_raw_imm[6]),
        .I1(flush),
        .O(\WB_raw_imm[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[7]_i_1 
       (.I0(MEM_raw_imm[7]),
        .I1(flush),
        .O(\WB_raw_imm[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[8]_i_1 
       (.I0(MEM_raw_imm[8]),
        .I1(flush),
        .O(\WB_raw_imm[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_raw_imm[9]_i_1 
       (.I0(MEM_raw_imm[9]),
        .I1(flush),
        .O(\WB_raw_imm[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[0] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[0]_i_1_n_0 ),
        .Q(WB_raw_imm[0]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[10] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[10]_i_1_n_0 ),
        .Q(WB_raw_imm[10]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[11] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[11]_i_1_n_0 ),
        .Q(WB_raw_imm[11]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[1] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[1]_i_1_n_0 ),
        .Q(WB_raw_imm[1]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[2] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[2]_i_1_n_0 ),
        .Q(WB_raw_imm[2]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[3] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[3]_i_1_n_0 ),
        .Q(WB_raw_imm[3]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[4] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[4]_i_1_n_0 ),
        .Q(WB_raw_imm[4]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[5] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[5]_i_1_n_0 ),
        .Q(WB_raw_imm[5]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[6] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[6]_i_1_n_0 ),
        .Q(WB_raw_imm[6]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[7] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[7]_i_1_n_0 ),
        .Q(WB_raw_imm[7]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[8] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[8]_i_1_n_0 ),
        .Q(WB_raw_imm[8]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_raw_imm_reg[9] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_raw_imm[9]_i_1_n_0 ),
        .Q(WB_raw_imm[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_rd[0]_i_1 
       (.I0(MEM_rd[0]),
        .I1(flush),
        .O(\WB_rd[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_rd[1]_i_1 
       (.I0(MEM_rd[1]),
        .I1(flush),
        .O(\WB_rd[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_rd[2]_i_1 
       (.I0(MEM_rd[2]),
        .I1(flush),
        .O(\WB_rd[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_rd[3]_i_1 
       (.I0(MEM_rd[3]),
        .I1(flush),
        .O(\WB_rd[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_rd[4]_i_1 
       (.I0(MEM_rd[4]),
        .I1(flush),
        .O(\WB_rd[4]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \WB_rd_reg[0] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_rd[0]_i_1_n_0 ),
        .Q(WB_rd[0]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_rd_reg[1] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_rd[1]_i_1_n_0 ),
        .Q(WB_rd[1]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_rd_reg[2] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_rd[2]_i_1_n_0 ),
        .Q(WB_rd[2]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_rd_reg[3] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_rd[3]_i_1_n_0 ),
        .Q(WB_rd[3]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_rd_reg[4] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_rd[4]_i_1_n_0 ),
        .Q(WB_rd[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_register_file_write_data_select[0]_i_1 
       (.I0(MEM_register_file_write_data_select[0]),
        .I1(flush),
        .O(\WB_register_file_write_data_select[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_register_file_write_data_select[1]_i_1 
       (.I0(MEM_register_file_write_data_select[1]),
        .I1(flush),
        .O(\WB_register_file_write_data_select[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \WB_register_file_write_data_select[2]_i_1 
       (.I0(MEM_register_file_write_data_select[2]),
        .I1(flush),
        .O(\WB_register_file_write_data_select[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \WB_register_file_write_data_select_reg[0] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_register_file_write_data_select[0]_i_1_n_0 ),
        .Q(WB_register_file_write_data_select[0]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_register_file_write_data_select_reg[1] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_register_file_write_data_select[1]_i_1_n_0 ),
        .Q(WB_register_file_write_data_select[1]));
  FDCE #(
    .INIT(1'b0)) 
    \WB_register_file_write_data_select_reg[2] 
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\WB_register_file_write_data_select[2]_i_1_n_0 ),
        .Q(WB_register_file_write_data_select[2]));
  LUT2 #(
    .INIT(4'h2)) 
    WB_register_write_enable_i_1
       (.I0(MEM_register_write_enable),
        .I1(flush),
        .O(WB_register_write_enable_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    WB_register_write_enable_reg
       (.C(clk),
        .CE(\WB_pc_plus_4[31]_i_1_n_0 ),
        .CLR(reset),
        .D(WB_register_write_enable_i_1_n_0),
        .Q(WB_register_write_enable));
endmodule

module PCController
   (jump,
    branch_estimation,
    branch_prediction_miss,
    trapped,
    pc,
    jump_target,
    branch_target,
    branch_target_actual,
    trap_target,
    pc_stall,
    next_pc);
  input jump;
  input branch_estimation;
  input branch_prediction_miss;
  input trapped;
  input [31:0]pc;
  input [31:0]jump_target;
  input [31:0]branch_target;
  input [31:0]branch_target_actual;
  input [31:0]trap_target;
  input pc_stall;
  output [31:0]next_pc;

  wire branch_estimation;
  wire branch_prediction_miss;
  wire [31:0]branch_target;
  wire [31:0]branch_target_actual;
  wire [31:1]data4;
  wire jump;
  wire [31:0]jump_target;
  wire [31:0]next_pc;
  wire \next_pc[0]_INST_0_i_1_n_0 ;
  wire \next_pc[0]_INST_0_i_2_n_0 ;
  wire \next_pc[10]_INST_0_i_1_n_0 ;
  wire \next_pc[10]_INST_0_i_2_n_0 ;
  wire \next_pc[11]_INST_0_i_1_n_0 ;
  wire \next_pc[11]_INST_0_i_2_n_0 ;
  wire \next_pc[12]_INST_0_i_1_n_0 ;
  wire \next_pc[12]_INST_0_i_2_n_0 ;
  wire \next_pc[12]_INST_0_i_3_n_0 ;
  wire \next_pc[13]_INST_0_i_1_n_0 ;
  wire \next_pc[13]_INST_0_i_2_n_0 ;
  wire \next_pc[14]_INST_0_i_1_n_0 ;
  wire \next_pc[14]_INST_0_i_2_n_0 ;
  wire \next_pc[15]_INST_0_i_1_n_0 ;
  wire \next_pc[15]_INST_0_i_2_n_0 ;
  wire \next_pc[16]_INST_0_i_1_n_0 ;
  wire \next_pc[16]_INST_0_i_2_n_0 ;
  wire \next_pc[16]_INST_0_i_3_n_0 ;
  wire \next_pc[17]_INST_0_i_1_n_0 ;
  wire \next_pc[17]_INST_0_i_2_n_0 ;
  wire \next_pc[18]_INST_0_i_1_n_0 ;
  wire \next_pc[18]_INST_0_i_2_n_0 ;
  wire \next_pc[19]_INST_0_i_1_n_0 ;
  wire \next_pc[19]_INST_0_i_2_n_0 ;
  wire \next_pc[1]_INST_0_i_1_n_0 ;
  wire \next_pc[1]_INST_0_i_2_n_0 ;
  wire \next_pc[20]_INST_0_i_1_n_0 ;
  wire \next_pc[20]_INST_0_i_2_n_0 ;
  wire \next_pc[20]_INST_0_i_3_n_0 ;
  wire \next_pc[21]_INST_0_i_1_n_0 ;
  wire \next_pc[21]_INST_0_i_2_n_0 ;
  wire \next_pc[22]_INST_0_i_1_n_0 ;
  wire \next_pc[22]_INST_0_i_2_n_0 ;
  wire \next_pc[23]_INST_0_i_1_n_0 ;
  wire \next_pc[23]_INST_0_i_2_n_0 ;
  wire \next_pc[24]_INST_0_i_1_n_0 ;
  wire \next_pc[24]_INST_0_i_2_n_0 ;
  wire \next_pc[24]_INST_0_i_3_n_0 ;
  wire \next_pc[25]_INST_0_i_1_n_0 ;
  wire \next_pc[25]_INST_0_i_2_n_0 ;
  wire \next_pc[26]_INST_0_i_1_n_0 ;
  wire \next_pc[26]_INST_0_i_2_n_0 ;
  wire \next_pc[27]_INST_0_i_1_n_0 ;
  wire \next_pc[27]_INST_0_i_2_n_0 ;
  wire \next_pc[28]_INST_0_i_1_n_0 ;
  wire \next_pc[28]_INST_0_i_2_n_0 ;
  wire \next_pc[28]_INST_0_i_3_n_0 ;
  wire \next_pc[29]_INST_0_i_1_n_0 ;
  wire \next_pc[29]_INST_0_i_2_n_0 ;
  wire \next_pc[2]_INST_0_i_1_n_0 ;
  wire \next_pc[2]_INST_0_i_2_n_0 ;
  wire \next_pc[30]_INST_0_i_1_n_0 ;
  wire \next_pc[30]_INST_0_i_2_n_0 ;
  wire \next_pc[31]_INST_0_i_1_n_0 ;
  wire \next_pc[31]_INST_0_i_2_n_0 ;
  wire \next_pc[3]_INST_0_i_1_n_0 ;
  wire \next_pc[3]_INST_0_i_2_n_0 ;
  wire \next_pc[4]_INST_0_i_1_n_0 ;
  wire \next_pc[4]_INST_0_i_2_n_0 ;
  wire \next_pc[4]_INST_0_i_3_n_0 ;
  wire \next_pc[4]_INST_0_i_4_n_0 ;
  wire \next_pc[5]_INST_0_i_1_n_0 ;
  wire \next_pc[5]_INST_0_i_2_n_0 ;
  wire \next_pc[6]_INST_0_i_1_n_0 ;
  wire \next_pc[6]_INST_0_i_2_n_0 ;
  wire \next_pc[7]_INST_0_i_1_n_0 ;
  wire \next_pc[7]_INST_0_i_2_n_0 ;
  wire \next_pc[8]_INST_0_i_1_n_0 ;
  wire \next_pc[8]_INST_0_i_2_n_0 ;
  wire \next_pc[8]_INST_0_i_3_n_0 ;
  wire \next_pc[9]_INST_0_i_1_n_0 ;
  wire \next_pc[9]_INST_0_i_2_n_0 ;
  wire [31:0]pc;
  wire pc_stall;
  wire [31:0]trap_target;
  wire trapped;
  wire [2:0]\NLW_next_pc[12]_INST_0_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_next_pc[16]_INST_0_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_next_pc[20]_INST_0_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_next_pc[24]_INST_0_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_next_pc[28]_INST_0_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_pc[31]_INST_0_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_pc[31]_INST_0_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_next_pc[4]_INST_0_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_next_pc[8]_INST_0_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[0]_INST_0 
       (.I0(pc[0]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[0]_INST_0_i_1_n_0 ),
        .I4(\next_pc[0]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[0]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[0]),
        .I2(pc[0]),
        .I3(branch_estimation),
        .I4(branch_target[0]),
        .O(\next_pc[0]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[0]_INST_0_i_2 
       (.I0(trap_target[0]),
        .I1(branch_target_actual[0]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[10]_INST_0 
       (.I0(pc[10]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[10]_INST_0_i_1_n_0 ),
        .I4(\next_pc[10]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[10]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[10]),
        .I2(data4[10]),
        .I3(branch_estimation),
        .I4(branch_target[10]),
        .O(\next_pc[10]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[10]_INST_0_i_2 
       (.I0(trap_target[10]),
        .I1(branch_target_actual[10]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[11]_INST_0 
       (.I0(pc[11]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[11]_INST_0_i_1_n_0 ),
        .I4(\next_pc[11]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[11]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[11]),
        .I2(data4[11]),
        .I3(branch_estimation),
        .I4(branch_target[11]),
        .O(\next_pc[11]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[11]_INST_0_i_2 
       (.I0(trap_target[11]),
        .I1(branch_target_actual[11]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[12]_INST_0 
       (.I0(pc[12]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[12]_INST_0_i_1_n_0 ),
        .I4(\next_pc[12]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[12]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[12]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[12]),
        .I2(data4[12]),
        .I3(branch_estimation),
        .I4(branch_target[12]),
        .O(\next_pc[12]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[12]_INST_0_i_2 
       (.I0(trap_target[12]),
        .I1(branch_target_actual[12]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[12]_INST_0_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_pc[12]_INST_0_i_3 
       (.CI(\next_pc[8]_INST_0_i_3_n_0 ),
        .CO({\next_pc[12]_INST_0_i_3_n_0 ,\NLW_next_pc[12]_INST_0_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[12:9]),
        .S(pc[12:9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[13]_INST_0 
       (.I0(pc[13]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[13]_INST_0_i_1_n_0 ),
        .I4(\next_pc[13]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[13]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[13]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[13]),
        .I2(data4[13]),
        .I3(branch_estimation),
        .I4(branch_target[13]),
        .O(\next_pc[13]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[13]_INST_0_i_2 
       (.I0(trap_target[13]),
        .I1(branch_target_actual[13]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[14]_INST_0 
       (.I0(pc[14]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[14]_INST_0_i_1_n_0 ),
        .I4(\next_pc[14]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[14]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[14]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[14]),
        .I2(data4[14]),
        .I3(branch_estimation),
        .I4(branch_target[14]),
        .O(\next_pc[14]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[14]_INST_0_i_2 
       (.I0(trap_target[14]),
        .I1(branch_target_actual[14]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[15]_INST_0 
       (.I0(pc[15]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[15]_INST_0_i_1_n_0 ),
        .I4(\next_pc[15]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[15]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[15]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[15]),
        .I2(data4[15]),
        .I3(branch_estimation),
        .I4(branch_target[15]),
        .O(\next_pc[15]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[15]_INST_0_i_2 
       (.I0(trap_target[15]),
        .I1(branch_target_actual[15]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[16]_INST_0 
       (.I0(pc[16]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[16]_INST_0_i_1_n_0 ),
        .I4(\next_pc[16]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[16]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[16]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[16]),
        .I2(data4[16]),
        .I3(branch_estimation),
        .I4(branch_target[16]),
        .O(\next_pc[16]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[16]_INST_0_i_2 
       (.I0(trap_target[16]),
        .I1(branch_target_actual[16]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[16]_INST_0_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_pc[16]_INST_0_i_3 
       (.CI(\next_pc[12]_INST_0_i_3_n_0 ),
        .CO({\next_pc[16]_INST_0_i_3_n_0 ,\NLW_next_pc[16]_INST_0_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[16:13]),
        .S(pc[16:13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[17]_INST_0 
       (.I0(pc[17]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[17]_INST_0_i_1_n_0 ),
        .I4(\next_pc[17]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[17]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[17]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[17]),
        .I2(data4[17]),
        .I3(branch_estimation),
        .I4(branch_target[17]),
        .O(\next_pc[17]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[17]_INST_0_i_2 
       (.I0(trap_target[17]),
        .I1(branch_target_actual[17]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[18]_INST_0 
       (.I0(pc[18]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[18]_INST_0_i_1_n_0 ),
        .I4(\next_pc[18]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[18]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[18]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[18]),
        .I2(data4[18]),
        .I3(branch_estimation),
        .I4(branch_target[18]),
        .O(\next_pc[18]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[18]_INST_0_i_2 
       (.I0(trap_target[18]),
        .I1(branch_target_actual[18]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[19]_INST_0 
       (.I0(pc[19]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[19]_INST_0_i_1_n_0 ),
        .I4(\next_pc[19]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[19]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[19]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[19]),
        .I2(data4[19]),
        .I3(branch_estimation),
        .I4(branch_target[19]),
        .O(\next_pc[19]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[19]_INST_0_i_2 
       (.I0(trap_target[19]),
        .I1(branch_target_actual[19]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[19]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[1]_INST_0 
       (.I0(pc[1]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[1]_INST_0_i_1_n_0 ),
        .I4(\next_pc[1]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[1]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[1]),
        .I2(data4[1]),
        .I3(branch_estimation),
        .I4(branch_target[1]),
        .O(\next_pc[1]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[1]_INST_0_i_2 
       (.I0(trap_target[1]),
        .I1(branch_target_actual[1]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[20]_INST_0 
       (.I0(pc[20]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[20]_INST_0_i_1_n_0 ),
        .I4(\next_pc[20]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[20]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[20]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[20]),
        .I2(data4[20]),
        .I3(branch_estimation),
        .I4(branch_target[20]),
        .O(\next_pc[20]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[20]_INST_0_i_2 
       (.I0(trap_target[20]),
        .I1(branch_target_actual[20]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[20]_INST_0_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_pc[20]_INST_0_i_3 
       (.CI(\next_pc[16]_INST_0_i_3_n_0 ),
        .CO({\next_pc[20]_INST_0_i_3_n_0 ,\NLW_next_pc[20]_INST_0_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[20:17]),
        .S(pc[20:17]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[21]_INST_0 
       (.I0(pc[21]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[21]_INST_0_i_1_n_0 ),
        .I4(\next_pc[21]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[21]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[21]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[21]),
        .I2(data4[21]),
        .I3(branch_estimation),
        .I4(branch_target[21]),
        .O(\next_pc[21]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[21]_INST_0_i_2 
       (.I0(trap_target[21]),
        .I1(branch_target_actual[21]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[22]_INST_0 
       (.I0(pc[22]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[22]_INST_0_i_1_n_0 ),
        .I4(\next_pc[22]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[22]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[22]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[22]),
        .I2(data4[22]),
        .I3(branch_estimation),
        .I4(branch_target[22]),
        .O(\next_pc[22]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[22]_INST_0_i_2 
       (.I0(trap_target[22]),
        .I1(branch_target_actual[22]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[23]_INST_0 
       (.I0(pc[23]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[23]_INST_0_i_1_n_0 ),
        .I4(\next_pc[23]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[23]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[23]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[23]),
        .I2(data4[23]),
        .I3(branch_estimation),
        .I4(branch_target[23]),
        .O(\next_pc[23]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[23]_INST_0_i_2 
       (.I0(trap_target[23]),
        .I1(branch_target_actual[23]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[24]_INST_0 
       (.I0(pc[24]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[24]_INST_0_i_1_n_0 ),
        .I4(\next_pc[24]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[24]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[24]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[24]),
        .I2(data4[24]),
        .I3(branch_estimation),
        .I4(branch_target[24]),
        .O(\next_pc[24]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[24]_INST_0_i_2 
       (.I0(trap_target[24]),
        .I1(branch_target_actual[24]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[24]_INST_0_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_pc[24]_INST_0_i_3 
       (.CI(\next_pc[20]_INST_0_i_3_n_0 ),
        .CO({\next_pc[24]_INST_0_i_3_n_0 ,\NLW_next_pc[24]_INST_0_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[24:21]),
        .S(pc[24:21]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[25]_INST_0 
       (.I0(pc[25]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[25]_INST_0_i_1_n_0 ),
        .I4(\next_pc[25]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[25]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[25]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[25]),
        .I2(data4[25]),
        .I3(branch_estimation),
        .I4(branch_target[25]),
        .O(\next_pc[25]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[25]_INST_0_i_2 
       (.I0(trap_target[25]),
        .I1(branch_target_actual[25]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[25]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[26]_INST_0 
       (.I0(pc[26]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[26]_INST_0_i_1_n_0 ),
        .I4(\next_pc[26]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[26]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[26]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[26]),
        .I2(data4[26]),
        .I3(branch_estimation),
        .I4(branch_target[26]),
        .O(\next_pc[26]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[26]_INST_0_i_2 
       (.I0(trap_target[26]),
        .I1(branch_target_actual[26]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[27]_INST_0 
       (.I0(pc[27]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[27]_INST_0_i_1_n_0 ),
        .I4(\next_pc[27]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[27]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[27]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[27]),
        .I2(data4[27]),
        .I3(branch_estimation),
        .I4(branch_target[27]),
        .O(\next_pc[27]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[27]_INST_0_i_2 
       (.I0(trap_target[27]),
        .I1(branch_target_actual[27]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[27]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[28]_INST_0 
       (.I0(pc[28]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[28]_INST_0_i_1_n_0 ),
        .I4(\next_pc[28]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[28]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[28]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[28]),
        .I2(data4[28]),
        .I3(branch_estimation),
        .I4(branch_target[28]),
        .O(\next_pc[28]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[28]_INST_0_i_2 
       (.I0(trap_target[28]),
        .I1(branch_target_actual[28]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[28]_INST_0_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_pc[28]_INST_0_i_3 
       (.CI(\next_pc[24]_INST_0_i_3_n_0 ),
        .CO({\next_pc[28]_INST_0_i_3_n_0 ,\NLW_next_pc[28]_INST_0_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[28:25]),
        .S(pc[28:25]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[29]_INST_0 
       (.I0(pc[29]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[29]_INST_0_i_1_n_0 ),
        .I4(\next_pc[29]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[29]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[29]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[29]),
        .I2(data4[29]),
        .I3(branch_estimation),
        .I4(branch_target[29]),
        .O(\next_pc[29]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[29]_INST_0_i_2 
       (.I0(trap_target[29]),
        .I1(branch_target_actual[29]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[29]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[2]_INST_0 
       (.I0(pc[2]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[2]_INST_0_i_1_n_0 ),
        .I4(\next_pc[2]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[2]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[2]),
        .I2(data4[2]),
        .I3(branch_estimation),
        .I4(branch_target[2]),
        .O(\next_pc[2]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[2]_INST_0_i_2 
       (.I0(trap_target[2]),
        .I1(branch_target_actual[2]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[30]_INST_0 
       (.I0(pc[30]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[30]_INST_0_i_1_n_0 ),
        .I4(\next_pc[30]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[30]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[30]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[30]),
        .I2(data4[30]),
        .I3(branch_estimation),
        .I4(branch_target[30]),
        .O(\next_pc[30]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[30]_INST_0_i_2 
       (.I0(trap_target[30]),
        .I1(branch_target_actual[30]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[31]_INST_0 
       (.I0(pc[31]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[31]_INST_0_i_1_n_0 ),
        .I4(\next_pc[31]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[31]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[31]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[31]),
        .I2(data4[31]),
        .I3(branch_estimation),
        .I4(branch_target[31]),
        .O(\next_pc[31]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[31]_INST_0_i_2 
       (.I0(trap_target[31]),
        .I1(branch_target_actual[31]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[31]_INST_0_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_pc[31]_INST_0_i_3 
       (.CI(\next_pc[28]_INST_0_i_3_n_0 ),
        .CO(\NLW_next_pc[31]_INST_0_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_pc[31]_INST_0_i_3_O_UNCONNECTED [3],data4[31:29]}),
        .S({1'b0,pc[31:29]}));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[3]_INST_0 
       (.I0(pc[3]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[3]_INST_0_i_1_n_0 ),
        .I4(\next_pc[3]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[3]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[3]),
        .I2(data4[3]),
        .I3(branch_estimation),
        .I4(branch_target[3]),
        .O(\next_pc[3]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[3]_INST_0_i_2 
       (.I0(trap_target[3]),
        .I1(branch_target_actual[3]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[4]_INST_0 
       (.I0(pc[4]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[4]_INST_0_i_1_n_0 ),
        .I4(\next_pc[4]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[4]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[4]),
        .I2(data4[4]),
        .I3(branch_estimation),
        .I4(branch_target[4]),
        .O(\next_pc[4]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[4]_INST_0_i_2 
       (.I0(trap_target[4]),
        .I1(branch_target_actual[4]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[4]_INST_0_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \next_pc[4]_INST_0_i_3 
       (.CI(1'b0),
        .CO({\next_pc[4]_INST_0_i_3_n_0 ,\NLW_next_pc[4]_INST_0_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pc[2],1'b0}),
        .O(data4[4:1]),
        .S({pc[4:3],\next_pc[4]_INST_0_i_4_n_0 ,pc[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    \next_pc[4]_INST_0_i_4 
       (.I0(pc[2]),
        .O(\next_pc[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[5]_INST_0 
       (.I0(pc[5]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[5]_INST_0_i_1_n_0 ),
        .I4(\next_pc[5]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[5]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[5]),
        .I2(data4[5]),
        .I3(branch_estimation),
        .I4(branch_target[5]),
        .O(\next_pc[5]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[5]_INST_0_i_2 
       (.I0(trap_target[5]),
        .I1(branch_target_actual[5]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[6]_INST_0 
       (.I0(pc[6]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[6]_INST_0_i_1_n_0 ),
        .I4(\next_pc[6]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[6]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[6]),
        .I2(data4[6]),
        .I3(branch_estimation),
        .I4(branch_target[6]),
        .O(\next_pc[6]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[6]_INST_0_i_2 
       (.I0(trap_target[6]),
        .I1(branch_target_actual[6]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[7]_INST_0 
       (.I0(pc[7]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[7]_INST_0_i_1_n_0 ),
        .I4(\next_pc[7]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[7]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[7]),
        .I2(data4[7]),
        .I3(branch_estimation),
        .I4(branch_target[7]),
        .O(\next_pc[7]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[7]_INST_0_i_2 
       (.I0(trap_target[7]),
        .I1(branch_target_actual[7]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[8]_INST_0 
       (.I0(pc[8]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[8]_INST_0_i_1_n_0 ),
        .I4(\next_pc[8]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[8]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[8]),
        .I2(data4[8]),
        .I3(branch_estimation),
        .I4(branch_target[8]),
        .O(\next_pc[8]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[8]_INST_0_i_2 
       (.I0(trap_target[8]),
        .I1(branch_target_actual[8]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[8]_INST_0_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \next_pc[8]_INST_0_i_3 
       (.CI(\next_pc[4]_INST_0_i_3_n_0 ),
        .CO({\next_pc[8]_INST_0_i_3_n_0 ,\NLW_next_pc[8]_INST_0_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[8:5]),
        .S(pc[8:5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0300)) 
    \next_pc[9]_INST_0 
       (.I0(pc[9]),
        .I1(branch_prediction_miss),
        .I2(trapped),
        .I3(\next_pc[9]_INST_0_i_1_n_0 ),
        .I4(\next_pc[9]_INST_0_i_2_n_0 ),
        .I5(pc_stall),
        .O(next_pc[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \next_pc[9]_INST_0_i_1 
       (.I0(jump),
        .I1(jump_target[9]),
        .I2(data4[9]),
        .I3(branch_estimation),
        .I4(branch_target[9]),
        .O(\next_pc[9]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \next_pc[9]_INST_0_i_2 
       (.I0(trap_target[9]),
        .I1(branch_target_actual[9]),
        .I2(trapped),
        .I3(branch_prediction_miss),
        .O(\next_pc[9]_INST_0_i_2_n_0 ));
endmodule

module PCPlus4
   (pc,
    pc_plus_4);
  input [31:0]pc;
  output [31:0]pc_plus_4;

  wire [31:0]pc;
  wire [31:0]pc_plus_4;
  wire \pc_plus_4[13]_INST_0_n_0 ;
  wire \pc_plus_4[17]_INST_0_n_0 ;
  wire \pc_plus_4[1]_INST_0_i_1_n_0 ;
  wire \pc_plus_4[1]_INST_0_n_0 ;
  wire \pc_plus_4[21]_INST_0_n_0 ;
  wire \pc_plus_4[25]_INST_0_n_0 ;
  wire \pc_plus_4[5]_INST_0_n_0 ;
  wire \pc_plus_4[9]_INST_0_n_0 ;
  wire [2:0]\NLW_pc_plus_4[13]_INST_0_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_plus_4[17]_INST_0_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_plus_4[1]_INST_0_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_plus_4[21]_INST_0_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_plus_4[25]_INST_0_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_plus_4[29]_INST_0_CO_UNCONNECTED ;
  wire [3:3]\NLW_pc_plus_4[29]_INST_0_O_UNCONNECTED ;
  wire [2:0]\NLW_pc_plus_4[5]_INST_0_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_plus_4[9]_INST_0_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_plus_4[13]_INST_0 
       (.CI(\pc_plus_4[9]_INST_0_n_0 ),
        .CO({\pc_plus_4[13]_INST_0_n_0 ,\NLW_pc_plus_4[13]_INST_0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[16:13]),
        .S(pc[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_plus_4[17]_INST_0 
       (.CI(\pc_plus_4[13]_INST_0_n_0 ),
        .CO({\pc_plus_4[17]_INST_0_n_0 ,\NLW_pc_plus_4[17]_INST_0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[20:17]),
        .S(pc[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \pc_plus_4[1]_INST_0 
       (.CI(1'b0),
        .CO({\pc_plus_4[1]_INST_0_n_0 ,\NLW_pc_plus_4[1]_INST_0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pc[2],1'b0}),
        .O(pc_plus_4[4:1]),
        .S({pc[4:3],\pc_plus_4[1]_INST_0_i_1_n_0 ,pc[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    \pc_plus_4[1]_INST_0_i_1 
       (.I0(pc[2]),
        .O(\pc_plus_4[1]_INST_0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_plus_4[21]_INST_0 
       (.CI(\pc_plus_4[17]_INST_0_n_0 ),
        .CO({\pc_plus_4[21]_INST_0_n_0 ,\NLW_pc_plus_4[21]_INST_0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[24:21]),
        .S(pc[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_plus_4[25]_INST_0 
       (.CI(\pc_plus_4[21]_INST_0_n_0 ),
        .CO({\pc_plus_4[25]_INST_0_n_0 ,\NLW_pc_plus_4[25]_INST_0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[28:25]),
        .S(pc[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_plus_4[29]_INST_0 
       (.CI(\pc_plus_4[25]_INST_0_n_0 ),
        .CO(\NLW_pc_plus_4[29]_INST_0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pc_plus_4[29]_INST_0_O_UNCONNECTED [3],pc_plus_4[31:29]}),
        .S({1'b0,pc[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_plus_4[5]_INST_0 
       (.CI(\pc_plus_4[1]_INST_0_n_0 ),
        .CO({\pc_plus_4[5]_INST_0_n_0 ,\NLW_pc_plus_4[5]_INST_0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[8:5]),
        .S(pc[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_plus_4[9]_INST_0 
       (.CI(\pc_plus_4[5]_INST_0_n_0 ),
        .CO({\pc_plus_4[9]_INST_0_n_0 ,\NLW_pc_plus_4[9]_INST_0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[12:9]),
        .S(pc[12:9]));
endmodule

module ProgramCounter
   (clk,
    clk_enable,
    reset,
    next_pc,
    pc);
  input clk;
  input clk_enable;
  input reset;
  input [31:0]next_pc;
  output [31:0]pc;

  wire clk;
  wire clk_enable;
  wire [31:0]next_pc;
  wire [31:0]pc;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[0]),
        .Q(pc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[10]),
        .Q(pc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[11]),
        .Q(pc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[12]),
        .Q(pc[12]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[13]),
        .Q(pc[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[14]),
        .Q(pc[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[15]),
        .Q(pc[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[16]),
        .Q(pc[16]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[17]),
        .Q(pc[17]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[18]),
        .Q(pc[18]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[19]),
        .Q(pc[19]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[1]),
        .Q(pc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[20]),
        .Q(pc[20]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[21]),
        .Q(pc[21]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[22]),
        .Q(pc[22]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[23]),
        .Q(pc[23]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[24]),
        .Q(pc[24]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[25]),
        .Q(pc[25]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[26]),
        .Q(pc[26]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[27]),
        .Q(pc[27]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[28]),
        .Q(pc[28]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[29]),
        .Q(pc[29]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[2]),
        .Q(pc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[30]),
        .Q(pc[30]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[31]),
        .Q(pc[31]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[3]),
        .Q(pc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[4]),
        .Q(pc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[5]),
        .Q(pc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[6]),
        .Q(pc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[7]),
        .Q(pc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[8]),
        .Q(pc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(next_pc[9]),
        .Q(pc[9]));
endmodule

(* XLEN = "32" *) 
module RV32I46F5SPDebug
   (clk,
    clk_enable,
    reset,
    debug_pc,
    debug_instruction,
    debug_reg_data,
    debug_reg_addr,
    debug_alu_result);
  input clk;
  input clk_enable;
  input reset;
  output [31:0]debug_pc;
  output [31:0]debug_instruction;
  output [31:0]debug_reg_data;
  output [4:0]debug_reg_addr;
  output [31:0]debug_alu_result;

  wire EX_MEM_stall;
  wire [1:0]EX_alu_src_A_select;
  wire [2:0]EX_alu_src_B_select;
  wire EX_branch;
  wire EX_branch_estimation;
  wire EX_csr_write_enable;
  wire [2:0]EX_funct3;
  wire [5:5]EX_funct7;
  wire [31:0]EX_imm;
  wire EX_jump;
  wire EX_memory_read;
  wire EX_memory_write;
  wire [6:0]EX_opcode;
  wire [31:0]EX_pc;
  wire [31:0]EX_pc_plus_4;
  wire [11:0]EX_raw_imm;
  wire [4:0]EX_rd;
  wire [31:0]EX_read_data1;
  wire [31:0]EX_read_data2;
  wire [2:0]EX_register_file_write_data_select;
  wire EX_register_write_enable;
  wire [4:0]EX_rs1;
  wire [4:0]EX_rs2;
  wire ID_EX_flush;
  wire ID_EX_stall;
  wire ID_branch_estimation;
  wire [31:2]ID_instruction;
  wire [31:0]ID_pc;
  wire [31:0]ID_pc_plus_4;
  wire IF_ID_flush;
  wire [31:0]MEM_alu_result;
  wire MEM_csr_write_enable;
  wire [2:0]MEM_funct3;
  wire [31:0]MEM_imm;
  wire MEM_memory_read;
  wire MEM_memory_write;
  wire [6:0]MEM_opcode;
  wire [31:0]MEM_pc;
  wire [31:0]MEM_pc_plus_4;
  wire [11:0]MEM_raw_imm;
  wire [4:0]MEM_rd;
  wire [31:0]MEM_read_data2;
  wire [2:0]MEM_register_file_write_data_select;
  wire MEM_register_write_enable;
  wire [31:0]WB_alu_result;
  wire [31:0]WB_byte_enable_logic_register_file_write_data;
  wire WB_csr_write_enable;
  wire [31:0]WB_imm;
  wire [6:0]WB_opcode;
  wire [31:0]WB_pc_plus_4;
  wire [11:0]WB_raw_imm;
  wire [4:0]WB_rd;
  wire [2:0]WB_register_file_write_data_select;
  wire WB_register_write_enable;
  wire [31:0]alu_forward_source_data_a;
  wire [31:0]alu_forward_source_data_b;
  wire [1:1]alu_forward_source_select_a;
  wire [1:1]alu_forward_source_select_b;
  wire alu_i_10_n_0;
  wire alu_i_11_n_0;
  wire alu_i_12_n_0;
  wire alu_i_13_n_0;
  wire alu_i_14_n_0;
  wire alu_i_15_n_0;
  wire alu_i_16_n_0;
  wire alu_i_17_n_0;
  wire alu_i_18_n_0;
  wire alu_i_19_n_0;
  wire alu_i_1_n_0;
  wire alu_i_20_n_0;
  wire alu_i_21_n_0;
  wire alu_i_22_n_0;
  wire alu_i_23_n_0;
  wire alu_i_24_n_0;
  wire alu_i_25_n_0;
  wire alu_i_26_n_0;
  wire alu_i_27_n_0;
  wire alu_i_28_n_0;
  wire alu_i_29_n_0;
  wire alu_i_2_n_0;
  wire alu_i_30_n_0;
  wire alu_i_31_n_0;
  wire alu_i_32_n_0;
  wire alu_i_33_n_0;
  wire alu_i_34_n_0;
  wire alu_i_35_n_0;
  wire alu_i_36_n_0;
  wire alu_i_37_n_0;
  wire alu_i_38_n_0;
  wire alu_i_39_n_0;
  wire alu_i_3_n_0;
  wire alu_i_40_n_0;
  wire alu_i_41_n_0;
  wire alu_i_42_n_0;
  wire alu_i_43_n_0;
  wire alu_i_44_n_0;
  wire alu_i_45_n_0;
  wire alu_i_46_n_0;
  wire alu_i_47_n_0;
  wire alu_i_48_n_0;
  wire alu_i_49_n_0;
  wire alu_i_4_n_0;
  wire alu_i_50_n_0;
  wire alu_i_51_n_0;
  wire alu_i_52_n_0;
  wire alu_i_53_n_0;
  wire alu_i_54_n_0;
  wire alu_i_55_n_0;
  wire alu_i_56_n_0;
  wire alu_i_57_n_0;
  wire alu_i_58_n_0;
  wire alu_i_59_n_0;
  wire alu_i_5_n_0;
  wire alu_i_60_n_0;
  wire alu_i_61_n_0;
  wire alu_i_62_n_0;
  wire alu_i_63_n_0;
  wire alu_i_64_n_0;
  wire alu_i_6_n_0;
  wire alu_i_70_n_0;
  wire alu_i_71_n_0;
  wire alu_i_72_n_0;
  wire alu_i_73_n_0;
  wire alu_i_74_n_0;
  wire alu_i_75_n_0;
  wire alu_i_76_n_0;
  wire alu_i_77_n_0;
  wire alu_i_78_n_0;
  wire alu_i_79_n_0;
  wire alu_i_7_n_0;
  wire alu_i_80_n_0;
  wire alu_i_81_n_0;
  wire alu_i_82_n_0;
  wire alu_i_83_n_0;
  wire alu_i_84_n_0;
  wire alu_i_85_n_0;
  wire alu_i_86_n_0;
  wire alu_i_87_n_0;
  wire alu_i_88_n_0;
  wire alu_i_89_n_0;
  wire alu_i_8_n_0;
  wire alu_i_90_n_0;
  wire alu_i_91_n_0;
  wire alu_i_92_n_0;
  wire alu_i_93_n_0;
  wire alu_i_94_n_0;
  wire alu_i_95_n_0;
  wire alu_i_96_n_0;
  wire alu_i_9_n_0;
  wire [3:0]alu_op;
  wire [1:0]alu_src_A_select;
  wire [2:0]alu_src_B_select;
  wire alu_zero;
  wire branch;
  wire branch_estimation;
  wire branch_prediction_miss;
  wire branch_taken;
  wire [31:0]branch_target;
  wire [31:0]branch_target_actual;
  wire [31:0]byte_enable_logic_register_file_write_data;
  wire clk;
  wire clk_enable;
  wire csr_file_i_10_n_0;
  wire csr_file_i_14_n_0;
  wire csr_file_i_15_n_0;
  wire csr_file_i_18_n_0;
  wire csr_file_i_20_n_0;
  wire csr_file_i_21_n_0;
  wire csr_file_i_22_n_0;
  wire csr_file_i_2_n_0;
  wire csr_file_i_3_n_0;
  wire csr_file_i_6_n_0;
  wire csr_file_i_8_n_0;
  wire csr_file_i_9_n_0;
  wire [31:0]csr_forward_data;
  wire csr_hazard_mem;
  wire csr_hazard_wb;
  wire [9:0]csr_read_address;
  wire [31:0]csr_read_out;
  wire csr_ready;
  wire [8:0]csr_trap_address;
  wire [31:0]csr_trap_write_data;
  wire [9:0]csr_write_address;
  wire [31:0]csr_write_data;
  wire csr_write_enable_source;
  wire cu_csr_write_enable;
  wire [31:0]data_memory_read_data;
  wire [31:0]data_memory_write_data;
  wire [31:0]debug_alu_result;
  wire [31:0]debug_instruction;
  wire debug_mode;
  wire [31:0]debug_pc;
  wire [4:0]debug_reg_addr;
  wire [31:0]debug_reg_data;
  wire [2:0]funct3;
  wire [5:5]funct7;
  wire [1:0]hazard_mem;
  wire [1:0]hazard_wb;
  wire [31:2]im_instruction;
  wire [31:0]imm;
  wire instruction_decoder_n_32;
  wire instruction_decoder_n_33;
  wire instruction_decoder_n_34;
  wire instruction_decoder_n_35;
  wire instruction_decoder_n_36;
  wire instruction_decoder_n_37;
  wire instruction_decoder_n_38;
  wire instruction_decoder_n_39;
  wire instruction_decoder_n_40;
  wire instruction_decoder_n_41;
  wire instruction_decoder_n_42;
  wire instruction_decoder_n_43;
  wire instruction_decoder_n_44;
  wire instruction_decoder_n_45;
  wire instruction_decoder_n_46;
  wire instruction_decoder_n_47;
  wire instruction_decoder_n_48;
  wire instruction_decoder_n_49;
  wire instruction_decoder_n_50;
  wire instruction_decoder_n_51;
  wire jump;
  wire memory_read;
  wire memory_write;
  wire [31:0]next_pc;
  wire [4:0]p_0_out;
  wire [4:0]p_1_in;
  wire [31:1]pc_plus_4_signal;
  wire pc_stall;
  wire pth_done_flush;
  wire [4:0]rd;
  wire [31:0]read_data1;
  wire [31:0]read_data2;
  wire register_file_debug_i_33_n_0;
  wire register_file_debug_i_34_n_0;
  wire register_file_debug_i_35_n_0;
  wire register_file_debug_i_36_n_0;
  wire register_file_debug_i_37_n_0;
  wire register_file_debug_i_38_n_0;
  wire register_file_debug_i_39_n_0;
  wire register_file_debug_i_40_n_0;
  wire register_file_debug_i_41_n_0;
  wire register_file_debug_i_42_n_0;
  wire register_file_debug_i_43_n_0;
  wire register_file_debug_i_44_n_0;
  wire register_file_debug_i_45_n_0;
  wire register_file_debug_i_46_n_0;
  wire register_file_debug_i_47_n_0;
  wire register_file_debug_i_48_n_0;
  wire register_file_debug_i_49_n_0;
  wire register_file_debug_i_50_n_0;
  wire register_file_debug_i_51_n_0;
  wire register_file_debug_i_52_n_0;
  wire register_file_debug_i_53_n_0;
  wire register_file_debug_i_54_n_0;
  wire register_file_debug_i_55_n_0;
  wire register_file_debug_i_56_n_0;
  wire register_file_debug_i_57_n_0;
  wire register_file_debug_i_58_n_0;
  wire register_file_debug_i_59_n_0;
  wire register_file_debug_i_60_n_0;
  wire register_file_debug_i_61_n_0;
  wire register_file_debug_i_62_n_0;
  wire register_file_debug_i_63_n_0;
  wire register_file_debug_i_64_n_0;
  wire register_file_write;
  wire [31:0]register_file_write_data;
  wire [2:0]register_file_write_data_select;
  wire reset;
  wire [4:0]rs1;
  wire [4:0]rs2;
  wire standby_mode;
  wire tc_csr_write_enable;
  wire trap_done;
  wire [2:0]trap_status;
  wire [31:0]trap_target;
  wire trapped;
  wire [3:0]write_mask;
  wire [31:0]NLW_branch_predictor_IF_imm_UNCONNECTED;
  wire [1:0]NLW_branch_predictor_IF_opcode_UNCONNECTED;
  wire NLW_control_unit_write_done_UNCONNECTED;
  wire [1:0]NLW_control_unit_opcode_UNCONNECTED;
  wire NLW_csr_file_trapped_UNCONNECTED;
  wire [31:0]NLW_ex_mem_register_EX_csr_read_data_UNCONNECTED;
  wire [31:0]NLW_ex_mem_register_EX_instruction_UNCONNECTED;
  wire [19:12]NLW_ex_mem_register_EX_raw_imm_UNCONNECTED;
  wire [4:0]NLW_ex_mem_register_EX_rs1_UNCONNECTED;
  wire [31:0]NLW_ex_mem_register_MEM_csr_read_data_UNCONNECTED;
  wire [31:0]NLW_ex_mem_register_MEM_instruction_UNCONNECTED;
  wire [19:12]NLW_ex_mem_register_MEM_raw_imm_UNCONNECTED;
  wire [4:0]NLW_ex_mem_register_MEM_rs1_UNCONNECTED;
  wire NLW_exception_detector_csr_write_enable_UNCONNECTED;
  wire [1:0]NLW_exception_detector_ID_opcode_UNCONNECTED;
  wire [31:0]NLW_forward_unit_MEM_csr_read_data_UNCONNECTED;
  wire [31:0]NLW_forward_unit_MEM_csr_write_data_UNCONNECTED;
  wire [31:0]NLW_forward_unit_WB_csr_read_data_UNCONNECTED;
  wire [31:0]NLW_forward_unit_WB_csr_write_data_UNCONNECTED;
  wire [0:0]NLW_forward_unit_alu_forward_source_select_a_UNCONNECTED;
  wire [0:0]NLW_forward_unit_alu_forward_source_select_b_UNCONNECTED;
  wire NLW_hazard_unit_EX_MEM_flush_UNCONNECTED;
  wire NLW_hazard_unit_EX_csr_write_enable_UNCONNECTED;
  wire NLW_hazard_unit_IF_ID_stall_UNCONNECTED;
  wire NLW_hazard_unit_MEM_WB_flush_UNCONNECTED;
  wire NLW_hazard_unit_MEM_WB_stall_UNCONNECTED;
  wire NLW_hazard_unit_clk_UNCONNECTED;
  wire NLW_hazard_unit_clk_enable_UNCONNECTED;
  wire NLW_hazard_unit_misaligned_instruction_flush_UNCONNECTED;
  wire NLW_hazard_unit_misaligned_memory_flush_UNCONNECTED;
  wire NLW_hazard_unit_reset_UNCONNECTED;
  wire [11:0]NLW_hazard_unit_ID_raw_imm_UNCONNECTED;
  wire [2:0]NLW_hazard_unit_trap_status_UNCONNECTED;
  wire [31:0]NLW_id_ex_register_EX_csr_read_data_UNCONNECTED;
  wire [6:0]NLW_id_ex_register_EX_funct7_UNCONNECTED;
  wire [31:0]NLW_id_ex_register_EX_instruction_UNCONNECTED;
  wire [19:12]NLW_id_ex_register_EX_raw_imm_UNCONNECTED;
  wire [31:0]NLW_id_ex_register_ID_csr_read_data_UNCONNECTED;
  wire [6:0]NLW_id_ex_register_ID_funct7_UNCONNECTED;
  wire [31:0]NLW_id_ex_register_ID_instruction_UNCONNECTED;
  wire [1:0]NLW_id_ex_register_ID_opcode_UNCONNECTED;
  wire [19:12]NLW_id_ex_register_ID_raw_imm_UNCONNECTED;
  wire [1:0]NLW_if_id_register_ID_instruction_UNCONNECTED;
  wire [25:0]NLW_if_id_register_IF_instruction_UNCONNECTED;
  wire [0:0]NLW_if_id_register_IF_pc_plus_4_UNCONNECTED;
  wire [1:0]NLW_immediate_generator_opcode_UNCONNECTED;
  wire [6:0]NLW_instruction_decoder_funct7_UNCONNECTED;
  wire [1:0]NLW_instruction_decoder_instruction_UNCONNECTED;
  wire [6:0]NLW_instruction_decoder_opcode_UNCONNECTED;
  wire [27:0]NLW_instruction_memory_instruction_UNCONNECTED;
  wire [31:0]NLW_instruction_memory_pc_UNCONNECTED;
  wire [31:0]NLW_mem_wb_register_MEM_csr_read_data_UNCONNECTED;
  wire [31:0]NLW_mem_wb_register_MEM_instruction_UNCONNECTED;
  wire [31:0]NLW_mem_wb_register_MEM_pc_UNCONNECTED;
  wire [19:12]NLW_mem_wb_register_MEM_raw_imm_UNCONNECTED;
  wire [4:0]NLW_mem_wb_register_MEM_rs1_UNCONNECTED;
  wire [31:0]NLW_mem_wb_register_WB_csr_read_data_UNCONNECTED;
  wire [31:0]NLW_mem_wb_register_WB_instruction_UNCONNECTED;
  wire [31:0]NLW_mem_wb_register_WB_pc_UNCONNECTED;
  wire [19:12]NLW_mem_wb_register_WB_raw_imm_UNCONNECTED;
  wire [4:0]NLW_mem_wb_register_WB_rs1_UNCONNECTED;
  wire [0:0]NLW_pc_plus_4_pc_UNCONNECTED;
  wire [0:0]NLW_pc_plus_4_pc_plus_4_UNCONNECTED;
  wire NLW_trap_controller_ic_clean_UNCONNECTED;
  wire NLW_trap_controller_misaligned_instruction_flush_UNCONNECTED;
  wire NLW_trap_controller_misaligned_memory_flush_UNCONNECTED;
  wire [31:0]NLW_trap_controller_ID_pc_UNCONNECTED;
  wire [31:0]NLW_trap_controller_WB_pc_UNCONNECTED;
  wire [11:3]NLW_trap_controller_csr_trap_address_UNCONNECTED;

  ALU alu
       (.alu_op(alu_op),
        .alu_result(debug_alu_result),
        .alu_zero(alu_zero),
        .src_A({alu_i_1_n_0,alu_i_2_n_0,alu_i_3_n_0,alu_i_4_n_0,alu_i_5_n_0,alu_i_6_n_0,alu_i_7_n_0,alu_i_8_n_0,alu_i_9_n_0,alu_i_10_n_0,alu_i_11_n_0,alu_i_12_n_0,alu_i_13_n_0,alu_i_14_n_0,alu_i_15_n_0,alu_i_16_n_0,alu_i_17_n_0,alu_i_18_n_0,alu_i_19_n_0,alu_i_20_n_0,alu_i_21_n_0,alu_i_22_n_0,alu_i_23_n_0,alu_i_24_n_0,alu_i_25_n_0,alu_i_26_n_0,alu_i_27_n_0,alu_i_28_n_0,alu_i_29_n_0,alu_i_30_n_0,alu_i_31_n_0,alu_i_32_n_0}),
        .src_B({alu_i_33_n_0,alu_i_34_n_0,alu_i_35_n_0,alu_i_36_n_0,alu_i_37_n_0,alu_i_38_n_0,alu_i_39_n_0,alu_i_40_n_0,alu_i_41_n_0,alu_i_42_n_0,alu_i_43_n_0,alu_i_44_n_0,alu_i_45_n_0,alu_i_46_n_0,alu_i_47_n_0,alu_i_48_n_0,alu_i_49_n_0,alu_i_50_n_0,alu_i_51_n_0,alu_i_52_n_0,alu_i_53_n_0,alu_i_54_n_0,alu_i_55_n_0,alu_i_56_n_0,alu_i_57_n_0,alu_i_58_n_0,alu_i_59_n_0,alu_i_60_n_0,alu_i_61_n_0,alu_i_62_n_0,alu_i_63_n_0,alu_i_64_n_0}));
  ALUController alu_controller
       (.alu_op(alu_op),
        .funct3(EX_funct3),
        .funct7_5(EX_funct7),
        .imm_10(EX_imm[10]),
        .opcode(EX_opcode));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_1
       (.I0(alu_forward_source_data_a[31]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[31]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[31]),
        .O(alu_i_1_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_10
       (.I0(alu_forward_source_data_a[22]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[22]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[22]),
        .O(alu_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000CFC00F00A0A0)) 
    alu_i_100
       (.I0(EX_read_data2[1]),
        .I1(csr_forward_data[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_imm[1]),
        .I4(EX_alu_src_B_select[2]),
        .I5(EX_alu_src_B_select[1]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h0000CFC00F00A0A0)) 
    alu_i_101
       (.I0(EX_read_data2[0]),
        .I1(csr_forward_data[0]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_imm[0]),
        .I4(EX_alu_src_B_select[2]),
        .I5(EX_alu_src_B_select[1]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_11
       (.I0(alu_forward_source_data_a[21]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[21]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[21]),
        .O(alu_i_11_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_12
       (.I0(alu_forward_source_data_a[20]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[20]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[20]),
        .O(alu_i_12_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_13
       (.I0(alu_forward_source_data_a[19]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[19]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[19]),
        .O(alu_i_13_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_14
       (.I0(alu_forward_source_data_a[18]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[18]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[18]),
        .O(alu_i_14_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_15
       (.I0(alu_forward_source_data_a[17]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[17]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[17]),
        .O(alu_i_15_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_16
       (.I0(alu_forward_source_data_a[16]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[16]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[16]),
        .O(alu_i_16_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_17
       (.I0(alu_forward_source_data_a[15]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[15]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[15]),
        .O(alu_i_17_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_18
       (.I0(alu_forward_source_data_a[14]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[14]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[14]),
        .O(alu_i_18_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_19
       (.I0(alu_forward_source_data_a[13]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[13]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[13]),
        .O(alu_i_19_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_2
       (.I0(alu_forward_source_data_a[30]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[30]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[30]),
        .O(alu_i_2_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_20
       (.I0(alu_forward_source_data_a[12]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[12]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[12]),
        .O(alu_i_20_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_21
       (.I0(alu_forward_source_data_a[11]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[11]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[11]),
        .O(alu_i_21_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_22
       (.I0(alu_forward_source_data_a[10]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[10]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[10]),
        .O(alu_i_22_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_23
       (.I0(alu_forward_source_data_a[9]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[9]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[9]),
        .O(alu_i_23_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_24
       (.I0(alu_forward_source_data_a[8]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[8]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[8]),
        .O(alu_i_24_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_25
       (.I0(alu_forward_source_data_a[7]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[7]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[7]),
        .O(alu_i_25_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_26
       (.I0(alu_forward_source_data_a[6]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[6]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[6]),
        .O(alu_i_26_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_27
       (.I0(alu_forward_source_data_a[5]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[5]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[5]),
        .O(alu_i_27_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_28
       (.I0(alu_forward_source_data_a[4]),
        .I1(alu_forward_source_select_a),
        .I2(p_1_in[4]),
        .O(alu_i_28_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_29
       (.I0(alu_forward_source_data_a[3]),
        .I1(alu_forward_source_select_a),
        .I2(p_1_in[3]),
        .O(alu_i_29_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_3
       (.I0(alu_forward_source_data_a[29]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[29]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[29]),
        .O(alu_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_30
       (.I0(alu_forward_source_data_a[2]),
        .I1(alu_forward_source_select_a),
        .I2(p_1_in[2]),
        .O(alu_i_30_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_31
       (.I0(alu_forward_source_data_a[1]),
        .I1(alu_forward_source_select_a),
        .I2(p_1_in[1]),
        .O(alu_i_31_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_32
       (.I0(alu_forward_source_data_a[0]),
        .I1(alu_forward_source_select_a),
        .I2(p_1_in[0]),
        .O(alu_i_32_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_33
       (.I0(alu_forward_source_data_b[31]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_70_n_0),
        .O(alu_i_33_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_34
       (.I0(alu_forward_source_data_b[30]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_71_n_0),
        .O(alu_i_34_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_35
       (.I0(alu_forward_source_data_b[29]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_72_n_0),
        .O(alu_i_35_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_36
       (.I0(alu_forward_source_data_b[28]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_73_n_0),
        .O(alu_i_36_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_37
       (.I0(alu_forward_source_data_b[27]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_74_n_0),
        .O(alu_i_37_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_38
       (.I0(alu_forward_source_data_b[26]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_75_n_0),
        .O(alu_i_38_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_39
       (.I0(alu_forward_source_data_b[25]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_76_n_0),
        .O(alu_i_39_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_4
       (.I0(alu_forward_source_data_a[28]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[28]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[28]),
        .O(alu_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_40
       (.I0(alu_forward_source_data_b[24]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_77_n_0),
        .O(alu_i_40_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_41
       (.I0(alu_forward_source_data_b[23]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_78_n_0),
        .O(alu_i_41_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_42
       (.I0(alu_forward_source_data_b[22]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_79_n_0),
        .O(alu_i_42_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_43
       (.I0(alu_forward_source_data_b[21]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_80_n_0),
        .O(alu_i_43_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_44
       (.I0(alu_forward_source_data_b[20]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_81_n_0),
        .O(alu_i_44_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_45
       (.I0(alu_forward_source_data_b[19]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_82_n_0),
        .O(alu_i_45_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_46
       (.I0(alu_forward_source_data_b[18]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_83_n_0),
        .O(alu_i_46_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_47
       (.I0(alu_forward_source_data_b[17]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_84_n_0),
        .O(alu_i_47_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_48
       (.I0(alu_forward_source_data_b[16]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_85_n_0),
        .O(alu_i_48_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_49
       (.I0(alu_forward_source_data_b[15]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_86_n_0),
        .O(alu_i_49_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_5
       (.I0(alu_forward_source_data_a[27]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[27]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[27]),
        .O(alu_i_5_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_50
       (.I0(alu_forward_source_data_b[14]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_87_n_0),
        .O(alu_i_50_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_51
       (.I0(alu_forward_source_data_b[13]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_88_n_0),
        .O(alu_i_51_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_52
       (.I0(alu_forward_source_data_b[12]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_89_n_0),
        .O(alu_i_52_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_53
       (.I0(alu_forward_source_data_b[11]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_90_n_0),
        .O(alu_i_53_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_54
       (.I0(alu_forward_source_data_b[10]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_91_n_0),
        .O(alu_i_54_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_55
       (.I0(alu_forward_source_data_b[9]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_92_n_0),
        .O(alu_i_55_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_56
       (.I0(alu_forward_source_data_b[8]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_93_n_0),
        .O(alu_i_56_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_57
       (.I0(alu_forward_source_data_b[7]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_94_n_0),
        .O(alu_i_57_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_58
       (.I0(alu_forward_source_data_b[6]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_95_n_0),
        .O(alu_i_58_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_59
       (.I0(alu_forward_source_data_b[5]),
        .I1(alu_forward_source_select_b),
        .I2(alu_i_96_n_0),
        .O(alu_i_59_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_6
       (.I0(alu_forward_source_data_a[26]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[26]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[26]),
        .O(alu_i_6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_60
       (.I0(alu_forward_source_data_b[4]),
        .I1(alu_forward_source_select_b),
        .I2(p_0_out[4]),
        .O(alu_i_60_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_61
       (.I0(alu_forward_source_data_b[3]),
        .I1(alu_forward_source_select_b),
        .I2(p_0_out[3]),
        .O(alu_i_61_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_62
       (.I0(alu_forward_source_data_b[2]),
        .I1(alu_forward_source_select_b),
        .I2(p_0_out[2]),
        .O(alu_i_62_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_63
       (.I0(alu_forward_source_data_b[1]),
        .I1(alu_forward_source_select_b),
        .I2(p_0_out[1]),
        .O(alu_i_63_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    alu_i_64
       (.I0(alu_forward_source_data_b[0]),
        .I1(alu_forward_source_select_b),
        .I2(p_0_out[0]),
        .O(alu_i_64_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    alu_i_65
       (.I0(EX_rs1[4]),
        .I1(EX_read_data1[4]),
        .I2(EX_alu_src_A_select[0]),
        .I3(EX_alu_src_A_select[1]),
        .I4(EX_pc[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    alu_i_66
       (.I0(EX_rs1[3]),
        .I1(EX_read_data1[3]),
        .I2(EX_alu_src_A_select[0]),
        .I3(EX_alu_src_A_select[1]),
        .I4(EX_pc[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    alu_i_67
       (.I0(EX_rs1[2]),
        .I1(EX_read_data1[2]),
        .I2(EX_alu_src_A_select[0]),
        .I3(EX_alu_src_A_select[1]),
        .I4(EX_pc[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    alu_i_68
       (.I0(EX_rs1[1]),
        .I1(EX_read_data1[1]),
        .I2(EX_alu_src_A_select[0]),
        .I3(EX_alu_src_A_select[1]),
        .I4(EX_pc[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    alu_i_69
       (.I0(EX_rs1[0]),
        .I1(EX_read_data1[0]),
        .I2(EX_alu_src_A_select[0]),
        .I3(EX_alu_src_A_select[1]),
        .I4(EX_pc[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_7
       (.I0(alu_forward_source_data_a[25]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[25]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[25]),
        .O(alu_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_70
       (.I0(EX_imm[31]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[31]),
        .I4(csr_forward_data[31]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_70_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_71
       (.I0(EX_imm[30]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[30]),
        .I4(csr_forward_data[30]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_71_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_72
       (.I0(EX_imm[29]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[29]),
        .I4(csr_forward_data[29]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_72_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_73
       (.I0(EX_imm[28]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[28]),
        .I4(csr_forward_data[28]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_73_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_74
       (.I0(EX_imm[27]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[27]),
        .I4(csr_forward_data[27]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_74_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_75
       (.I0(EX_imm[26]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[26]),
        .I4(csr_forward_data[26]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_75_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_76
       (.I0(EX_imm[25]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[25]),
        .I4(csr_forward_data[25]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_76_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_77
       (.I0(EX_imm[24]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[24]),
        .I4(csr_forward_data[24]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_77_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_78
       (.I0(EX_imm[23]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[23]),
        .I4(csr_forward_data[23]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_78_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_79
       (.I0(EX_imm[22]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[22]),
        .I4(csr_forward_data[22]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_79_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_8
       (.I0(alu_forward_source_data_a[24]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[24]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[24]),
        .O(alu_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_80
       (.I0(EX_imm[21]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[21]),
        .I4(csr_forward_data[21]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_80_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_81
       (.I0(EX_imm[20]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[20]),
        .I4(csr_forward_data[20]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_81_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_82
       (.I0(EX_imm[19]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[19]),
        .I4(csr_forward_data[19]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_82_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_83
       (.I0(EX_imm[18]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[18]),
        .I4(csr_forward_data[18]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_83_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_84
       (.I0(EX_imm[17]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[17]),
        .I4(csr_forward_data[17]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_84_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_85
       (.I0(EX_imm[16]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[16]),
        .I4(csr_forward_data[16]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_85_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_86
       (.I0(EX_imm[15]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[15]),
        .I4(csr_forward_data[15]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_86_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_87
       (.I0(EX_imm[14]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[14]),
        .I4(csr_forward_data[14]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_87_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_88
       (.I0(EX_imm[13]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[13]),
        .I4(csr_forward_data[13]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_88_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_89
       (.I0(EX_imm[12]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[12]),
        .I4(csr_forward_data[12]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_89_n_0));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    alu_i_9
       (.I0(alu_forward_source_data_a[23]),
        .I1(alu_forward_source_select_a),
        .I2(EX_read_data1[23]),
        .I3(EX_alu_src_A_select[0]),
        .I4(EX_alu_src_A_select[1]),
        .I5(EX_pc[23]),
        .O(alu_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_90
       (.I0(EX_imm[11]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[11]),
        .I4(csr_forward_data[11]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_90_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_91
       (.I0(EX_imm[10]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[10]),
        .I4(csr_forward_data[10]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_91_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_92
       (.I0(EX_imm[9]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[9]),
        .I4(csr_forward_data[9]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_92_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_93
       (.I0(EX_imm[8]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[8]),
        .I4(csr_forward_data[8]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_93_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_94
       (.I0(EX_imm[7]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[7]),
        .I4(csr_forward_data[7]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_94_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_95
       (.I0(EX_imm[6]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[6]),
        .I4(csr_forward_data[6]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_95_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    alu_i_96
       (.I0(EX_imm[5]),
        .I1(EX_alu_src_B_select[1]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_read_data2[5]),
        .I4(csr_forward_data[5]),
        .I5(EX_alu_src_B_select[2]),
        .O(alu_i_96_n_0));
  LUT6 #(
    .INIT(64'h0000CFC00F00A0A0)) 
    alu_i_97
       (.I0(EX_read_data2[4]),
        .I1(csr_forward_data[4]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_imm[4]),
        .I4(EX_alu_src_B_select[2]),
        .I5(EX_alu_src_B_select[1]),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'h0000CFC00F00A0A0)) 
    alu_i_98
       (.I0(EX_read_data2[3]),
        .I1(csr_forward_data[3]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_imm[3]),
        .I4(EX_alu_src_B_select[2]),
        .I5(EX_alu_src_B_select[1]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'h0000CFC00F00A0A0)) 
    alu_i_99
       (.I0(EX_read_data2[2]),
        .I1(csr_forward_data[2]),
        .I2(EX_alu_src_B_select[0]),
        .I3(EX_imm[2]),
        .I4(EX_alu_src_B_select[2]),
        .I5(EX_alu_src_B_select[1]),
        .O(p_0_out[2]));
  BranchLogic branch_logic
       (.alu_zero(alu_zero),
        .branch(EX_branch),
        .branch_estimation(EX_branch_estimation),
        .branch_prediction_miss(branch_prediction_miss),
        .branch_taken(branch_taken),
        .branch_target_actual(branch_target_actual),
        .funct3(EX_funct3),
        .imm(EX_imm),
        .pc(EX_pc));
  (* XLEN = "32" *) 
  BranchPredictor branch_predictor
       (.EX_branch(EX_branch),
        .EX_branch_taken(branch_taken),
        .IF_imm({NLW_branch_predictor_IF_imm_UNCONNECTED[31:13],debug_instruction[31],debug_instruction[7],debug_instruction[30:28],NLW_branch_predictor_IF_imm_UNCONNECTED[7],debug_instruction[26],debug_instruction[27],debug_instruction[11:8],NLW_branch_predictor_IF_imm_UNCONNECTED[0]}),
        .IF_opcode({debug_instruction[6:2],NLW_branch_predictor_IF_opcode_UNCONNECTED[1:0]}),
        .IF_pc(debug_pc),
        .branch_estimation(branch_estimation),
        .branch_target(branch_target),
        .clk(clk),
        .clk_enable(clk_enable),
        .reset(reset));
  ByteEnableLogic byte_enable_logic
       (.address(MEM_alu_result[1:0]),
        .data_memory_read_data(data_memory_read_data),
        .data_memory_write_data(data_memory_write_data),
        .funct3(MEM_funct3),
        .memory_read(MEM_memory_read),
        .memory_write(MEM_memory_write),
        .register_file_read_data(MEM_read_data2),
        .register_file_write_data(byte_enable_logic_register_file_write_data),
        .write_mask(write_mask));
  ControlUnit control_unit
       (.alu_src_A_select(alu_src_A_select),
        .alu_src_B_select(alu_src_B_select),
        .branch(branch),
        .csr_ready(csr_ready),
        .csr_write_enable(cu_csr_write_enable),
        .funct3(funct3),
        .jump(jump),
        .memory_read(memory_read),
        .memory_write(memory_write),
        .opcode({ID_instruction[6:2],NLW_control_unit_opcode_UNCONNECTED[1:0]}),
        .pc_stall(pc_stall),
        .register_file_write(register_file_write),
        .register_file_write_data_select(register_file_write_data_select),
        .trap_done(trap_done),
        .write_done(NLW_control_unit_write_done_UNCONNECTED));
  (* DEFAULT_mcause = "32'b00000000000000000000000000000000" *) 
  (* DEFAULT_mepc = "32'b00000000000000000000000000000000" *) 
  (* DEFAULT_mtvec = "4096" *) 
  (* XLEN = "32" *) 
  CSRFile csr_file
       (.clk(clk),
        .clk_enable(clk_enable),
        .csr_read_address({csr_file_i_2_n_0,csr_file_i_3_n_0,csr_read_address[9:8],csr_file_i_6_n_0,csr_read_address[6],csr_file_i_8_n_0,csr_file_i_9_n_0,csr_file_i_10_n_0,csr_read_address[2:0]}),
        .csr_read_out(csr_read_out),
        .csr_ready(csr_ready),
        .csr_write_address({csr_file_i_14_n_0,csr_file_i_15_n_0,csr_write_address[9:8],csr_file_i_18_n_0,csr_write_address[6],csr_file_i_20_n_0,csr_file_i_21_n_0,csr_file_i_22_n_0,csr_write_address[2:0]}),
        .csr_write_data(csr_write_data),
        .csr_write_enable(csr_write_enable_source),
        .reset(reset),
        .trapped(NLW_csr_file_trapped_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    csr_file_i_1
       (.I0(tc_csr_write_enable),
        .I1(WB_csr_write_enable),
        .O(csr_write_enable_source));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_10
       (.I0(instruction_decoder_n_48),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_10_n_0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_11
       (.I0(csr_trap_address[2]),
        .I1(instruction_decoder_n_49),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_read_address[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_12
       (.I0(csr_trap_address[1]),
        .I1(instruction_decoder_n_50),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_read_address[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_13
       (.I0(csr_trap_address[0]),
        .I1(instruction_decoder_n_51),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_read_address[0]));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_14
       (.I0(WB_raw_imm[11]),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_14_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_15
       (.I0(WB_raw_imm[10]),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_15_n_0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_16
       (.I0(csr_trap_address[8]),
        .I1(WB_raw_imm[9]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_address[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_17
       (.I0(csr_trap_address[8]),
        .I1(WB_raw_imm[8]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_address[8]));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_18
       (.I0(WB_raw_imm[7]),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_18_n_0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_19
       (.I0(csr_trap_address[6]),
        .I1(WB_raw_imm[6]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_address[6]));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_2
       (.I0(instruction_decoder_n_40),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_2_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_20
       (.I0(WB_raw_imm[5]),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_20_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_21
       (.I0(WB_raw_imm[4]),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_21_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_22
       (.I0(WB_raw_imm[3]),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_22_n_0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_23
       (.I0(csr_trap_address[2]),
        .I1(WB_raw_imm[2]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_address[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_24
       (.I0(csr_trap_address[1]),
        .I1(WB_raw_imm[1]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_address[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_25
       (.I0(csr_trap_address[0]),
        .I1(WB_raw_imm[0]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_address[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_26
       (.I0(csr_trap_write_data[31]),
        .I1(WB_alu_result[31]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_27
       (.I0(csr_trap_write_data[30]),
        .I1(WB_alu_result[30]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_28
       (.I0(csr_trap_write_data[29]),
        .I1(WB_alu_result[29]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_29
       (.I0(csr_trap_write_data[28]),
        .I1(WB_alu_result[28]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[28]));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_3
       (.I0(instruction_decoder_n_41),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_3_n_0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_30
       (.I0(csr_trap_write_data[27]),
        .I1(WB_alu_result[27]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_31
       (.I0(csr_trap_write_data[26]),
        .I1(WB_alu_result[26]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_32
       (.I0(csr_trap_write_data[25]),
        .I1(WB_alu_result[25]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_33
       (.I0(csr_trap_write_data[24]),
        .I1(WB_alu_result[24]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_34
       (.I0(csr_trap_write_data[23]),
        .I1(WB_alu_result[23]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_35
       (.I0(csr_trap_write_data[22]),
        .I1(WB_alu_result[22]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_36
       (.I0(csr_trap_write_data[21]),
        .I1(WB_alu_result[21]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_37
       (.I0(csr_trap_write_data[20]),
        .I1(WB_alu_result[20]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_38
       (.I0(csr_trap_write_data[19]),
        .I1(WB_alu_result[19]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_39
       (.I0(csr_trap_write_data[18]),
        .I1(WB_alu_result[18]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_4
       (.I0(csr_trap_address[8]),
        .I1(instruction_decoder_n_42),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_read_address[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_40
       (.I0(csr_trap_write_data[17]),
        .I1(WB_alu_result[17]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_41
       (.I0(csr_trap_write_data[16]),
        .I1(WB_alu_result[16]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_42
       (.I0(csr_trap_write_data[15]),
        .I1(WB_alu_result[15]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_43
       (.I0(csr_trap_write_data[14]),
        .I1(WB_alu_result[14]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_44
       (.I0(csr_trap_write_data[13]),
        .I1(WB_alu_result[13]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_45
       (.I0(csr_trap_write_data[12]),
        .I1(WB_alu_result[12]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_46
       (.I0(csr_trap_write_data[11]),
        .I1(WB_alu_result[11]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_47
       (.I0(csr_trap_write_data[10]),
        .I1(WB_alu_result[10]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_48
       (.I0(csr_trap_write_data[9]),
        .I1(WB_alu_result[9]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_49
       (.I0(csr_trap_write_data[8]),
        .I1(WB_alu_result[8]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_5
       (.I0(csr_trap_address[8]),
        .I1(instruction_decoder_n_43),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_read_address[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_50
       (.I0(csr_trap_write_data[7]),
        .I1(WB_alu_result[7]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_51
       (.I0(csr_trap_write_data[6]),
        .I1(WB_alu_result[6]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_52
       (.I0(csr_trap_write_data[5]),
        .I1(WB_alu_result[5]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_53
       (.I0(csr_trap_write_data[4]),
        .I1(WB_alu_result[4]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_54
       (.I0(csr_trap_write_data[3]),
        .I1(WB_alu_result[3]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_55
       (.I0(csr_trap_write_data[2]),
        .I1(WB_alu_result[2]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_56
       (.I0(csr_trap_write_data[1]),
        .I1(WB_alu_result[1]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_57
       (.I0(csr_trap_write_data[0]),
        .I1(WB_alu_result[0]),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_write_data[0]));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_6
       (.I0(instruction_decoder_n_44),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_6_n_0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    csr_file_i_7
       (.I0(csr_trap_address[6]),
        .I1(instruction_decoder_n_45),
        .I2(trapped),
        .I3(standby_mode),
        .O(csr_read_address[6]));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_8
       (.I0(instruction_decoder_n_46),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_8_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    csr_file_i_9
       (.I0(instruction_decoder_n_47),
        .I1(standby_mode),
        .I2(trapped),
        .O(csr_file_i_9_n_0));
  DataMemory data_memory
       (.address(MEM_alu_result[9:0]),
        .clk(clk),
        .clk_enable(clk_enable),
        .read_data(data_memory_read_data),
        .write_data(data_memory_write_data),
        .write_enable(MEM_memory_write),
        .write_mask(write_mask));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[10]_INST_0 
       (.I0(im_instruction[10]),
        .I1(debug_mode),
        .O(debug_instruction[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[11]_INST_0 
       (.I0(im_instruction[11]),
        .I1(debug_mode),
        .O(debug_instruction[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[12]_INST_0 
       (.I0(im_instruction[12]),
        .I1(debug_mode),
        .O(debug_instruction[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[13]_INST_0 
       (.I0(im_instruction[13]),
        .I1(debug_mode),
        .O(debug_instruction[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[14]_INST_0 
       (.I0(im_instruction[14]),
        .I1(debug_mode),
        .O(debug_instruction[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[15]_INST_0 
       (.I0(im_instruction[15]),
        .I1(debug_mode),
        .O(debug_instruction[15]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[16]_INST_0 
       (.I0(im_instruction[16]),
        .I1(debug_mode),
        .O(debug_instruction[16]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[17]_INST_0 
       (.I0(im_instruction[17]),
        .I1(debug_mode),
        .O(debug_instruction[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[18]_INST_0 
       (.I0(im_instruction[18]),
        .I1(debug_mode),
        .O(debug_instruction[18]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[19]_INST_0 
       (.I0(im_instruction[19]),
        .I1(debug_mode),
        .O(debug_instruction[19]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[20]_INST_0 
       (.I0(im_instruction[20]),
        .I1(debug_mode),
        .O(debug_instruction[20]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[21]_INST_0 
       (.I0(im_instruction[21]),
        .I1(debug_mode),
        .O(debug_instruction[21]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[22]_INST_0 
       (.I0(im_instruction[22]),
        .I1(debug_mode),
        .O(debug_instruction[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[23]_INST_0 
       (.I0(im_instruction[23]),
        .I1(debug_mode),
        .O(debug_instruction[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[24]_INST_0 
       (.I0(im_instruction[24]),
        .I1(debug_mode),
        .O(debug_instruction[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[26]_INST_0 
       (.I0(im_instruction[26]),
        .I1(debug_mode),
        .O(debug_instruction[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[27]_INST_0 
       (.I0(im_instruction[25]),
        .I1(debug_mode),
        .O(debug_instruction[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[28]_INST_0 
       (.I0(im_instruction[28]),
        .I1(debug_mode),
        .O(debug_instruction[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[29]_INST_0 
       (.I0(im_instruction[29]),
        .I1(debug_mode),
        .O(debug_instruction[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[2]_INST_0 
       (.I0(im_instruction[2]),
        .I1(debug_mode),
        .O(debug_instruction[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[30]_INST_0 
       (.I0(im_instruction[30]),
        .I1(debug_mode),
        .O(debug_instruction[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[31]_INST_0 
       (.I0(im_instruction[31]),
        .I1(debug_mode),
        .O(debug_instruction[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[3]_INST_0 
       (.I0(im_instruction[3]),
        .I1(debug_mode),
        .O(debug_instruction[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[4]_INST_0 
       (.I0(im_instruction[4]),
        .I1(debug_mode),
        .O(debug_instruction[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_instruction[5]_INST_0 
       (.I0(im_instruction[5]),
        .I1(debug_mode),
        .O(debug_instruction[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[6]_INST_0 
       (.I0(im_instruction[6]),
        .I1(debug_mode),
        .O(debug_instruction[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[7]_INST_0 
       (.I0(im_instruction[7]),
        .I1(debug_mode),
        .O(debug_instruction[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[8]_INST_0 
       (.I0(im_instruction[8]),
        .I1(debug_mode),
        .O(debug_instruction[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \debug_instruction[9]_INST_0 
       (.I0(im_instruction[9]),
        .I1(debug_mode),
        .O(debug_instruction[9]));
  (* XLEN = "32" *) 
  EX_MEM_Register ex_mem_register
       (.EX_MEM_stall(EX_MEM_stall),
        .EX_alu_result(debug_alu_result),
        .EX_csr_read_data(NLW_ex_mem_register_EX_csr_read_data_UNCONNECTED[31:0]),
        .EX_csr_write_enable(EX_csr_write_enable),
        .EX_funct3(EX_funct3),
        .EX_imm(EX_imm),
        .EX_instruction(NLW_ex_mem_register_EX_instruction_UNCONNECTED[31:0]),
        .EX_memory_read(EX_memory_read),
        .EX_memory_write(EX_memory_write),
        .EX_opcode(EX_opcode),
        .EX_pc(EX_pc),
        .EX_pc_plus_4(EX_pc_plus_4),
        .EX_raw_imm({NLW_ex_mem_register_EX_raw_imm_UNCONNECTED[19:12],EX_raw_imm}),
        .EX_rd(EX_rd),
        .EX_read_data2(EX_read_data2),
        .EX_register_file_write_data_select(EX_register_file_write_data_select),
        .EX_register_write_enable(EX_register_write_enable),
        .EX_rs1(NLW_ex_mem_register_EX_rs1_UNCONNECTED[4:0]),
        .MEM_alu_result(MEM_alu_result),
        .MEM_csr_read_data(NLW_ex_mem_register_MEM_csr_read_data_UNCONNECTED[31:0]),
        .MEM_csr_write_enable(MEM_csr_write_enable),
        .MEM_funct3(MEM_funct3),
        .MEM_imm(MEM_imm),
        .MEM_instruction(NLW_ex_mem_register_MEM_instruction_UNCONNECTED[31:0]),
        .MEM_memory_read(MEM_memory_read),
        .MEM_memory_write(MEM_memory_write),
        .MEM_opcode(MEM_opcode),
        .MEM_pc(MEM_pc),
        .MEM_pc_plus_4(MEM_pc_plus_4),
        .MEM_raw_imm({NLW_ex_mem_register_MEM_raw_imm_UNCONNECTED[19:12],MEM_raw_imm}),
        .MEM_rd(MEM_rd),
        .MEM_read_data2(MEM_read_data2),
        .MEM_register_file_write_data_select(MEM_register_file_write_data_select),
        .MEM_register_write_enable(MEM_register_write_enable),
        .MEM_rs1(NLW_ex_mem_register_MEM_rs1_UNCONNECTED[4:0]),
        .clk(clk),
        .clk_enable(clk_enable),
        .flush(pth_done_flush),
        .reset(reset));
  ExceptionDetector exception_detector
       (.EX_funct3(EX_funct3),
        .EX_opcode(EX_opcode),
        .EX_raw_imm(EX_raw_imm),
        .ID_funct3(funct3),
        .ID_opcode({ID_instruction[6:2],NLW_exception_detector_ID_opcode_UNCONNECTED[1:0]}),
        .MEM_alu_result(MEM_alu_result[1:0]),
        .MEM_funct3(MEM_funct3),
        .MEM_opcode(MEM_opcode),
        .alu_result(debug_alu_result[1:0]),
        .branch_estimation(branch_estimation),
        .branch_target_lsbs(branch_target[1:0]),
        .clk(clk),
        .clk_enable(clk_enable),
        .csr_write_enable(NLW_exception_detector_csr_write_enable_UNCONNECTED),
        .raw_imm({instruction_decoder_n_40,instruction_decoder_n_41,instruction_decoder_n_42,instruction_decoder_n_43,instruction_decoder_n_44,instruction_decoder_n_45,instruction_decoder_n_46,instruction_decoder_n_47,instruction_decoder_n_48,instruction_decoder_n_49,instruction_decoder_n_50,instruction_decoder_n_51}),
        .reset(reset),
        .trap_status(trap_status),
        .trapped(trapped));
  (* XLEN = "32" *) 
  ForwardUnit forward_unit
       (.MEM_alu_result(MEM_alu_result),
        .MEM_csr_read_data(NLW_forward_unit_MEM_csr_read_data_UNCONNECTED[31:0]),
        .MEM_csr_write_data(NLW_forward_unit_MEM_csr_write_data_UNCONNECTED[31:0]),
        .MEM_imm(MEM_imm),
        .MEM_opcode(MEM_opcode),
        .MEM_pc_plus_4(MEM_pc_plus_4),
        .WB_alu_result(WB_alu_result),
        .WB_byte_enable_logic_register_file_write_data(WB_byte_enable_logic_register_file_write_data),
        .WB_csr_read_data(NLW_forward_unit_WB_csr_read_data_UNCONNECTED[31:0]),
        .WB_csr_write_data(NLW_forward_unit_WB_csr_write_data_UNCONNECTED[31:0]),
        .WB_imm(WB_imm),
        .WB_opcode(WB_opcode),
        .WB_pc_plus_4(WB_pc_plus_4),
        .alu_forward_source_data_a(alu_forward_source_data_a),
        .alu_forward_source_data_b(alu_forward_source_data_b),
        .alu_forward_source_select_a({alu_forward_source_select_a,NLW_forward_unit_alu_forward_source_select_a_UNCONNECTED[0]}),
        .alu_forward_source_select_b({alu_forward_source_select_b,NLW_forward_unit_alu_forward_source_select_b_UNCONNECTED[0]}),
        .byte_enable_logic_register_file_write_data(byte_enable_logic_register_file_write_data),
        .csr_forward_data(csr_forward_data),
        .csr_hazard_mem(csr_hazard_mem),
        .csr_hazard_wb(csr_hazard_wb),
        .csr_read_data(csr_read_out),
        .hazard_mem(hazard_mem),
        .hazard_wb(hazard_wb));
  HazardUnit hazard_unit
       (.EX_MEM_flush(NLW_hazard_unit_EX_MEM_flush_UNCONNECTED),
        .EX_MEM_stall(EX_MEM_stall),
        .EX_csr_write_enable(NLW_hazard_unit_EX_csr_write_enable_UNCONNECTED),
        .EX_imm(EX_raw_imm),
        .EX_jump(EX_jump),
        .EX_opcode(EX_opcode),
        .EX_rd(EX_rd),
        .EX_rs1(EX_rs1),
        .EX_rs2(EX_rs2),
        .ID_EX_flush(ID_EX_flush),
        .ID_EX_stall(ID_EX_stall),
        .ID_raw_imm(NLW_hazard_unit_ID_raw_imm_UNCONNECTED[11:0]),
        .ID_rs1(rs1),
        .ID_rs2(rs2),
        .IF_ID_flush(IF_ID_flush),
        .IF_ID_stall(NLW_hazard_unit_IF_ID_stall_UNCONNECTED),
        .MEM_WB_flush(NLW_hazard_unit_MEM_WB_flush_UNCONNECTED),
        .MEM_WB_stall(NLW_hazard_unit_MEM_WB_stall_UNCONNECTED),
        .MEM_csr_write_address(MEM_raw_imm),
        .MEM_csr_write_enable(MEM_csr_write_enable),
        .MEM_rd(MEM_rd),
        .MEM_register_write_enable(MEM_register_write_enable),
        .WB_csr_write_address(WB_raw_imm),
        .WB_csr_write_enable(WB_csr_write_enable),
        .WB_rd(WB_rd),
        .WB_register_write_enable(WB_register_write_enable),
        .branch_prediction_miss(branch_prediction_miss),
        .clk(NLW_hazard_unit_clk_UNCONNECTED),
        .clk_enable(NLW_hazard_unit_clk_enable_UNCONNECTED),
        .csr_hazard_mem(csr_hazard_mem),
        .csr_hazard_wb(csr_hazard_wb),
        .csr_ready(csr_ready),
        .hazard_mem(hazard_mem),
        .hazard_wb(hazard_wb),
        .misaligned_instruction_flush(NLW_hazard_unit_misaligned_instruction_flush_UNCONNECTED),
        .misaligned_memory_flush(NLW_hazard_unit_misaligned_memory_flush_UNCONNECTED),
        .pth_done_flush(pth_done_flush),
        .reset(NLW_hazard_unit_reset_UNCONNECTED),
        .standby_mode(standby_mode),
        .trap_done(trap_done),
        .trap_status(NLW_hazard_unit_trap_status_UNCONNECTED[2:0]));
  (* XLEN = "32" *) 
  ID_EX_Register id_ex_register
       (.EX_alu_src_A_select(EX_alu_src_A_select),
        .EX_alu_src_B_select(EX_alu_src_B_select),
        .EX_branch(EX_branch),
        .EX_branch_estimation(EX_branch_estimation),
        .EX_csr_read_data(NLW_id_ex_register_EX_csr_read_data_UNCONNECTED[31:0]),
        .EX_csr_write_enable(EX_csr_write_enable),
        .EX_funct3(EX_funct3),
        .EX_funct7({NLW_id_ex_register_EX_funct7_UNCONNECTED[6],EX_funct7,NLW_id_ex_register_EX_funct7_UNCONNECTED[4:0]}),
        .EX_imm(EX_imm),
        .EX_instruction(NLW_id_ex_register_EX_instruction_UNCONNECTED[31:0]),
        .EX_jump(EX_jump),
        .EX_memory_read(EX_memory_read),
        .EX_memory_write(EX_memory_write),
        .EX_opcode(EX_opcode),
        .EX_pc(EX_pc),
        .EX_pc_plus_4(EX_pc_plus_4),
        .EX_raw_imm({NLW_id_ex_register_EX_raw_imm_UNCONNECTED[19:12],EX_raw_imm}),
        .EX_rd(EX_rd),
        .EX_read_data1(EX_read_data1),
        .EX_read_data2(EX_read_data2),
        .EX_register_file_write_data_select(EX_register_file_write_data_select),
        .EX_register_write_enable(EX_register_write_enable),
        .EX_rs1(EX_rs1),
        .EX_rs2(EX_rs2),
        .ID_EX_stall(ID_EX_stall),
        .ID_alu_src_A_select(alu_src_A_select),
        .ID_alu_src_B_select(alu_src_B_select),
        .ID_branch(branch),
        .ID_branch_estimation(ID_branch_estimation),
        .ID_csr_read_data(NLW_id_ex_register_ID_csr_read_data_UNCONNECTED[31:0]),
        .ID_csr_write_enable(cu_csr_write_enable),
        .ID_funct3(funct3),
        .ID_funct7({NLW_id_ex_register_ID_funct7_UNCONNECTED[6],funct7,NLW_id_ex_register_ID_funct7_UNCONNECTED[4:0]}),
        .ID_imm(imm),
        .ID_instruction(NLW_id_ex_register_ID_instruction_UNCONNECTED[31:0]),
        .ID_jump(jump),
        .ID_memory_read(memory_read),
        .ID_memory_write(memory_write),
        .ID_opcode({ID_instruction[6:2],NLW_id_ex_register_ID_opcode_UNCONNECTED[1:0]}),
        .ID_pc(ID_pc),
        .ID_pc_plus_4(ID_pc_plus_4),
        .ID_raw_imm({NLW_id_ex_register_ID_raw_imm_UNCONNECTED[19:12],instruction_decoder_n_40,instruction_decoder_n_41,instruction_decoder_n_42,instruction_decoder_n_43,instruction_decoder_n_44,instruction_decoder_n_45,instruction_decoder_n_46,instruction_decoder_n_47,instruction_decoder_n_48,instruction_decoder_n_49,instruction_decoder_n_50,instruction_decoder_n_51}),
        .ID_rd(rd),
        .ID_read_data1(read_data1),
        .ID_read_data2(read_data2),
        .ID_register_file_write_data_select(register_file_write_data_select),
        .ID_register_write_enable(register_file_write),
        .ID_rs1(rs1),
        .ID_rs2(rs2),
        .clk(clk),
        .clk_enable(clk_enable),
        .flush(ID_EX_flush),
        .reset(reset));
  (* XLEN = "32" *) 
  IF_ID_Register if_id_register
       (.ID_branch_estimation(ID_branch_estimation),
        .ID_instruction({ID_instruction,NLW_if_id_register_ID_instruction_UNCONNECTED[1:0]}),
        .ID_pc(ID_pc),
        .ID_pc_plus_4(ID_pc_plus_4),
        .IF_ID_stall(ID_EX_stall),
        .IF_branch_estimation(branch_estimation),
        .IF_instruction({debug_instruction[31:2],NLW_if_id_register_IF_instruction_UNCONNECTED[1:0]}),
        .IF_pc(debug_pc),
        .IF_pc_plus_4({pc_plus_4_signal,NLW_if_id_register_IF_pc_plus_4_UNCONNECTED[0]}),
        .clk(clk),
        .clk_enable(clk_enable),
        .flush(IF_ID_flush),
        .reset(reset));
  ImmediateGenerator immediate_generator
       (.imm(imm),
        .opcode({ID_instruction[6:2],NLW_immediate_generator_opcode_UNCONNECTED[1:0]}),
        .raw_imm({instruction_decoder_n_32,instruction_decoder_n_33,instruction_decoder_n_34,instruction_decoder_n_35,instruction_decoder_n_36,instruction_decoder_n_37,instruction_decoder_n_38,instruction_decoder_n_39,instruction_decoder_n_40,instruction_decoder_n_41,instruction_decoder_n_42,instruction_decoder_n_43,instruction_decoder_n_44,instruction_decoder_n_45,instruction_decoder_n_46,instruction_decoder_n_47,instruction_decoder_n_48,instruction_decoder_n_49,instruction_decoder_n_50,instruction_decoder_n_51}));
  InstructionDecoder instruction_decoder
       (.funct3(funct3),
        .funct7({NLW_instruction_decoder_funct7_UNCONNECTED[6],funct7,NLW_instruction_decoder_funct7_UNCONNECTED[4:0]}),
        .instruction({ID_instruction,NLW_instruction_decoder_instruction_UNCONNECTED[1:0]}),
        .opcode(NLW_instruction_decoder_opcode_UNCONNECTED[6:0]),
        .raw_imm({instruction_decoder_n_32,instruction_decoder_n_33,instruction_decoder_n_34,instruction_decoder_n_35,instruction_decoder_n_36,instruction_decoder_n_37,instruction_decoder_n_38,instruction_decoder_n_39,instruction_decoder_n_40,instruction_decoder_n_41,instruction_decoder_n_42,instruction_decoder_n_43,instruction_decoder_n_44,instruction_decoder_n_45,instruction_decoder_n_46,instruction_decoder_n_47,instruction_decoder_n_48,instruction_decoder_n_49,instruction_decoder_n_50,instruction_decoder_n_51}),
        .rd(rd),
        .rs1(rs1),
        .rs2(rs2));
  InstructionMemory instruction_memory
       (.instruction({im_instruction,NLW_instruction_memory_instruction_UNCONNECTED[1:0]}),
        .pc({NLW_instruction_memory_pc_UNCONNECTED[31:13],debug_pc[12],NLW_instruction_memory_pc_UNCONNECTED[11:8],debug_pc[7:2],NLW_instruction_memory_pc_UNCONNECTED[1:0]}));
  (* XLEN = "32" *) 
  MEM_WB_Register mem_wb_register
       (.MEM_WB_stall(EX_MEM_stall),
        .MEM_alu_result(MEM_alu_result),
        .MEM_byte_enable_logic_register_file_write_data(byte_enable_logic_register_file_write_data),
        .MEM_csr_read_data(NLW_mem_wb_register_MEM_csr_read_data_UNCONNECTED[31:0]),
        .MEM_csr_write_enable(MEM_csr_write_enable),
        .MEM_imm(MEM_imm),
        .MEM_instruction(NLW_mem_wb_register_MEM_instruction_UNCONNECTED[31:0]),
        .MEM_opcode(MEM_opcode),
        .MEM_pc(NLW_mem_wb_register_MEM_pc_UNCONNECTED[31:0]),
        .MEM_pc_plus_4(MEM_pc_plus_4),
        .MEM_raw_imm({NLW_mem_wb_register_MEM_raw_imm_UNCONNECTED[19:12],MEM_raw_imm}),
        .MEM_rd(MEM_rd),
        .MEM_register_file_write_data_select(MEM_register_file_write_data_select),
        .MEM_register_write_enable(MEM_register_write_enable),
        .MEM_rs1(NLW_mem_wb_register_MEM_rs1_UNCONNECTED[4:0]),
        .WB_alu_result(WB_alu_result),
        .WB_byte_enable_logic_register_file_write_data(WB_byte_enable_logic_register_file_write_data),
        .WB_csr_read_data(NLW_mem_wb_register_WB_csr_read_data_UNCONNECTED[31:0]),
        .WB_csr_write_enable(WB_csr_write_enable),
        .WB_imm(WB_imm),
        .WB_instruction(NLW_mem_wb_register_WB_instruction_UNCONNECTED[31:0]),
        .WB_opcode(WB_opcode),
        .WB_pc(NLW_mem_wb_register_WB_pc_UNCONNECTED[31:0]),
        .WB_pc_plus_4(WB_pc_plus_4),
        .WB_raw_imm({NLW_mem_wb_register_WB_raw_imm_UNCONNECTED[19:12],WB_raw_imm}),
        .WB_rd(WB_rd),
        .WB_register_file_write_data_select(WB_register_file_write_data_select),
        .WB_register_write_enable(WB_register_write_enable),
        .WB_rs1(NLW_mem_wb_register_WB_rs1_UNCONNECTED[4:0]),
        .clk(clk),
        .clk_enable(clk_enable),
        .flush(pth_done_flush),
        .reset(reset));
  PCController pc_controller
       (.branch_estimation(branch_estimation),
        .branch_prediction_miss(branch_prediction_miss),
        .branch_target(branch_target),
        .branch_target_actual(branch_target_actual),
        .jump(EX_jump),
        .jump_target(debug_alu_result),
        .next_pc(next_pc),
        .pc(debug_pc),
        .pc_stall(pc_stall),
        .trap_target(trap_target),
        .trapped(trapped));
  PCPlus4 pc_plus_4
       (.pc({debug_pc[31:1],NLW_pc_plus_4_pc_UNCONNECTED[0]}),
        .pc_plus_4({pc_plus_4_signal,NLW_pc_plus_4_pc_plus_4_UNCONNECTED[0]}));
  ProgramCounter program_counter
       (.clk(clk),
        .clk_enable(clk_enable),
        .next_pc(next_pc),
        .pc(debug_pc),
        .reset(reset));
  RegisterFileDebug register_file_debug
       (.clk(clk),
        .clk_enable(clk_enable),
        .debug_reg_addr(debug_reg_addr),
        .debug_reg_data(debug_reg_data),
        .read_data1(read_data1),
        .read_data2(read_data2),
        .read_reg1(rs1),
        .read_reg2(rs2),
        .write_data(register_file_write_data),
        .write_enable(WB_register_write_enable),
        .write_reg(WB_rd));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_1
       (.I0(WB_byte_enable_logic_register_file_write_data[31]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[31]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_33_n_0),
        .O(register_file_write_data[31]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_10
       (.I0(WB_byte_enable_logic_register_file_write_data[22]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[22]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_42_n_0),
        .O(register_file_write_data[22]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_11
       (.I0(WB_byte_enable_logic_register_file_write_data[21]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[21]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_43_n_0),
        .O(register_file_write_data[21]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_12
       (.I0(WB_byte_enable_logic_register_file_write_data[20]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[20]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_44_n_0),
        .O(register_file_write_data[20]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_13
       (.I0(WB_byte_enable_logic_register_file_write_data[19]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[19]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_45_n_0),
        .O(register_file_write_data[19]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_14
       (.I0(WB_byte_enable_logic_register_file_write_data[18]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[18]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_46_n_0),
        .O(register_file_write_data[18]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_15
       (.I0(WB_byte_enable_logic_register_file_write_data[17]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[17]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_47_n_0),
        .O(register_file_write_data[17]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_16
       (.I0(WB_byte_enable_logic_register_file_write_data[16]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[16]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_48_n_0),
        .O(register_file_write_data[16]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_17
       (.I0(WB_byte_enable_logic_register_file_write_data[15]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[15]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_49_n_0),
        .O(register_file_write_data[15]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_18
       (.I0(WB_byte_enable_logic_register_file_write_data[14]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[14]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_50_n_0),
        .O(register_file_write_data[14]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_19
       (.I0(WB_byte_enable_logic_register_file_write_data[13]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[13]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_51_n_0),
        .O(register_file_write_data[13]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_2
       (.I0(WB_byte_enable_logic_register_file_write_data[30]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[30]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_34_n_0),
        .O(register_file_write_data[30]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_20
       (.I0(WB_byte_enable_logic_register_file_write_data[12]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[12]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_52_n_0),
        .O(register_file_write_data[12]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_21
       (.I0(WB_byte_enable_logic_register_file_write_data[11]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[11]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_53_n_0),
        .O(register_file_write_data[11]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_22
       (.I0(WB_byte_enable_logic_register_file_write_data[10]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[10]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_54_n_0),
        .O(register_file_write_data[10]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_23
       (.I0(WB_byte_enable_logic_register_file_write_data[9]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[9]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_55_n_0),
        .O(register_file_write_data[9]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_24
       (.I0(WB_byte_enable_logic_register_file_write_data[8]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[8]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_56_n_0),
        .O(register_file_write_data[8]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_25
       (.I0(WB_byte_enable_logic_register_file_write_data[7]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[7]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_57_n_0),
        .O(register_file_write_data[7]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_26
       (.I0(WB_byte_enable_logic_register_file_write_data[6]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[6]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_58_n_0),
        .O(register_file_write_data[6]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_27
       (.I0(WB_byte_enable_logic_register_file_write_data[5]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[5]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_59_n_0),
        .O(register_file_write_data[5]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_28
       (.I0(WB_byte_enable_logic_register_file_write_data[4]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[4]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_60_n_0),
        .O(register_file_write_data[4]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_29
       (.I0(WB_byte_enable_logic_register_file_write_data[3]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[3]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_61_n_0),
        .O(register_file_write_data[3]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_3
       (.I0(WB_byte_enable_logic_register_file_write_data[29]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[29]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_35_n_0),
        .O(register_file_write_data[29]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_30
       (.I0(WB_byte_enable_logic_register_file_write_data[2]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[2]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_62_n_0),
        .O(register_file_write_data[2]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_31
       (.I0(WB_byte_enable_logic_register_file_write_data[1]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[1]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_63_n_0),
        .O(register_file_write_data[1]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_32
       (.I0(WB_byte_enable_logic_register_file_write_data[0]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_64_n_0),
        .O(register_file_write_data[0]));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_33
       (.I0(WB_pc_plus_4[31]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[31]),
        .O(register_file_debug_i_33_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_34
       (.I0(WB_pc_plus_4[30]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[30]),
        .O(register_file_debug_i_34_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_35
       (.I0(WB_pc_plus_4[29]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[29]),
        .O(register_file_debug_i_35_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_36
       (.I0(WB_pc_plus_4[28]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[28]),
        .O(register_file_debug_i_36_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_37
       (.I0(WB_pc_plus_4[27]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[27]),
        .O(register_file_debug_i_37_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_38
       (.I0(WB_pc_plus_4[26]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[26]),
        .O(register_file_debug_i_38_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_39
       (.I0(WB_pc_plus_4[25]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[25]),
        .O(register_file_debug_i_39_n_0));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_4
       (.I0(WB_byte_enable_logic_register_file_write_data[28]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[28]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_36_n_0),
        .O(register_file_write_data[28]));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_40
       (.I0(WB_pc_plus_4[24]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[24]),
        .O(register_file_debug_i_40_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_41
       (.I0(WB_pc_plus_4[23]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[23]),
        .O(register_file_debug_i_41_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_42
       (.I0(WB_pc_plus_4[22]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[22]),
        .O(register_file_debug_i_42_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_43
       (.I0(WB_pc_plus_4[21]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[21]),
        .O(register_file_debug_i_43_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_44
       (.I0(WB_pc_plus_4[20]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[20]),
        .O(register_file_debug_i_44_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_45
       (.I0(WB_pc_plus_4[19]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[19]),
        .O(register_file_debug_i_45_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_46
       (.I0(WB_pc_plus_4[18]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[18]),
        .O(register_file_debug_i_46_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_47
       (.I0(WB_pc_plus_4[17]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[17]),
        .O(register_file_debug_i_47_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_48
       (.I0(WB_pc_plus_4[16]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[16]),
        .O(register_file_debug_i_48_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_49
       (.I0(WB_pc_plus_4[15]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[15]),
        .O(register_file_debug_i_49_n_0));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_5
       (.I0(WB_byte_enable_logic_register_file_write_data[27]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[27]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_37_n_0),
        .O(register_file_write_data[27]));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_50
       (.I0(WB_pc_plus_4[14]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[14]),
        .O(register_file_debug_i_50_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_51
       (.I0(WB_pc_plus_4[13]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[13]),
        .O(register_file_debug_i_51_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_52
       (.I0(WB_pc_plus_4[12]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[12]),
        .O(register_file_debug_i_52_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_53
       (.I0(WB_pc_plus_4[11]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[11]),
        .O(register_file_debug_i_53_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_54
       (.I0(WB_pc_plus_4[10]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[10]),
        .O(register_file_debug_i_54_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_55
       (.I0(WB_pc_plus_4[9]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[9]),
        .O(register_file_debug_i_55_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_56
       (.I0(WB_pc_plus_4[8]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[8]),
        .O(register_file_debug_i_56_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_57
       (.I0(WB_pc_plus_4[7]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[7]),
        .O(register_file_debug_i_57_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_58
       (.I0(WB_pc_plus_4[6]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[6]),
        .O(register_file_debug_i_58_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_59
       (.I0(WB_pc_plus_4[5]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[5]),
        .O(register_file_debug_i_59_n_0));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_6
       (.I0(WB_byte_enable_logic_register_file_write_data[26]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[26]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_38_n_0),
        .O(register_file_write_data[26]));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_60
       (.I0(WB_pc_plus_4[4]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[4]),
        .O(register_file_debug_i_60_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_61
       (.I0(WB_pc_plus_4[3]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[3]),
        .O(register_file_debug_i_61_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_62
       (.I0(WB_pc_plus_4[2]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[2]),
        .O(register_file_debug_i_62_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_63
       (.I0(WB_pc_plus_4[1]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[1]),
        .O(register_file_debug_i_63_n_0));
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    register_file_debug_i_64
       (.I0(WB_pc_plus_4[0]),
        .I1(WB_register_file_write_data_select[2]),
        .I2(WB_register_file_write_data_select[0]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_imm[0]),
        .O(register_file_debug_i_64_n_0));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_7
       (.I0(WB_byte_enable_logic_register_file_write_data[25]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[25]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_39_n_0),
        .O(register_file_write_data[25]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_8
       (.I0(WB_byte_enable_logic_register_file_write_data[24]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[24]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_40_n_0),
        .O(register_file_write_data[24]));
  LUT6 #(
    .INIT(64'h00FF308800003088)) 
    register_file_debug_i_9
       (.I0(WB_byte_enable_logic_register_file_write_data[23]),
        .I1(WB_register_file_write_data_select[0]),
        .I2(WB_alu_result[23]),
        .I3(WB_register_file_write_data_select[1]),
        .I4(WB_register_file_write_data_select[2]),
        .I5(register_file_debug_i_41_n_0),
        .O(register_file_write_data[23]));
  (* ECALL_MEPC_WRITE = "4'b1010" *) 
  (* GOTO_MTVEC = "4'b0101" *) 
  (* IDLE = "4'b0000" *) 
  (* MEM_STANDBY = "4'b0111" *) 
  (* READ_MEPC = "4'b0100" *) 
  (* READ_MTVEC = "4'b0011" *) 
  (* RETURN_MRET = "4'b0110" *) 
  (* RTRE_STANDBY = "4'b1001" *) 
  (* WB_STANDBY = "4'b1000" *) 
  (* WRITE_MCAUSE = "4'b0010" *) 
  (* WRITE_MEPC = "4'b0001" *) 
  (* XLEN = "32" *) 
  TrapController trap_controller
       (.EX_pc(EX_pc),
        .ID_pc(NLW_trap_controller_ID_pc_UNCONNECTED[31:0]),
        .MEM_pc(MEM_pc),
        .WB_pc(NLW_trap_controller_WB_pc_UNCONNECTED[31:0]),
        .clk(clk),
        .clk_enable(clk_enable),
        .csr_read_data(csr_read_out),
        .csr_trap_address({NLW_trap_controller_csr_trap_address_UNCONNECTED[11:9],csr_trap_address}),
        .csr_trap_write_data(csr_trap_write_data),
        .csr_write_enable(tc_csr_write_enable),
        .debug_mode(debug_mode),
        .ic_clean(NLW_trap_controller_ic_clean_UNCONNECTED),
        .misaligned_instruction_flush(NLW_trap_controller_misaligned_instruction_flush_UNCONNECTED),
        .misaligned_memory_flush(NLW_trap_controller_misaligned_memory_flush_UNCONNECTED),
        .pth_done_flush(pth_done_flush),
        .reset(reset),
        .standby_mode(standby_mode),
        .trap_done(trap_done),
        .trap_status(trap_status),
        .trap_target(trap_target));
endmodule

(* ECO_CHECKSUM = "d97af782" *) (* XLEN = "32" *) 
(* NotValidForBitStream *)
(* \DesignAttr:ENABLE_NOC_NETLIST_VIEW  *) 
(* \DesignAttr:ENABLE_AIE_NETLIST_VIEW  *) 
module RV32I46F5SPSoCTOP
   (clk,
    reset_n,
    btn_center,
    btn_up,
    btn_down,
    btn_left,
    btn_right,
    led,
    uart_tx_in);
  input clk;
  input reset_n;
  input btn_center;
  input btn_up;
  input btn_down;
  input btn_left;
  input btn_right;
  output [7:0]led;
  output uart_tx_in;

  wire \FSM_onehot_step_state[0]_i_1_n_0 ;
  wire \FSM_onehot_step_state[1]_i_1_n_0 ;
  wire \FSM_onehot_step_state_reg_n_0_[0] ;
  wire \FSM_onehot_step_state_reg_n_0_[1] ;
  wire \FSM_onehot_step_state_reg_n_0_[2] ;
  wire alu_trigger;
  wire btn_center;
  wire btn_center_IBUF;
  wire btn_down;
  wire btn_down_IBUF;
  wire btn_left;
  wire btn_left_IBUF;
  wire btn_right;
  wire btn_right_IBUF;
  wire btn_up;
  wire btn_up_IBUF;
  wire clk;
  wire clk_50mhz;
  wire clk_50mhz_unbuffered;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire continuous_mode;
  wire cpu_clk;
  wire cpu_clk_enable_i_1_n_0;
  wire cpu_clk_enable_reg_n_0;
  wire [31:8]current_instruction;
  wire [31:0]debug_alu_result_wire;
  wire [4:0]debug_reg_addr_wire;
  wire [31:0]debug_reg_data_wire;
  wire [7:0]led;
  wire [7:2]led_OBUF;
  wire p_0_in;
  wire pc_inst_trigger;
  wire [31:0]pc_value;
  wire reg_trigger;
  wire reset;
  wire reset_n;
  wire reset_n_IBUF;
  wire \reset_sync_reg[0]__0 ;
  wire \reset_sync_reg[1]__0 ;
  wire \reset_sync_reg_n_0_[2] ;
  wire step_pulse;
  wire tx_busy;
  wire [6:0]tx_data;
  wire tx_start;
  wire uart_tx_in;
  wire uart_tx_in_OBUF;
  wire [25:0]NLW_debug_uart_controller_debug_instruction_UNCONNECTED;
  wire [7:7]NLW_debug_uart_controller_tx_data_UNCONNECTED;
  wire [25:0]NLW_rv32i46f_5sp_debug_debug_instruction_UNCONNECTED;
  wire [7:7]NLW_uart_tx_tx_data_UNCONNECTED;

  LUT4 #(
    .INIT(16'hAAAE)) 
    \FSM_onehot_step_state[0]_i_1 
       (.I0(\FSM_onehot_step_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_step_state_reg_n_0_[0] ),
        .I2(step_pulse),
        .I3(\FSM_onehot_step_state_reg_n_0_[1] ),
        .O(\FSM_onehot_step_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCC8)) 
    \FSM_onehot_step_state[1]_i_1 
       (.I0(\FSM_onehot_step_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_step_state_reg_n_0_[0] ),
        .I2(step_pulse),
        .I3(\FSM_onehot_step_state_reg_n_0_[1] ),
        .O(\FSM_onehot_step_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_step_state_reg[0] 
       (.C(clk_50mhz),
        .CE(1'b1),
        .D(\FSM_onehot_step_state[0]_i_1_n_0 ),
        .PRE(\reset_sync_reg_n_0_[2] ),
        .Q(\FSM_onehot_step_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_step_state_reg[1] 
       (.C(clk_50mhz),
        .CE(1'b1),
        .CLR(\reset_sync_reg_n_0_[2] ),
        .D(\FSM_onehot_step_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_step_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_step_state_reg[2] 
       (.C(clk_50mhz),
        .CE(1'b1),
        .CLR(\reset_sync_reg_n_0_[2] ),
        .D(\FSM_onehot_step_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_step_state_reg_n_0_[2] ));
  IBUF btn_center_IBUF_inst
       (.I(btn_center),
        .O(btn_center_IBUF));
  IBUF btn_down_IBUF_inst
       (.I(btn_down),
        .O(btn_down_IBUF));
  IBUF btn_left_IBUF_inst
       (.I(btn_left),
        .O(btn_left_IBUF));
  IBUF btn_right_IBUF_inst
       (.I(btn_right),
        .O(btn_right_IBUF));
  IBUF btn_up_IBUF_inst
       (.I(btn_up),
        .O(btn_up_IBUF));
  (* DEBOUNCE_CYCLES = "20'b01111010000100100000" *) 
  ButtonController button_controller
       (.alu_trigger(alu_trigger),
        .btn_center(btn_center_IBUF),
        .btn_down(btn_down_IBUF),
        .btn_left(btn_left_IBUF),
        .btn_right(btn_right_IBUF),
        .btn_up(btn_up_IBUF),
        .clk(clk_50mhz),
        .continuous_mode(continuous_mode),
        .pc_inst_trigger(pc_inst_trigger),
        .reg_trigger(reg_trigger),
        .reset(\reset_sync_reg_n_0_[2] ),
        .step_pulse(step_pulse));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clk_50mhz_bufg
       (.I(clk_50mhz_unbuffered),
        .O(clk_50mhz));
  LUT1 #(
    .INIT(2'h1)) 
    clk_50mhz_unbuffered_i_1
       (.I0(clk_50mhz_unbuffered),
        .O(p_0_in));
  FDCE #(
    .INIT(1'b0)) 
    clk_50mhz_unbuffered_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in),
        .Q(clk_50mhz_unbuffered));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  LUT6 #(
    .INIT(64'hF2F0F2FFF2F0F2F0)) 
    cpu_clk_enable_i_1
       (.I0(continuous_mode),
        .I1(step_pulse),
        .I2(\FSM_onehot_step_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_step_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_step_state_reg_n_0_[2] ),
        .I5(cpu_clk_enable_reg_n_0),
        .O(cpu_clk_enable_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    cpu_clk_enable_reg
       (.C(clk_50mhz),
        .CE(1'b1),
        .CLR(\reset_sync_reg_n_0_[2] ),
        .D(cpu_clk_enable_i_1_n_0),
        .Q(cpu_clk_enable_reg_n_0));
  (* BUF_WIDTH = "152" *) 
  (* MODE_ALU = "2'b10" *) 
  (* MODE_PC = "2'b00" *) 
  (* MODE_REG = "2'b01" *) 
  (* ST_IDLE = "2'b00" *) 
  (* ST_SEND = "2'b01" *) 
  (* ST_WAIT = "2'b10" *) 
  DebugUARTController debug_uart_controller
       (.alu_trigger(alu_trigger),
        .clk(clk_50mhz),
        .debug_alu_result(debug_alu_result_wire),
        .debug_instruction({current_instruction,led_OBUF,NLW_debug_uart_controller_debug_instruction_UNCONNECTED[1:0]}),
        .debug_pc(pc_value),
        .debug_reg_addr(debug_reg_addr_wire),
        .debug_reg_data(debug_reg_data_wire),
        .pc_inst_trigger(pc_inst_trigger),
        .reg_trigger(reg_trigger),
        .reset(\reset_sync_reg_n_0_[2] ),
        .tx_busy(tx_busy),
        .tx_data({NLW_debug_uart_controller_tx_data_UNCONNECTED[7],tx_data}),
        .tx_start(tx_start));
  OBUF \led_OBUF[0]_inst 
       (.I(1'b1),
        .O(led[0]));
  OBUF \led_OBUF[1]_inst 
       (.I(1'b1),
        .O(led[1]));
  OBUF \led_OBUF[2]_inst 
       (.I(led_OBUF[2]),
        .O(led[2]));
  OBUF \led_OBUF[3]_inst 
       (.I(led_OBUF[3]),
        .O(led[3]));
  OBUF \led_OBUF[4]_inst 
       (.I(led_OBUF[4]),
        .O(led[4]));
  OBUF \led_OBUF[5]_inst 
       (.I(led_OBUF[5]),
        .O(led[5]));
  OBUF \led_OBUF[6]_inst 
       (.I(led_OBUF[6]),
        .O(led[6]));
  OBUF \led_OBUF[7]_inst 
       (.I(led_OBUF[7]),
        .O(led[7]));
  IBUF reset_n_IBUF_inst
       (.I(reset_n),
        .O(reset_n_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \reset_sync[0]_i_1 
       (.I0(reset_n_IBUF),
        .O(reset));
  FDPE #(
    .INIT(1'b1)) 
    \reset_sync_reg[0] 
       (.C(clk_50mhz),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset),
        .Q(\reset_sync_reg[0]__0 ));
  FDPE #(
    .INIT(1'b1)) 
    \reset_sync_reg[1] 
       (.C(clk_50mhz),
        .CE(1'b1),
        .D(\reset_sync_reg[0]__0 ),
        .PRE(reset),
        .Q(\reset_sync_reg[1]__0 ));
  FDPE #(
    .INIT(1'b1)) 
    \reset_sync_reg[2] 
       (.C(clk_50mhz),
        .CE(1'b1),
        .D(\reset_sync_reg[1]__0 ),
        .PRE(reset),
        .Q(\reset_sync_reg_n_0_[2] ));
  (* XLEN = "32" *) 
  RV32I46F5SPDebug rv32i46f_5sp_debug
       (.clk(clk_50mhz),
        .clk_enable(cpu_clk),
        .debug_alu_result(debug_alu_result_wire),
        .debug_instruction({current_instruction,led_OBUF,NLW_rv32i46f_5sp_debug_debug_instruction_UNCONNECTED[1:0]}),
        .debug_pc(pc_value),
        .debug_reg_addr(debug_reg_addr_wire),
        .debug_reg_data(debug_reg_data_wire),
        .reset(\reset_sync_reg_n_0_[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    rv32i46f_5sp_debug_i_1
       (.I0(cpu_clk_enable_reg_n_0),
        .I1(continuous_mode),
        .O(cpu_clk));
  (* BAUD_DIV = "434" *) 
  (* BITS = "10" *) 
  UARTTX uart_tx
       (.clk(clk_50mhz),
        .reset(\reset_sync_reg_n_0_[2] ),
        .tx(uart_tx_in_OBUF),
        .tx_busy(tx_busy),
        .tx_data({NLW_uart_tx_tx_data_UNCONNECTED[7],tx_data}),
        .tx_start(tx_start));
  OBUF uart_tx_in_OBUF_inst
       (.I(uart_tx_in_OBUF),
        .O(uart_tx_in));
endmodule

module RegisterFileDebug
   (clk,
    clk_enable,
    read_reg1,
    read_reg2,
    write_enable,
    write_reg,
    write_data,
    read_data1,
    read_data2,
    debug_reg_addr,
    debug_reg_data);
  input clk;
  input clk_enable;
  input [4:0]read_reg1;
  input [4:0]read_reg2;
  input write_enable;
  input [4:0]write_reg;
  input [31:0]write_data;
  output [31:0]read_data1;
  output [31:0]read_data2;
  output [4:0]debug_reg_addr;
  output [31:0]debug_reg_data;

  wire clk;
  wire clk_enable;
  wire [4:0]debug_reg_addr;
  wire debug_reg_addr_q0;
  wire \debug_reg_addr_q[4]_i_2_n_0 ;
  wire [31:0]debug_reg_data;
  wire [31:0]read_data1;
  wire [31:0]read_data10;
  wire \read_data1[31]_INST_0_i_1_n_0 ;
  wire \read_data1[31]_INST_0_i_2_n_0 ;
  wire \read_data1[31]_INST_0_i_3_n_0 ;
  wire \read_data1[31]_INST_0_i_4_n_0 ;
  wire [31:0]read_data2;
  wire [31:0]read_data20;
  wire \read_data2[31]_INST_0_i_1_n_0 ;
  wire \read_data2[31]_INST_0_i_2_n_0 ;
  wire \read_data2[31]_INST_0_i_3_n_0 ;
  wire \read_data2[31]_INST_0_i_4_n_0 ;
  wire [4:0]read_reg1;
  wire [4:0]read_reg2;
  wire [31:0]write_data;
  wire write_enable;
  wire [4:0]write_reg;
  wire [1:0]NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_registers_reg_r1_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_registers_reg_r1_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_registers_reg_r2_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_registers_reg_r2_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \debug_reg_addr_q[4]_i_1 
       (.I0(\debug_reg_addr_q[4]_i_2_n_0 ),
        .I1(write_reg[3]),
        .I2(write_reg[2]),
        .I3(write_reg[1]),
        .I4(write_reg[0]),
        .I5(write_reg[4]),
        .O(debug_reg_addr_q0));
  LUT2 #(
    .INIT(4'h8)) 
    \debug_reg_addr_q[4]_i_2 
       (.I0(clk_enable),
        .I1(write_enable),
        .O(\debug_reg_addr_q[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_addr_q_reg[0] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_reg[0]),
        .Q(debug_reg_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_addr_q_reg[1] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_reg[1]),
        .Q(debug_reg_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_addr_q_reg[2] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_reg[2]),
        .Q(debug_reg_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_addr_q_reg[3] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_reg[3]),
        .Q(debug_reg_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_addr_q_reg[4] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_reg[4]),
        .Q(debug_reg_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[0] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[0]),
        .Q(debug_reg_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[10] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[10]),
        .Q(debug_reg_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[11] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[11]),
        .Q(debug_reg_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[12] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[12]),
        .Q(debug_reg_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[13] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[13]),
        .Q(debug_reg_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[14] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[14]),
        .Q(debug_reg_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[15] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[15]),
        .Q(debug_reg_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[16] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[16]),
        .Q(debug_reg_data[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[17] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[17]),
        .Q(debug_reg_data[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[18] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[18]),
        .Q(debug_reg_data[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[19] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[19]),
        .Q(debug_reg_data[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[1] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[1]),
        .Q(debug_reg_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[20] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[20]),
        .Q(debug_reg_data[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[21] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[21]),
        .Q(debug_reg_data[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[22] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[22]),
        .Q(debug_reg_data[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[23] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[23]),
        .Q(debug_reg_data[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[24] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[24]),
        .Q(debug_reg_data[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[25] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[25]),
        .Q(debug_reg_data[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[26] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[26]),
        .Q(debug_reg_data[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[27] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[27]),
        .Q(debug_reg_data[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[28] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[28]),
        .Q(debug_reg_data[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[29] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[29]),
        .Q(debug_reg_data[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[2] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[2]),
        .Q(debug_reg_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[30] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[30]),
        .Q(debug_reg_data[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[31] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[31]),
        .Q(debug_reg_data[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[3] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[3]),
        .Q(debug_reg_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[4] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[4]),
        .Q(debug_reg_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[5] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[5]),
        .Q(debug_reg_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[6] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[6]),
        .Q(debug_reg_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[7] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[7]),
        .Q(debug_reg_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[8] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[8]),
        .Q(debug_reg_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \debug_reg_data_q_reg[9] 
       (.C(clk),
        .CE(debug_reg_addr_q0),
        .D(write_data[9]),
        .Q(debug_reg_data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[0]_INST_0 
       (.I0(write_data[0]),
        .I1(read_data10[0]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[0]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[10]_INST_0 
       (.I0(write_data[10]),
        .I1(read_data10[10]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[10]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[11]_INST_0 
       (.I0(write_data[11]),
        .I1(read_data10[11]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[11]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[12]_INST_0 
       (.I0(write_data[12]),
        .I1(read_data10[12]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[12]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[13]_INST_0 
       (.I0(write_data[13]),
        .I1(read_data10[13]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[13]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[14]_INST_0 
       (.I0(write_data[14]),
        .I1(read_data10[14]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[14]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[15]_INST_0 
       (.I0(write_data[15]),
        .I1(read_data10[15]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[15]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[16]_INST_0 
       (.I0(write_data[16]),
        .I1(read_data10[16]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[16]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[17]_INST_0 
       (.I0(write_data[17]),
        .I1(read_data10[17]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[17]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[18]_INST_0 
       (.I0(write_data[18]),
        .I1(read_data10[18]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[18]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[19]_INST_0 
       (.I0(write_data[19]),
        .I1(read_data10[19]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[19]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[1]_INST_0 
       (.I0(write_data[1]),
        .I1(read_data10[1]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[1]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[20]_INST_0 
       (.I0(write_data[20]),
        .I1(read_data10[20]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[20]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[21]_INST_0 
       (.I0(write_data[21]),
        .I1(read_data10[21]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[21]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[22]_INST_0 
       (.I0(write_data[22]),
        .I1(read_data10[22]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[22]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[23]_INST_0 
       (.I0(write_data[23]),
        .I1(read_data10[23]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[23]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[24]_INST_0 
       (.I0(write_data[24]),
        .I1(read_data10[24]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[24]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[25]_INST_0 
       (.I0(write_data[25]),
        .I1(read_data10[25]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[25]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[26]_INST_0 
       (.I0(write_data[26]),
        .I1(read_data10[26]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[26]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[27]_INST_0 
       (.I0(write_data[27]),
        .I1(read_data10[27]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[27]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[28]_INST_0 
       (.I0(write_data[28]),
        .I1(read_data10[28]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[28]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[29]_INST_0 
       (.I0(write_data[29]),
        .I1(read_data10[29]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[29]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[2]_INST_0 
       (.I0(write_data[2]),
        .I1(read_data10[2]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[2]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[30]_INST_0 
       (.I0(write_data[30]),
        .I1(read_data10[30]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[30]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[31]_INST_0 
       (.I0(write_data[31]),
        .I1(read_data10[31]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \read_data1[31]_INST_0_i_1 
       (.I0(read_reg1[3]),
        .I1(read_reg1[4]),
        .I2(read_reg1[2]),
        .I3(read_reg1[0]),
        .I4(read_reg1[1]),
        .O(\read_data1[31]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9000)) 
    \read_data1[31]_INST_0_i_2 
       (.I0(write_reg[1]),
        .I1(read_reg1[1]),
        .I2(write_enable),
        .I3(clk_enable),
        .O(\read_data1[31]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_data1[31]_INST_0_i_3 
       (.I0(write_reg[2]),
        .I1(read_reg1[2]),
        .I2(write_reg[3]),
        .I3(read_reg1[3]),
        .O(\read_data1[31]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_data1[31]_INST_0_i_4 
       (.I0(write_reg[4]),
        .I1(read_reg1[4]),
        .I2(write_reg[0]),
        .I3(read_reg1[0]),
        .O(\read_data1[31]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[3]_INST_0 
       (.I0(write_data[3]),
        .I1(read_data10[3]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[3]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[4]_INST_0 
       (.I0(write_data[4]),
        .I1(read_data10[4]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[4]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[5]_INST_0 
       (.I0(write_data[5]),
        .I1(read_data10[5]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[5]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[6]_INST_0 
       (.I0(write_data[6]),
        .I1(read_data10[6]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[6]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[7]_INST_0 
       (.I0(write_data[7]),
        .I1(read_data10[7]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[7]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[8]_INST_0 
       (.I0(write_data[8]),
        .I1(read_data10[8]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[8]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data1[9]_INST_0 
       (.I0(write_data[9]),
        .I1(read_data10[9]),
        .I2(\read_data1[31]_INST_0_i_1_n_0 ),
        .I3(\read_data1[31]_INST_0_i_2_n_0 ),
        .I4(\read_data1[31]_INST_0_i_3_n_0 ),
        .I5(\read_data1[31]_INST_0_i_4_n_0 ),
        .O(read_data1[9]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[0]_INST_0 
       (.I0(write_data[0]),
        .I1(read_data20[0]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[0]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[10]_INST_0 
       (.I0(write_data[10]),
        .I1(read_data20[10]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[10]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[11]_INST_0 
       (.I0(write_data[11]),
        .I1(read_data20[11]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[11]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[12]_INST_0 
       (.I0(write_data[12]),
        .I1(read_data20[12]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[12]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[13]_INST_0 
       (.I0(write_data[13]),
        .I1(read_data20[13]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[13]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[14]_INST_0 
       (.I0(write_data[14]),
        .I1(read_data20[14]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[14]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[15]_INST_0 
       (.I0(write_data[15]),
        .I1(read_data20[15]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[15]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[16]_INST_0 
       (.I0(write_data[16]),
        .I1(read_data20[16]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[16]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[17]_INST_0 
       (.I0(write_data[17]),
        .I1(read_data20[17]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[17]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[18]_INST_0 
       (.I0(write_data[18]),
        .I1(read_data20[18]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[18]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[19]_INST_0 
       (.I0(write_data[19]),
        .I1(read_data20[19]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[19]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[1]_INST_0 
       (.I0(write_data[1]),
        .I1(read_data20[1]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[1]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[20]_INST_0 
       (.I0(write_data[20]),
        .I1(read_data20[20]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[20]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[21]_INST_0 
       (.I0(write_data[21]),
        .I1(read_data20[21]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[21]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[22]_INST_0 
       (.I0(write_data[22]),
        .I1(read_data20[22]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[22]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[23]_INST_0 
       (.I0(write_data[23]),
        .I1(read_data20[23]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[23]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[24]_INST_0 
       (.I0(write_data[24]),
        .I1(read_data20[24]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[24]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[25]_INST_0 
       (.I0(write_data[25]),
        .I1(read_data20[25]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[25]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[26]_INST_0 
       (.I0(write_data[26]),
        .I1(read_data20[26]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[26]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[27]_INST_0 
       (.I0(write_data[27]),
        .I1(read_data20[27]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[27]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[28]_INST_0 
       (.I0(write_data[28]),
        .I1(read_data20[28]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[28]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[29]_INST_0 
       (.I0(write_data[29]),
        .I1(read_data20[29]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[29]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[2]_INST_0 
       (.I0(write_data[2]),
        .I1(read_data20[2]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[2]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[30]_INST_0 
       (.I0(write_data[30]),
        .I1(read_data20[30]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[30]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[31]_INST_0 
       (.I0(write_data[31]),
        .I1(read_data20[31]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \read_data2[31]_INST_0_i_1 
       (.I0(read_reg2[3]),
        .I1(read_reg2[4]),
        .I2(read_reg2[2]),
        .I3(read_reg2[0]),
        .I4(read_reg2[1]),
        .O(\read_data2[31]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9000)) 
    \read_data2[31]_INST_0_i_2 
       (.I0(write_reg[1]),
        .I1(read_reg2[1]),
        .I2(write_enable),
        .I3(clk_enable),
        .O(\read_data2[31]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_data2[31]_INST_0_i_3 
       (.I0(write_reg[2]),
        .I1(read_reg2[2]),
        .I2(write_reg[3]),
        .I3(read_reg2[3]),
        .O(\read_data2[31]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_data2[31]_INST_0_i_4 
       (.I0(write_reg[4]),
        .I1(read_reg2[4]),
        .I2(write_reg[0]),
        .I3(read_reg2[0]),
        .O(\read_data2[31]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[3]_INST_0 
       (.I0(write_data[3]),
        .I1(read_data20[3]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[3]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[4]_INST_0 
       (.I0(write_data[4]),
        .I1(read_data20[4]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[4]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[5]_INST_0 
       (.I0(write_data[5]),
        .I1(read_data20[5]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[5]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[6]_INST_0 
       (.I0(write_data[6]),
        .I1(read_data20[6]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[6]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[7]_INST_0 
       (.I0(write_data[7]),
        .I1(read_data20[7]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[7]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[8]_INST_0 
       (.I0(write_data[8]),
        .I1(read_data20[8]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[8]));
  LUT6 #(
    .INIT(64'hA0C0C0C0C0C0C0C0)) 
    \read_data2[9]_INST_0 
       (.I0(write_data[9]),
        .I1(read_data20[9]),
        .I2(\read_data2[31]_INST_0_i_1_n_0 ),
        .I3(\read_data2[31]_INST_0_i_2_n_0 ),
        .I4(\read_data2[31]_INST_0_i_3_n_0 ),
        .I5(\read_data2[31]_INST_0_i_4_n_0 ),
        .O(read_data2[9]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_0_5
       (.ADDRA(read_reg1),
        .ADDRB(read_reg1),
        .ADDRC(read_reg1),
        .ADDRD(write_reg),
        .DIA(write_data[1:0]),
        .DIB(write_data[3:2]),
        .DIC(write_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(read_data10[1:0]),
        .DOB(read_data10[3:2]),
        .DOC(read_data10[5:4]),
        .DOD(NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_12_17
       (.ADDRA(read_reg1),
        .ADDRB(read_reg1),
        .ADDRC(read_reg1),
        .ADDRD(write_reg),
        .DIA(write_data[13:12]),
        .DIB(write_data[15:14]),
        .DIC(write_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(read_data10[13:12]),
        .DOB(read_data10[15:14]),
        .DOC(read_data10[17:16]),
        .DOD(NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_18_23
       (.ADDRA(read_reg1),
        .ADDRB(read_reg1),
        .ADDRC(read_reg1),
        .ADDRD(write_reg),
        .DIA(write_data[19:18]),
        .DIB(write_data[21:20]),
        .DIC(write_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(read_data10[19:18]),
        .DOB(read_data10[21:20]),
        .DOC(read_data10[23:22]),
        .DOD(NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_24_29
       (.ADDRA(read_reg1),
        .ADDRB(read_reg1),
        .ADDRC(read_reg1),
        .ADDRD(write_reg),
        .DIA(write_data[25:24]),
        .DIB(write_data[27:26]),
        .DIC(write_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(read_data10[25:24]),
        .DOB(read_data10[27:26]),
        .DOC(read_data10[29:28]),
        .DOD(NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg_r1_0_31_30_31" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    registers_reg_r1_0_31_30_31
       (.A0(write_reg[0]),
        .A1(write_reg[1]),
        .A2(write_reg[2]),
        .A3(write_reg[3]),
        .A4(write_reg[4]),
        .D(write_data[30]),
        .DPO(read_data10[30]),
        .DPRA0(read_reg1[0]),
        .DPRA1(read_reg1[1]),
        .DPRA2(read_reg1[2]),
        .DPRA3(read_reg1[3]),
        .DPRA4(read_reg1[4]),
        .SPO(NLW_registers_reg_r1_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg_r1_0_31_30_31" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    registers_reg_r1_0_31_30_31__0
       (.A0(write_reg[0]),
        .A1(write_reg[1]),
        .A2(write_reg[2]),
        .A3(write_reg[3]),
        .A4(write_reg[4]),
        .D(write_data[31]),
        .DPO(read_data10[31]),
        .DPRA0(read_reg1[0]),
        .DPRA1(read_reg1[1]),
        .DPRA2(read_reg1[2]),
        .DPRA3(read_reg1[3]),
        .DPRA4(read_reg1[4]),
        .SPO(NLW_registers_reg_r1_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r1_0_31_6_11
       (.ADDRA(read_reg1),
        .ADDRB(read_reg1),
        .ADDRC(read_reg1),
        .ADDRD(write_reg),
        .DIA(write_data[7:6]),
        .DIB(write_data[9:8]),
        .DIC(write_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(read_data10[7:6]),
        .DOB(read_data10[9:8]),
        .DOC(read_data10[11:10]),
        .DOD(NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_0_5
       (.ADDRA(read_reg2),
        .ADDRB(read_reg2),
        .ADDRC(read_reg2),
        .ADDRD(write_reg),
        .DIA(write_data[1:0]),
        .DIB(write_data[3:2]),
        .DIC(write_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(read_data20[1:0]),
        .DOB(read_data20[3:2]),
        .DOC(read_data20[5:4]),
        .DOD(NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_12_17
       (.ADDRA(read_reg2),
        .ADDRB(read_reg2),
        .ADDRC(read_reg2),
        .ADDRD(write_reg),
        .DIA(write_data[13:12]),
        .DIB(write_data[15:14]),
        .DIC(write_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(read_data20[13:12]),
        .DOB(read_data20[15:14]),
        .DOC(read_data20[17:16]),
        .DOD(NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_18_23
       (.ADDRA(read_reg2),
        .ADDRB(read_reg2),
        .ADDRC(read_reg2),
        .ADDRD(write_reg),
        .DIA(write_data[19:18]),
        .DIB(write_data[21:20]),
        .DIC(write_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(read_data20[19:18]),
        .DOB(read_data20[21:20]),
        .DOC(read_data20[23:22]),
        .DOD(NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_24_29
       (.ADDRA(read_reg2),
        .ADDRB(read_reg2),
        .ADDRC(read_reg2),
        .ADDRD(write_reg),
        .DIA(write_data[25:24]),
        .DIB(write_data[27:26]),
        .DIC(write_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(read_data20[25:24]),
        .DOB(read_data20[27:26]),
        .DOC(read_data20[29:28]),
        .DOD(NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg_r2_0_31_30_31" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    registers_reg_r2_0_31_30_31
       (.A0(write_reg[0]),
        .A1(write_reg[1]),
        .A2(write_reg[2]),
        .A3(write_reg[3]),
        .A4(write_reg[4]),
        .D(write_data[30]),
        .DPO(read_data20[30]),
        .DPRA0(read_reg2[0]),
        .DPRA1(read_reg2[1]),
        .DPRA2(read_reg2[2]),
        .DPRA3(read_reg2[3]),
        .DPRA4(read_reg2[4]),
        .SPO(NLW_registers_reg_r2_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg_r2_0_31_30_31" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    registers_reg_r2_0_31_30_31__0
       (.A0(write_reg[0]),
        .A1(write_reg[1]),
        .A2(write_reg[2]),
        .A3(write_reg[3]),
        .A4(write_reg[4]),
        .D(write_data[31]),
        .DPO(read_data20[31]),
        .DPRA0(read_reg2[0]),
        .DPRA1(read_reg2[1]),
        .DPRA2(read_reg2[2]),
        .DPRA3(read_reg2[3]),
        .DPRA4(read_reg2[4]),
        .SPO(NLW_registers_reg_r2_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegisterFileDebug/registers_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    registers_reg_r2_0_31_6_11
       (.ADDRA(read_reg2),
        .ADDRB(read_reg2),
        .ADDRC(read_reg2),
        .ADDRD(write_reg),
        .DIA(write_data[7:6]),
        .DIB(write_data[9:8]),
        .DIC(write_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(read_data20[7:6]),
        .DOB(read_data20[9:8]),
        .DOC(read_data20[11:10]),
        .DOD(NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(debug_reg_addr_q0));
endmodule

(* ECALL_MEPC_WRITE = "4'b1010" *) (* GOTO_MTVEC = "4'b0101" *) (* IDLE = "4'b0000" *) 
(* MEM_STANDBY = "4'b0111" *) (* READ_MEPC = "4'b0100" *) (* READ_MTVEC = "4'b0011" *) 
(* RETURN_MRET = "4'b0110" *) (* RTRE_STANDBY = "4'b1001" *) (* WB_STANDBY = "4'b1000" *) 
(* WRITE_MCAUSE = "4'b0010" *) (* WRITE_MEPC = "4'b0001" *) (* XLEN = "32" *) 
module TrapController
   (clk,
    clk_enable,
    reset,
    ID_pc,
    EX_pc,
    MEM_pc,
    WB_pc,
    trap_status,
    csr_read_data,
    trap_target,
    ic_clean,
    debug_mode,
    csr_write_enable,
    csr_trap_address,
    csr_trap_write_data,
    trap_done,
    misaligned_instruction_flush,
    misaligned_memory_flush,
    pth_done_flush,
    standby_mode);
  input clk;
  input clk_enable;
  input reset;
  input [31:0]ID_pc;
  input [31:0]EX_pc;
  input [31:0]MEM_pc;
  input [31:0]WB_pc;
  input [2:0]trap_status;
  input [31:0]csr_read_data;
  output [31:0]trap_target;
  output ic_clean;
  output debug_mode;
  output csr_write_enable;
  output [11:0]csr_trap_address;
  output [31:0]csr_trap_write_data;
  output trap_done;
  output misaligned_instruction_flush;
  output misaligned_memory_flush;
  output pth_done_flush;
  output standby_mode;

  wire [31:0]EX_pc;
  wire \FSM_onehot_trap_handle_state[0]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[0]_i_2_n_0 ;
  wire \FSM_onehot_trap_handle_state[10]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[10]_i_2_n_0 ;
  wire \FSM_onehot_trap_handle_state[1]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[2]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[3]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[4]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[5]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[6]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[7]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[8]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state[9]_i_1_n_0 ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[10] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[1] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[2] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[3] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[4] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[5] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[6] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[7] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[8] ;
  wire \FSM_onehot_trap_handle_state_reg_n_0_[9] ;
  wire [31:0]MEM_pc;
  wire clk;
  wire clk_enable;
  wire [31:0]csr_read_data;
  wire [11:0]csr_trap_address;
  wire \csr_trap_address[8]_INST_0_i_1_n_0 ;
  wire \csr_trap_address[8]_INST_0_i_2_n_0 ;
  wire [31:0]csr_trap_write_data;
  wire \csr_trap_write_data[0]_INST_0_i_1_n_0 ;
  wire \csr_trap_write_data[1]_INST_0_i_1_n_0 ;
  wire \csr_trap_write_data[2]_INST_0_i_1_n_0 ;
  wire \csr_trap_write_data[31]_INST_0_i_1_n_0 ;
  wire \csr_trap_write_data[31]_INST_0_i_2_n_0 ;
  wire \csr_trap_write_data[3]_INST_0_i_1_n_0 ;
  wire \csr_trap_write_data[3]_INST_0_i_2_n_0 ;
  wire csr_write_enable;
  wire debug_mode;
  wire debug_mode_reg;
  wire debug_mode_reg_i_1_n_0;
  wire debug_mode_reg_i_2_n_0;
  wire [31:2]in16;
  wire pth_done_flush;
  wire reset;
  wire standby_mode;
  wire standby_mode_INST_0_i_1_n_0;
  wire trap_done;
  wire trap_done_INST_0_i_1_n_0;
  wire [2:0]trap_status;
  wire [31:0]trap_target;
  wire \trap_target[12]_INST_0_i_1_n_0 ;
  wire \trap_target[16]_INST_0_i_1_n_0 ;
  wire \trap_target[20]_INST_0_i_1_n_0 ;
  wire \trap_target[24]_INST_0_i_1_n_0 ;
  wire \trap_target[28]_INST_0_i_1_n_0 ;
  wire \trap_target[31]_INST_0_i_2_n_0 ;
  wire \trap_target[4]_INST_0_i_1_n_0 ;
  wire \trap_target[4]_INST_0_i_2_n_0 ;
  wire \trap_target[8]_INST_0_i_1_n_0 ;
  wire [2:0]\NLW_trap_target[12]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_trap_target[16]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_trap_target[20]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_trap_target[24]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_trap_target[28]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_trap_target[31]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trap_target[31]_INST_0_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trap_target[4]_INST_0_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_trap_target[4]_INST_0_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trap_target[8]_INST_0_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hD5D555F5D5D55555)) 
    \FSM_onehot_trap_handle_state[0]_i_1 
       (.I0(\csr_trap_address[8]_INST_0_i_1_n_0 ),
        .I1(trap_done_INST_0_i_1_n_0),
        .I2(\FSM_onehot_trap_handle_state[10]_i_2_n_0 ),
        .I3(\FSM_onehot_trap_handle_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[8] ),
        .I5(\FSM_onehot_trap_handle_state[0]_i_2_n_0 ),
        .O(\FSM_onehot_trap_handle_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_trap_handle_state[0]_i_2 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[10] ),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[1] ),
        .O(\FSM_onehot_trap_handle_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F60000000000)) 
    \FSM_onehot_trap_handle_state[10]_i_1 
       (.I0(trap_status[2]),
        .I1(trap_status[0]),
        .I2(trap_status[1]),
        .I3(\FSM_onehot_trap_handle_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[8] ),
        .I5(\FSM_onehot_trap_handle_state[10]_i_2_n_0 ),
        .O(\FSM_onehot_trap_handle_state[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_trap_handle_state[10]_i_2 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_trap_handle_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_trap_handle_state_reg_n_0_[4] ),
        .I4(debug_mode_reg),
        .I5(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .O(\FSM_onehot_trap_handle_state[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_trap_handle_state[1]_i_1 
       (.I0(trap_status[0]),
        .I1(debug_mode_reg),
        .I2(trap_status[1]),
        .I3(trap_status[2]),
        .O(\FSM_onehot_trap_handle_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \FSM_onehot_trap_handle_state[2]_i_1 
       (.I0(\csr_trap_address[8]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_trap_handle_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_trap_handle_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_trap_handle_state[10]_i_2_n_0 ),
        .O(\FSM_onehot_trap_handle_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_trap_handle_state[3]_i_1 
       (.I0(trap_status[2]),
        .I1(debug_mode_reg),
        .I2(trap_status[0]),
        .I3(trap_status[1]),
        .O(\FSM_onehot_trap_handle_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40444440)) 
    \FSM_onehot_trap_handle_state[4]_i_1 
       (.I0(debug_mode_reg),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[3] ),
        .I2(trap_status[1]),
        .I3(trap_status[0]),
        .I4(trap_status[2]),
        .O(\FSM_onehot_trap_handle_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404040400)) 
    \FSM_onehot_trap_handle_state[5]_i_1 
       (.I0(debug_mode_reg),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_trap_handle_state_reg_n_0_[3] ),
        .I3(trap_status[1]),
        .I4(trap_status[0]),
        .I5(trap_status[2]),
        .O(\FSM_onehot_trap_handle_state[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \FSM_onehot_trap_handle_state[6]_i_1 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_trap_handle_state_reg_n_0_[5] ),
        .I3(debug_mode_reg),
        .I4(\csr_trap_address[8]_INST_0_i_1_n_0 ),
        .O(\FSM_onehot_trap_handle_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2F2F2020200)) 
    \FSM_onehot_trap_handle_state[7]_i_1 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I1(standby_mode_INST_0_i_1_n_0),
        .I2(debug_mode_reg),
        .I3(trap_status[1]),
        .I4(trap_status[2]),
        .I5(trap_status[0]),
        .O(\FSM_onehot_trap_handle_state[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_onehot_trap_handle_state[8]_i_1 
       (.I0(csr_trap_address[1]),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_trap_handle_state_reg_n_0_[5] ),
        .I3(\FSM_onehot_trap_handle_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[4] ),
        .I5(debug_mode_reg),
        .O(\FSM_onehot_trap_handle_state[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \FSM_onehot_trap_handle_state[9]_i_1 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[8] ),
        .I1(trap_status[0]),
        .I2(trap_status[2]),
        .I3(trap_status[1]),
        .I4(\FSM_onehot_trap_handle_state[10]_i_2_n_0 ),
        .O(\FSM_onehot_trap_handle_state[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_trap_handle_state_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\FSM_onehot_trap_handle_state[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(debug_mode_reg));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[10]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[10] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[6] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[7] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[8] ));
  (* FSM_ENCODED_STATES = "READ_MEPC:00000000010,READ_MTVEC:01000000000,WRITE_MCAUSE:00100000000,ECALL_MEPC_WRITE:00001000000,WRITE_MEPC:00010000000,IDLE:00000000001,MEM_STANDBY:00000001000,RTRE_STANDBY:00000100000,RETURN_MRET:00000000100,WB_STANDBY:00000010000,GOTO_MTVEC:10000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_trap_handle_state_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\FSM_onehot_trap_handle_state[9]_i_1_n_0 ),
        .Q(\FSM_onehot_trap_handle_state_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFEAAAA)) 
    \csr_trap_address[0]_INST_0 
       (.I0(csr_trap_address[2]),
        .I1(trap_status[1]),
        .I2(trap_status[0]),
        .I3(trap_status[2]),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I5(\csr_trap_address[8]_INST_0_i_2_n_0 ),
        .O(csr_trap_address[0]));
  LUT4 #(
    .INIT(16'hBE00)) 
    \csr_trap_address[1]_INST_0 
       (.I0(trap_status[1]),
        .I1(trap_status[0]),
        .I2(trap_status[2]),
        .I3(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .O(csr_trap_address[1]));
  LUT6 #(
    .INIT(64'hCFFCCFECCFFC8AA8)) 
    \csr_trap_address[2]_INST_0 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[9] ),
        .I1(trap_status[1]),
        .I2(trap_status[0]),
        .I3(trap_status[2]),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_trap_handle_state_reg_n_0_[8] ),
        .O(csr_trap_address[2]));
  LUT6 #(
    .INIT(64'hEFFEEFFEEFFEAAAA)) 
    \csr_trap_address[6]_INST_0 
       (.I0(\csr_trap_address[8]_INST_0_i_2_n_0 ),
        .I1(trap_status[1]),
        .I2(trap_status[0]),
        .I3(trap_status[2]),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I5(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .O(csr_trap_address[6]));
  LUT5 #(
    .INIT(32'hFFFFFEAA)) 
    \csr_trap_address[8]_INST_0 
       (.I0(csr_trap_address[2]),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I3(\csr_trap_address[8]_INST_0_i_1_n_0 ),
        .I4(\csr_trap_address[8]_INST_0_i_2_n_0 ),
        .O(csr_trap_address[8]));
  LUT3 #(
    .INIT(8'hF6)) 
    \csr_trap_address[8]_INST_0_i_1 
       (.I0(trap_status[2]),
        .I1(trap_status[0]),
        .I2(trap_status[1]),
        .O(\csr_trap_address[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF3CFF3CFF3CA828)) 
    \csr_trap_address[8]_INST_0_i_2 
       (.I0(debug_mode_reg),
        .I1(trap_status[2]),
        .I2(trap_status[0]),
        .I3(trap_status[1]),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_trap_handle_state_reg_n_0_[2] ),
        .O(\csr_trap_address[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AA80000)) 
    \csr_trap_write_data[0]_INST_0 
       (.I0(EX_pc[0]),
        .I1(trap_status[1]),
        .I2(trap_status[0]),
        .I3(trap_status[2]),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I5(\csr_trap_write_data[0]_INST_0_i_1_n_0 ),
        .O(csr_trap_write_data[0]));
  LUT6 #(
    .INIT(64'hCCCA00E0000A00A0)) 
    \csr_trap_write_data[0]_INST_0_i_1 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .I1(MEM_pc[0]),
        .I2(trap_status[0]),
        .I3(trap_status[2]),
        .I4(trap_status[1]),
        .I5(debug_mode_reg),
        .O(\csr_trap_write_data[0]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[10]_INST_0 
       (.I0(EX_pc[10]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[10]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[11]_INST_0 
       (.I0(EX_pc[11]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[11]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[12]_INST_0 
       (.I0(EX_pc[12]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[12]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[13]_INST_0 
       (.I0(EX_pc[13]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[13]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[14]_INST_0 
       (.I0(EX_pc[14]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[14]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[15]_INST_0 
       (.I0(EX_pc[15]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[15]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[16]_INST_0 
       (.I0(EX_pc[16]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[16]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[17]_INST_0 
       (.I0(EX_pc[17]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[17]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[18]_INST_0 
       (.I0(EX_pc[18]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[18]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[19]_INST_0 
       (.I0(EX_pc[19]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[19]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AA80000)) 
    \csr_trap_write_data[1]_INST_0 
       (.I0(EX_pc[1]),
        .I1(trap_status[1]),
        .I2(trap_status[0]),
        .I3(trap_status[2]),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I5(\csr_trap_write_data[1]_INST_0_i_1_n_0 ),
        .O(csr_trap_write_data[1]));
  LUT6 #(
    .INIT(64'hCECA00E00A0A00A0)) 
    \csr_trap_write_data[1]_INST_0_i_1 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .I1(MEM_pc[1]),
        .I2(trap_status[0]),
        .I3(trap_status[2]),
        .I4(trap_status[1]),
        .I5(debug_mode_reg),
        .O(\csr_trap_write_data[1]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[20]_INST_0 
       (.I0(EX_pc[20]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[20]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[21]_INST_0 
       (.I0(EX_pc[21]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[21]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[22]_INST_0 
       (.I0(EX_pc[22]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[22]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[23]_INST_0 
       (.I0(EX_pc[23]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[23]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[24]_INST_0 
       (.I0(EX_pc[24]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[24]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[25]_INST_0 
       (.I0(EX_pc[25]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[25]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[26]_INST_0 
       (.I0(EX_pc[26]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[26]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[27]_INST_0 
       (.I0(EX_pc[27]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[27]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[28]_INST_0 
       (.I0(EX_pc[28]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[28]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[29]_INST_0 
       (.I0(EX_pc[29]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[29]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AA80000)) 
    \csr_trap_write_data[2]_INST_0 
       (.I0(EX_pc[2]),
        .I1(trap_status[1]),
        .I2(trap_status[0]),
        .I3(trap_status[2]),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I5(\csr_trap_write_data[2]_INST_0_i_1_n_0 ),
        .O(csr_trap_write_data[2]));
  LUT6 #(
    .INIT(64'hFFA0000080808080)) 
    \csr_trap_write_data[2]_INST_0_i_1 
       (.I0(MEM_pc[2]),
        .I1(trap_status[0]),
        .I2(debug_mode_reg),
        .I3(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .I4(trap_status[1]),
        .I5(trap_status[2]),
        .O(\csr_trap_write_data[2]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[30]_INST_0 
       (.I0(EX_pc[30]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[30]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[31]_INST_0 
       (.I0(EX_pc[31]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[31]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[31]));
  LUT4 #(
    .INIT(16'hBE00)) 
    \csr_trap_write_data[31]_INST_0_i_1 
       (.I0(trap_status[1]),
        .I1(trap_status[0]),
        .I2(trap_status[2]),
        .I3(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .O(\csr_trap_write_data[31]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \csr_trap_write_data[31]_INST_0_i_2 
       (.I0(trap_status[0]),
        .I1(trap_status[2]),
        .I2(trap_status[1]),
        .I3(debug_mode_reg),
        .O(\csr_trap_write_data[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr_trap_write_data[3]_INST_0 
       (.I0(\csr_trap_write_data[3]_INST_0_i_1_n_0 ),
        .I1(\csr_trap_write_data[3]_INST_0_i_2_n_0 ),
        .I2(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .I3(MEM_pc[3]),
        .I4(EX_pc[3]),
        .I5(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .O(csr_trap_write_data[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_trap_write_data[3]_INST_0_i_1 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .I1(trap_status[2]),
        .O(\csr_trap_write_data[3]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_trap_write_data[3]_INST_0_i_2 
       (.I0(trap_status[1]),
        .I1(trap_status[0]),
        .O(\csr_trap_write_data[3]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[4]_INST_0 
       (.I0(EX_pc[4]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[4]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[5]_INST_0 
       (.I0(EX_pc[5]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[5]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[6]_INST_0 
       (.I0(EX_pc[6]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[6]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[7]_INST_0 
       (.I0(EX_pc[7]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[7]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[8]_INST_0 
       (.I0(EX_pc[8]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[8]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr_trap_write_data[9]_INST_0 
       (.I0(EX_pc[9]),
        .I1(\csr_trap_write_data[31]_INST_0_i_1_n_0 ),
        .I2(MEM_pc[9]),
        .I3(\csr_trap_write_data[31]_INST_0_i_2_n_0 ),
        .O(csr_trap_write_data[9]));
  LUT6 #(
    .INIT(64'hFE00FEFEFEEEEE00)) 
    csr_write_enable_INST_0
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[7] ),
        .I2(debug_mode_reg),
        .I3(trap_status[1]),
        .I4(trap_status[2]),
        .I5(trap_status[0]),
        .O(csr_write_enable));
  LUT3 #(
    .INIT(8'h74)) 
    debug_mode_reg_i_1
       (.I0(trap_status[2]),
        .I1(debug_mode_reg_i_2_n_0),
        .I2(debug_mode),
        .O(debug_mode_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    debug_mode_reg_i_2
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[8] ),
        .I1(trap_status[2]),
        .I2(clk_enable),
        .I3(trap_status[1]),
        .I4(trap_status[0]),
        .I5(debug_mode_reg),
        .O(debug_mode_reg_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    debug_mode_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(debug_mode_reg_i_1_n_0),
        .Q(debug_mode));
  LUT5 #(
    .INIT(32'hE0EEEEE0)) 
    pth_done_flush_INST_0
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[10] ),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[9] ),
        .I2(trap_status[1]),
        .I3(trap_status[0]),
        .I4(trap_status[2]),
        .O(pth_done_flush));
  LUT5 #(
    .INIT(32'h8A8AACA8)) 
    standby_mode_INST_0
       (.I0(standby_mode_INST_0_i_1_n_0),
        .I1(trap_status[1]),
        .I2(trap_status[0]),
        .I3(debug_mode_reg),
        .I4(trap_status[2]),
        .O(standby_mode));
  LUT3 #(
    .INIT(8'hFE)) 
    standby_mode_INST_0_i_1
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_trap_handle_state_reg_n_0_[5] ),
        .O(standby_mode_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAFF)) 
    trap_done_INST_0
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[2] ),
        .I1(trap_done_INST_0_i_1_n_0),
        .I2(\FSM_onehot_trap_handle_state_reg_n_0_[8] ),
        .I3(\csr_trap_address[8]_INST_0_i_1_n_0 ),
        .I4(\FSM_onehot_trap_handle_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_trap_handle_state_reg_n_0_[10] ),
        .O(trap_done));
  LUT2 #(
    .INIT(4'h2)) 
    trap_done_INST_0_i_1
       (.I0(trap_status[0]),
        .I1(trap_status[1]),
        .O(trap_done_INST_0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \trap_target[0]_INST_0 
       (.I0(csr_trap_address[2]),
        .I1(csr_read_data[0]),
        .O(trap_target[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[10]_INST_0 
       (.I0(in16[10]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[10]),
        .I3(csr_trap_address[2]),
        .O(trap_target[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[11]_INST_0 
       (.I0(in16[11]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[11]),
        .I3(csr_trap_address[2]),
        .O(trap_target[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[12]_INST_0 
       (.I0(in16[12]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[12]),
        .I3(csr_trap_address[2]),
        .O(trap_target[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trap_target[12]_INST_0_i_1 
       (.CI(\trap_target[8]_INST_0_i_1_n_0 ),
        .CO({\trap_target[12]_INST_0_i_1_n_0 ,\NLW_trap_target[12]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[12:9]),
        .S(csr_read_data[12:9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[13]_INST_0 
       (.I0(in16[13]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[13]),
        .I3(csr_trap_address[2]),
        .O(trap_target[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[14]_INST_0 
       (.I0(in16[14]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[14]),
        .I3(csr_trap_address[2]),
        .O(trap_target[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[15]_INST_0 
       (.I0(in16[15]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[15]),
        .I3(csr_trap_address[2]),
        .O(trap_target[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[16]_INST_0 
       (.I0(in16[16]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[16]),
        .I3(csr_trap_address[2]),
        .O(trap_target[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trap_target[16]_INST_0_i_1 
       (.CI(\trap_target[12]_INST_0_i_1_n_0 ),
        .CO({\trap_target[16]_INST_0_i_1_n_0 ,\NLW_trap_target[16]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[16:13]),
        .S(csr_read_data[16:13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[17]_INST_0 
       (.I0(in16[17]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[17]),
        .I3(csr_trap_address[2]),
        .O(trap_target[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[18]_INST_0 
       (.I0(in16[18]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[18]),
        .I3(csr_trap_address[2]),
        .O(trap_target[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[19]_INST_0 
       (.I0(in16[19]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[19]),
        .I3(csr_trap_address[2]),
        .O(trap_target[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \trap_target[1]_INST_0 
       (.I0(csr_trap_address[2]),
        .I1(csr_read_data[1]),
        .O(trap_target[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[20]_INST_0 
       (.I0(in16[20]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[20]),
        .I3(csr_trap_address[2]),
        .O(trap_target[20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trap_target[20]_INST_0_i_1 
       (.CI(\trap_target[16]_INST_0_i_1_n_0 ),
        .CO({\trap_target[20]_INST_0_i_1_n_0 ,\NLW_trap_target[20]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[20:17]),
        .S(csr_read_data[20:17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[21]_INST_0 
       (.I0(in16[21]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[21]),
        .I3(csr_trap_address[2]),
        .O(trap_target[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[22]_INST_0 
       (.I0(in16[22]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[22]),
        .I3(csr_trap_address[2]),
        .O(trap_target[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[23]_INST_0 
       (.I0(in16[23]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[23]),
        .I3(csr_trap_address[2]),
        .O(trap_target[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[24]_INST_0 
       (.I0(in16[24]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[24]),
        .I3(csr_trap_address[2]),
        .O(trap_target[24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trap_target[24]_INST_0_i_1 
       (.CI(\trap_target[20]_INST_0_i_1_n_0 ),
        .CO({\trap_target[24]_INST_0_i_1_n_0 ,\NLW_trap_target[24]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[24:21]),
        .S(csr_read_data[24:21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[25]_INST_0 
       (.I0(in16[25]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[25]),
        .I3(csr_trap_address[2]),
        .O(trap_target[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[26]_INST_0 
       (.I0(in16[26]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[26]),
        .I3(csr_trap_address[2]),
        .O(trap_target[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[27]_INST_0 
       (.I0(in16[27]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[27]),
        .I3(csr_trap_address[2]),
        .O(trap_target[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[28]_INST_0 
       (.I0(in16[28]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[28]),
        .I3(csr_trap_address[2]),
        .O(trap_target[28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trap_target[28]_INST_0_i_1 
       (.CI(\trap_target[24]_INST_0_i_1_n_0 ),
        .CO({\trap_target[28]_INST_0_i_1_n_0 ,\NLW_trap_target[28]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[28:25]),
        .S(csr_read_data[28:25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[29]_INST_0 
       (.I0(in16[29]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[29]),
        .I3(csr_trap_address[2]),
        .O(trap_target[29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[2]_INST_0 
       (.I0(in16[2]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[2]),
        .I3(csr_trap_address[2]),
        .O(trap_target[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[30]_INST_0 
       (.I0(in16[30]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[30]),
        .I3(csr_trap_address[2]),
        .O(trap_target[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[31]_INST_0 
       (.I0(in16[31]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[31]),
        .I3(csr_trap_address[2]),
        .O(trap_target[31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trap_target[31]_INST_0_i_1 
       (.CI(\trap_target[28]_INST_0_i_1_n_0 ),
        .CO(\NLW_trap_target[31]_INST_0_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trap_target[31]_INST_0_i_1_O_UNCONNECTED [3],in16[31:29]}),
        .S({1'b0,csr_read_data[31:29]}));
  LUT5 #(
    .INIT(32'hE0EEEEE0)) 
    \trap_target[31]_INST_0_i_2 
       (.I0(\FSM_onehot_trap_handle_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_trap_handle_state_reg_n_0_[1] ),
        .I2(trap_status[1]),
        .I3(trap_status[0]),
        .I4(trap_status[2]),
        .O(\trap_target[31]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[3]_INST_0 
       (.I0(in16[3]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[3]),
        .I3(csr_trap_address[2]),
        .O(trap_target[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[4]_INST_0 
       (.I0(in16[4]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[4]),
        .I3(csr_trap_address[2]),
        .O(trap_target[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \trap_target[4]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\trap_target[4]_INST_0_i_1_n_0 ,\NLW_trap_target[4]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,csr_read_data[2],1'b0}),
        .O({in16[4:2],\NLW_trap_target[4]_INST_0_i_1_O_UNCONNECTED [0]}),
        .S({csr_read_data[4:3],\trap_target[4]_INST_0_i_2_n_0 ,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \trap_target[4]_INST_0_i_2 
       (.I0(csr_read_data[2]),
        .O(\trap_target[4]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[5]_INST_0 
       (.I0(in16[5]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[5]),
        .I3(csr_trap_address[2]),
        .O(trap_target[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[6]_INST_0 
       (.I0(in16[6]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[6]),
        .I3(csr_trap_address[2]),
        .O(trap_target[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[7]_INST_0 
       (.I0(in16[7]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[7]),
        .I3(csr_trap_address[2]),
        .O(trap_target[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[8]_INST_0 
       (.I0(in16[8]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[8]),
        .I3(csr_trap_address[2]),
        .O(trap_target[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trap_target[8]_INST_0_i_1 
       (.CI(\trap_target[4]_INST_0_i_1_n_0 ),
        .CO({\trap_target[8]_INST_0_i_1_n_0 ,\NLW_trap_target[8]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in16[8:5]),
        .S(csr_read_data[8:5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_target[9]_INST_0 
       (.I0(in16[9]),
        .I1(\trap_target[31]_INST_0_i_2_n_0 ),
        .I2(csr_read_data[9]),
        .I3(csr_trap_address[2]),
        .O(trap_target[9]));
endmodule

(* BAUD_DIV = "434" *) (* BITS = "10" *) 
module UARTTX
   (clk,
    reset,
    tx_start,
    tx_data,
    tx,
    tx_busy);
  input clk;
  input reset;
  input tx_start;
  input [7:0]tx_data;
  output tx;
  output tx_busy;

  wire [8:0]baud_counter;
  wire \baud_counter[2]_i_2_n_0 ;
  wire \baud_counter[3]_i_2_n_0 ;
  wire \baud_counter[4]_i_2_n_0 ;
  wire \baud_counter[5]_i_2_n_0 ;
  wire \baud_counter[8]_i_1_n_0 ;
  wire \baud_counter[8]_i_3_n_0 ;
  wire \bit_counter[0]_i_1_n_0 ;
  wire \bit_counter[1]_i_1_n_0 ;
  wire \bit_counter[2]_i_1_n_0 ;
  wire \bit_counter[3]_i_1_n_0 ;
  wire \bit_counter[3]_i_2_n_0 ;
  wire \bit_counter_reg_n_0_[0] ;
  wire \bit_counter_reg_n_0_[1] ;
  wire \bit_counter_reg_n_0_[2] ;
  wire \bit_counter_reg_n_0_[3] ;
  wire clk;
  wire [8:0]p_1_in;
  wire reset;
  wire \shift_reg[0]_i_1_n_0 ;
  wire \shift_reg[1]_i_1_n_0 ;
  wire \shift_reg[2]_i_1_n_0 ;
  wire \shift_reg[3]_i_1_n_0 ;
  wire \shift_reg[4]_i_1_n_0 ;
  wire \shift_reg[5]_i_1_n_0 ;
  wire \shift_reg[6]_i_1_n_0 ;
  wire \shift_reg[7]_i_1_n_0 ;
  wire \shift_reg[8]_i_1_n_0 ;
  wire \shift_reg[8]_i_2_n_0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire \shift_reg_reg_n_0_[1] ;
  wire \shift_reg_reg_n_0_[2] ;
  wire \shift_reg_reg_n_0_[3] ;
  wire \shift_reg_reg_n_0_[4] ;
  wire \shift_reg_reg_n_0_[5] ;
  wire \shift_reg_reg_n_0_[6] ;
  wire \shift_reg_reg_n_0_[7] ;
  wire \shift_reg_reg_n_0_[8] ;
  wire tx;
  wire tx1;
  wire tx12_out;
  wire tx_busy;
  wire tx_busy_i_1_n_0;
  wire tx_busy_i_3_n_0;
  wire [7:0]tx_data;
  wire tx_i_1_n_0;
  wire tx_i_2_n_0;
  wire tx_i_3_n_0;
  wire tx_start;

  LUT6 #(
    .INIT(64'h0000000015151555)) 
    \baud_counter[0]_i_1 
       (.I0(tx12_out),
        .I1(baud_counter[8]),
        .I2(baud_counter[7]),
        .I3(baud_counter[6]),
        .I4(tx_i_3_n_0),
        .I5(baud_counter[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h0000001F001F0000)) 
    \baud_counter[1]_i_1 
       (.I0(tx_i_3_n_0),
        .I1(baud_counter[6]),
        .I2(tx_busy_i_3_n_0),
        .I3(tx12_out),
        .I4(baud_counter[0]),
        .I5(baud_counter[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h001F00000000001F)) 
    \baud_counter[2]_i_1 
       (.I0(tx_i_3_n_0),
        .I1(baud_counter[6]),
        .I2(tx_busy_i_3_n_0),
        .I3(tx12_out),
        .I4(\baud_counter[2]_i_2_n_0 ),
        .I5(baud_counter[2]),
        .O(p_1_in[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \baud_counter[2]_i_2 
       (.I0(baud_counter[0]),
        .I1(baud_counter[1]),
        .O(\baud_counter[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001F001F0000)) 
    \baud_counter[3]_i_1 
       (.I0(tx_i_3_n_0),
        .I1(baud_counter[6]),
        .I2(tx_busy_i_3_n_0),
        .I3(tx12_out),
        .I4(\baud_counter[3]_i_2_n_0 ),
        .I5(baud_counter[3]),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \baud_counter[3]_i_2 
       (.I0(baud_counter[2]),
        .I1(baud_counter[1]),
        .I2(baud_counter[0]),
        .O(\baud_counter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h001F00000000001F)) 
    \baud_counter[4]_i_1 
       (.I0(tx_i_3_n_0),
        .I1(baud_counter[6]),
        .I2(tx_busy_i_3_n_0),
        .I3(tx12_out),
        .I4(\baud_counter[4]_i_2_n_0 ),
        .I5(baud_counter[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \baud_counter[4]_i_2 
       (.I0(baud_counter[0]),
        .I1(baud_counter[1]),
        .I2(baud_counter[2]),
        .I3(baud_counter[3]),
        .O(\baud_counter[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0101011102020222)) 
    \baud_counter[5]_i_1 
       (.I0(\baud_counter[5]_i_2_n_0 ),
        .I1(tx12_out),
        .I2(tx_busy_i_3_n_0),
        .I3(baud_counter[6]),
        .I4(tx_i_3_n_0),
        .I5(baud_counter[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \baud_counter[5]_i_2 
       (.I0(baud_counter[4]),
        .I1(baud_counter[3]),
        .I2(baud_counter[2]),
        .I3(baud_counter[1]),
        .I4(baud_counter[0]),
        .O(\baud_counter[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0222022201111111)) 
    \baud_counter[6]_i_1 
       (.I0(\baud_counter[8]_i_3_n_0 ),
        .I1(tx12_out),
        .I2(baud_counter[8]),
        .I3(baud_counter[7]),
        .I4(tx_i_3_n_0),
        .I5(baud_counter[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h000D050D02020202)) 
    \baud_counter[7]_i_1 
       (.I0(baud_counter[6]),
        .I1(\baud_counter[8]_i_3_n_0 ),
        .I2(tx12_out),
        .I3(baud_counter[8]),
        .I4(tx_i_3_n_0),
        .I5(baud_counter[7]),
        .O(p_1_in[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \baud_counter[8]_i_1 
       (.I0(tx_start),
        .I1(tx_busy),
        .O(\baud_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000F003F00400040)) 
    \baud_counter[8]_i_2 
       (.I0(\baud_counter[8]_i_3_n_0 ),
        .I1(baud_counter[6]),
        .I2(baud_counter[7]),
        .I3(tx12_out),
        .I4(tx_i_3_n_0),
        .I5(baud_counter[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \baud_counter[8]_i_3 
       (.I0(baud_counter[0]),
        .I1(baud_counter[1]),
        .I2(baud_counter[2]),
        .I3(baud_counter[3]),
        .I4(baud_counter[4]),
        .I5(baud_counter[5]),
        .O(\baud_counter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \baud_counter[8]_i_4 
       (.I0(tx_start),
        .I1(tx_busy),
        .O(tx12_out));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[0] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[0]),
        .Q(baud_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[1] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[1]),
        .Q(baud_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[2] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[2]),
        .Q(baud_counter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[3] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[3]),
        .Q(baud_counter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[4] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[4]),
        .Q(baud_counter[4]));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[5] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[5]),
        .Q(baud_counter[5]));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[6] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[6]),
        .Q(baud_counter[6]));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[7] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[7]),
        .Q(baud_counter[7]));
  FDCE #(
    .INIT(1'b0)) 
    \baud_counter_reg[8] 
       (.C(clk),
        .CE(\baud_counter[8]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[8]),
        .Q(baud_counter[8]));
  LUT3 #(
    .INIT(8'h0B)) 
    \bit_counter[0]_i_1 
       (.I0(tx_busy),
        .I1(tx_start),
        .I2(\bit_counter_reg_n_0_[0] ),
        .O(\bit_counter[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DD0)) 
    \bit_counter[1]_i_1 
       (.I0(tx_start),
        .I1(tx_busy),
        .I2(\bit_counter_reg_n_0_[0] ),
        .I3(\bit_counter_reg_n_0_[1] ),
        .O(\bit_counter[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h70778088)) 
    \bit_counter[2]_i_1 
       (.I0(\bit_counter_reg_n_0_[1] ),
        .I1(\bit_counter_reg_n_0_[0] ),
        .I2(tx_busy),
        .I3(tx_start),
        .I4(\bit_counter_reg_n_0_[2] ),
        .O(\bit_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
    \bit_counter[3]_i_1 
       (.I0(tx1),
        .I1(tx_i_3_n_0),
        .I2(baud_counter[6]),
        .I3(tx_busy_i_3_n_0),
        .I4(tx_busy),
        .I5(tx_start),
        .O(\bit_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F80008080)) 
    \bit_counter[3]_i_2 
       (.I0(\bit_counter_reg_n_0_[0] ),
        .I1(\bit_counter_reg_n_0_[1] ),
        .I2(\bit_counter_reg_n_0_[2] ),
        .I3(tx_busy),
        .I4(tx_start),
        .I5(\bit_counter_reg_n_0_[3] ),
        .O(\bit_counter[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \bit_counter_reg[0] 
       (.C(clk),
        .CE(\bit_counter[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\bit_counter[0]_i_1_n_0 ),
        .Q(\bit_counter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \bit_counter_reg[1] 
       (.C(clk),
        .CE(\bit_counter[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\bit_counter[1]_i_1_n_0 ),
        .Q(\bit_counter_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \bit_counter_reg[2] 
       (.C(clk),
        .CE(\bit_counter[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\bit_counter[2]_i_1_n_0 ),
        .Q(\bit_counter_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \bit_counter_reg[3] 
       (.C(clk),
        .CE(\bit_counter[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\bit_counter[3]_i_2_n_0 ),
        .Q(\bit_counter_reg_n_0_[3] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \shift_reg[0]_i_1 
       (.I0(\shift_reg_reg_n_0_[1] ),
        .I1(tx_busy),
        .I2(tx_start),
        .O(\shift_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg[1]_i_1 
       (.I0(tx_data[0]),
        .I1(tx_start),
        .I2(tx_busy),
        .I3(\shift_reg_reg_n_0_[2] ),
        .O(\shift_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg[2]_i_1 
       (.I0(tx_data[1]),
        .I1(tx_start),
        .I2(tx_busy),
        .I3(\shift_reg_reg_n_0_[3] ),
        .O(\shift_reg[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg[3]_i_1 
       (.I0(tx_data[2]),
        .I1(tx_start),
        .I2(tx_busy),
        .I3(\shift_reg_reg_n_0_[4] ),
        .O(\shift_reg[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg[4]_i_1 
       (.I0(tx_data[3]),
        .I1(tx_start),
        .I2(tx_busy),
        .I3(\shift_reg_reg_n_0_[5] ),
        .O(\shift_reg[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg[5]_i_1 
       (.I0(tx_data[4]),
        .I1(tx_start),
        .I2(tx_busy),
        .I3(\shift_reg_reg_n_0_[6] ),
        .O(\shift_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg[6]_i_1 
       (.I0(tx_data[5]),
        .I1(tx_start),
        .I2(tx_busy),
        .I3(\shift_reg_reg_n_0_[7] ),
        .O(\shift_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg[7]_i_1 
       (.I0(tx_data[6]),
        .I1(tx_start),
        .I2(tx_busy),
        .I3(\shift_reg_reg_n_0_[8] ),
        .O(\shift_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8880FFFF88800000)) 
    \shift_reg[8]_i_1 
       (.I0(baud_counter[8]),
        .I1(baud_counter[7]),
        .I2(baud_counter[6]),
        .I3(tx_i_3_n_0),
        .I4(tx_busy),
        .I5(tx_start),
        .O(\shift_reg[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \shift_reg[8]_i_2 
       (.I0(tx_busy),
        .I1(tx_start),
        .O(\shift_reg[8]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[0] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[1] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[1]_i_1_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[2] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[3] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[3]_i_1_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[3] ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[4] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[4]_i_1_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[4] ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[5] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[5]_i_1_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[5] ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[6] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[6]_i_1_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[6] ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[7] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[7]_i_1_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[7] ));
  FDPE #(
    .INIT(1'b1)) 
    \shift_reg_reg[8] 
       (.C(clk),
        .CE(\shift_reg[8]_i_1_n_0 ),
        .D(\shift_reg[8]_i_2_n_0 ),
        .PRE(reset),
        .Q(\shift_reg_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h57FFFFFF57FF0000)) 
    tx_busy_i_1
       (.I0(tx1),
        .I1(tx_i_3_n_0),
        .I2(baud_counter[6]),
        .I3(tx_busy_i_3_n_0),
        .I4(tx_busy),
        .I5(tx_start),
        .O(tx_busy_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    tx_busy_i_2
       (.I0(\bit_counter_reg_n_0_[0] ),
        .I1(\bit_counter_reg_n_0_[2] ),
        .I2(\bit_counter_reg_n_0_[1] ),
        .I3(\bit_counter_reg_n_0_[3] ),
        .O(tx1));
  LUT2 #(
    .INIT(4'h8)) 
    tx_busy_i_3
       (.I0(baud_counter[7]),
        .I1(baud_counter[8]),
        .O(tx_busy_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    tx_busy_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(tx_busy_i_1_n_0),
        .Q(tx_busy));
  LUT5 #(
    .INIT(32'h88800000)) 
    tx_i_1
       (.I0(baud_counter[8]),
        .I1(baud_counter[7]),
        .I2(baud_counter[6]),
        .I3(tx_i_3_n_0),
        .I4(tx_busy),
        .O(tx_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    tx_i_2
       (.I0(\bit_counter_reg_n_0_[3] ),
        .I1(\bit_counter_reg_n_0_[1] ),
        .I2(\bit_counter_reg_n_0_[2] ),
        .I3(\bit_counter_reg_n_0_[0] ),
        .I4(\shift_reg_reg_n_0_[0] ),
        .O(tx_i_2_n_0));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    tx_i_3
       (.I0(baud_counter[5]),
        .I1(baud_counter[4]),
        .I2(baud_counter[1]),
        .I3(baud_counter[2]),
        .I4(baud_counter[3]),
        .I5(baud_counter[0]),
        .O(tx_i_3_n_0));
  FDPE #(
    .INIT(1'b1)) 
    tx_reg
       (.C(clk),
        .CE(tx_i_1_n_0),
        .D(tx_i_2_n_0),
        .PRE(reset),
        .Q(tx));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
