Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug  2 00:07:32 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_accelerator_utilization -kernels { stencil_Read_Write:level0_i/ulp/stencil_Read_Write_1/inst:stencil_Read_Write_1 stencil_SLR0:level0_i/ulp/stencil_SLR0_1/inst:stencil_SLR0_1 stencil_SLR1:level0_i/ulp/stencil_SLR1_1/inst:stencil_SLR1_1 stencil_SLR2:level0_i/ulp/stencil_SLR2_1/inst:stencil_SLR2_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                    | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                |  136425 [ 10.46%] |  10157 [  1.69%] |  168785 [  6.47%] |  197 [  9.77%] |   0 [  0.00%] |    4 [  0.04%] |
| User Budget             | 1167255 [100.00%] | 590803 [100.00%] | 2438575 [100.00%] | 1819 [100.00%] | 960 [100.00%] | 9020 [100.00%] |
|    Used Resources       |  360578 [ 30.89%] |  16279 [  2.76%] |  556844 [ 22.83%] |  246 [ 13.52%] | 648 [ 67.50%] | 3164 [ 35.08%] |
|    Unused Resources     |  806677 [ 69.11%] | 574524 [ 97.24%] | 1881731 [ 77.17%] | 1573 [ 86.48%] | 312 [ 32.50%] | 5856 [ 64.92%] |
| stencil_Read_Write      |    6029 [  0.52%] |   1884 [  0.32%] |    7899 [  0.32%] |   30 [  1.65%] |   0 [  0.00%] |    5 [  0.06%] |
|    stencil_Read_Write_1 |    6029 [  0.52%] |   1884 [  0.32%] |    7899 [  0.32%] |   30 [  1.65%] |   0 [  0.00%] |    5 [  0.06%] |
| stencil_SLR0            |  117923 [ 10.10%] |   4753 [  0.80%] |  182426 [  7.48%] |   72 [  3.96%] | 216 [ 22.50%] | 1053 [ 11.67%] |
|    stencil_SLR0_1       |  117923 [ 10.10%] |   4753 [  0.80%] |  182426 [  7.48%] |   72 [  3.96%] | 216 [ 22.50%] | 1053 [ 11.67%] |
| stencil_SLR1            |  118703 [ 10.17%] |   4889 [  0.83%] |  184093 [  7.55%] |   72 [  3.96%] | 216 [ 22.50%] | 1053 [ 11.67%] |
|    stencil_SLR1_1       |  118703 [ 10.17%] |   4889 [  0.83%] |  184093 [  7.55%] |   72 [  3.96%] | 216 [ 22.50%] | 1053 [ 11.67%] |
| stencil_SLR2            |  117923 [ 10.10%] |   4753 [  0.80%] |  182426 [  7.48%] |   72 [  3.96%] | 216 [ 22.50%] | 1053 [ 11.67%] |
|    stencil_SLR2_1       |  117923 [ 10.10%] |   4753 [  0.80%] |  182426 [  7.48%] |   72 [  3.96%] | 216 [ 22.50%] | 1053 [ 11.67%] |
+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


