
---------- Begin Simulation Statistics ----------
final_tick                                77467960500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172663                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711340                       # Number of bytes of host memory used
host_op_rate                                   292471                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   689.77                       # Real time elapsed on the host
host_tick_rate                              112310598                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   119096980                       # Number of instructions simulated
sim_ops                                     201736680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077468                       # Number of seconds simulated
sim_ticks                                 77467960500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120611947                       # number of cc regfile reads
system.cpu.cc_regfile_writes                112696207                       # number of cc regfile writes
system.cpu.committedInsts                   119096980                       # Number of Instructions Simulated
system.cpu.committedOps                     201736680                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.300922                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.300922                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39685                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22969                       # number of floating regfile writes
system.cpu.idleCycles                          931932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4068778                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 40053986                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.038269                       # Inst execution rate
system.cpu.iew.exec_refs                     26666169                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    8302767                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                19866463                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              29480756                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                401                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             12086674                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           408676510                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              18363402                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4819193                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             315801146                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1000                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7721                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                4065815                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10826                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            237                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13456                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        4055322                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 307511050                       # num instructions consuming a value
system.cpu.iew.wb_count                     315419537                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.713067                       # average fanout of values written-back
system.cpu.iew.wb_producers                 219275994                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.035806                       # insts written-back per cycle
system.cpu.iew.wb_sent                      315619984                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                315864564                       # number of integer regfile reads
system.cpu.int_regfile_writes               241327707                       # number of integer regfile writes
system.cpu.ipc                               0.768685                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.768685                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             16263      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             290165704     90.50%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   80      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3072      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2536      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 766      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1488      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4933      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4325      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2655      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                775      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              13      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              6      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18377463      5.73%     96.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12023883      3.75%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10047      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6324      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              320620339                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   46091                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82404                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31291                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80165                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    87112473                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.271700                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                87046784     99.92%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     18      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     821      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2150      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   727      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     14      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1018      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    307      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    63      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   25      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 3      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  40894      0.05%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12995      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2456      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4193      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              407670458                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          918974672                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    315388246                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         615536403                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  408675995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 320620339                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 515                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       206939823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          36699934                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    217114350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     154003991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.081896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.620300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            54526173     35.41%     35.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2645967      1.72%     37.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2605110      1.69%     38.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            64198601     41.69%     80.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            29977245     19.47%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               46149      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4611      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 122      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  13      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       154003991                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.069374                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              5233                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2218                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             29480756                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12086674                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               449476805                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                        154935923                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           12759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        155726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                81817808                       # Number of BP lookups
system.cpu.branchPred.condPredicted          44530740                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4684409                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             50246023                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                46990088                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.520015                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    7966                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        15501269                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           15490800                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10469                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted      4052707                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       187743942                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4065313                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    130209043                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.549329                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.031280                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        66390199     50.99%     50.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6419949      4.93%     55.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        15587674     11.97%     67.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        31225645     23.98%     91.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1884783      1.45%     93.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2181134      1.68%     94.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           65949      0.05%     95.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            5728      0.00%     95.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6447982      4.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    130209043                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            119096980                       # Number of instructions committed
system.cpu.commit.opsCommitted              201736680                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    18330153                       # Number of memory references committed
system.cpu.commit.loads                      14191290                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   28279244                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      22079                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187610176                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4354                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6753      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    183385712     90.90%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           43      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2858      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          979      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2452      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2846      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2353      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          671      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     14186275      7.03%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4133554      2.05%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         5015      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5309      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201736680                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6447982                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     22049446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22049446                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22049446                       # number of overall hits
system.cpu.dcache.overall_hits::total        22049446                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       319178                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         319178                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       319178                       # number of overall misses
system.cpu.dcache.overall_misses::total        319178                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11811447452                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11811447452                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11811447452                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11811447452                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22368624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22368624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22368624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22368624                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014269                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014269                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014269                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014269                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37005.832018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37005.832018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37005.832018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37005.832018                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1736323                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           33819                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.341642                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51404                       # number of writebacks
system.cpu.dcache.writebacks::total             51404                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       266741                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       266741                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       266741                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       266741                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        52437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52437                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2199125952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2199125952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2199125952                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2199125952                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002344                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002344                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41938.439499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41938.439499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41938.439499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41938.439499                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17912389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17912389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       317364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        317364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11695510500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11695510500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     18229753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18229753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36852.038984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36852.038984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       266726                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       266726                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2085704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2085704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41188.514554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41188.514554                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4137057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4137057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115936952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115936952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4138871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4138871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63912.321940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63912.321940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113421952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113421952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63047.221790                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63047.221790                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.171402                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22101895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            421.566625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.171402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999191                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999191                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          700                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44789676                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44789676                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 18412584                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27500427                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  92453551                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              11571614                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                4065815                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             43115176                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                628460                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              464287744                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              40317699                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    18239882                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     8302775                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1997                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           425                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            4985928                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      330823123                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    81817808                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           62488854                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     144324751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 9371090                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  743                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6821                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          170                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 140632129                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20276                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          154003991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.564815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.109721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21358302     13.87%     13.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  5995060      3.89%     17.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 16223275     10.53%     28.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 33272756     21.61%     49.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 14142135      9.18%     59.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 43579425     28.30%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   310849      0.20%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 18572338     12.06%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   549851      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            154003991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.528075                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.135225                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    140604435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        140604435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    140604435                       # number of overall hits
system.cpu.icache.overall_hits::total       140604435                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        27693                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          27693                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        27693                       # number of overall misses
system.cpu.icache.overall_misses::total         27693                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1347051499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1347051499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1347051499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1347051499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    140632128                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    140632128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    140632128                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    140632128                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000197                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48642.310295                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48642.310295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48642.310295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48642.310295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          494                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    70.571429                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        25684                       # number of writebacks
system.cpu.icache.writebacks::total             25684                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1492                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1492                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1492                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1492                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        26201                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        26201                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        26201                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        26201                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1270602999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1270602999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1270602999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1270602999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48494.446739                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48494.446739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48494.446739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48494.446739                       # average overall mshr miss latency
system.cpu.icache.replacements                  25684                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    140604435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       140604435                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        27693                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         27693                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1347051499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1347051499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    140632128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    140632128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48642.310295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48642.310295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        26201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        26201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1270602999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1270602999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48494.446739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48494.446739                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.760458                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           140630636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             26201                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5367.376665                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.760458                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         281290457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        281290457                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   140632980                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1222                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        8142                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                15289466                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 237                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                7947811                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  33678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  77467960500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                4065815                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 34015131                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                21450823                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8096                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  88407674                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               6056452                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              426691904                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              18884710                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                162713                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3220370                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 116467                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             792                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           459531729                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   791260971                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                452678676                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77769                       # Number of floating rename lookups
system.cpu.rename.committedMaps             235509302                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                224022418                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     389                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 348                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  17051077                       # count of insts added to the skid buffer
system.cpu.rob.reads                        513238004                       # The number of ROB reads
system.cpu.rob.writes                       802760144                       # The number of ROB writes
system.cpu.thread_0.numInsts                119096980                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201736680                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     64129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     16890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     26842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000460666500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3675                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3675                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              180328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60486                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78620                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77081                       # Number of write requests accepted
system.mem_ctrls.readBursts                     78620                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77081                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  34888                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12952                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 78620                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      11.898231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.809932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.297295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           3653     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            18      0.49%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.443810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.408000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.115676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1222     33.25%     33.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      1.99%     35.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2009     54.67%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              293      7.97%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      1.69%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.30%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3675                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 2232832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5031680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4933184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     64.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77467955000                       # Total gap between requests
system.mem_ctrls.avgGap                     497543.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1080960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1717888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4102784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 13953639.582392258570                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22175464.397310420871                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 52961043.165709778666                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        26192                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        52428                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        77081                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    545370250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    802141500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1876099749250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     20822.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     15299.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24339328.10                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1676288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3355392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5031680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1676288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1676288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1004480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1004480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        26192                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        52428                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          78620                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        15695                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         15695                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21638468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     43313287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         64951755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21638468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21638468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     12966393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        12966393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     12966393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21638468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     43313287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        77918148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                43732                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               64106                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        10811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3865                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3927                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        15870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        14619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5651                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               527536750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             218660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1347511750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12062.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30812.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               33670                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              54476                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        19682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   350.572503                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   215.495373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   339.991005                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5470     27.79%     27.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5089     25.86%     53.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2546     12.94%     66.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1568      7.97%     74.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          798      4.05%     78.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          498      2.53%     81.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          477      2.42%     83.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          468      2.38%     85.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2768     14.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        19682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2798848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4102784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               36.129104                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               52.961043                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        79132620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        42041010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      196399980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     200667240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6115053360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7785075960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23191843680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   37610213850                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   485.493791                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  60219679250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2586740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14661541250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        61468260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        32652180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      115846500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     133966080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6115053360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6318906000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24426513120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   37204405500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   480.255389                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  63434224250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2586740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11446996250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              76837                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15695                       # Transaction distribution
system.membus.trans_dist::WritebackClean        61393                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1792                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1792                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          26201                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         50636                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port        78077                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total        78077                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       156269                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total       156269                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 234346                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port      3320064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total      3320064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      6645248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total      6645248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9965312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                9                       # Total snoops (count)
system.membus.snoopTraffic                        576                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78638                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000356                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018866                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78610     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               78638                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77467960500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           495771500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          136045250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          270652750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
