-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:23:09 MST 2015
-- Date        : Wed Sep 29 10:47:23 2021
-- Host        : DESKTOP-N3QSA2V running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/blk_mem_gen_singleToneIm/blk_mem_gen_singleToneIm_funcsim.vhdl
-- Design      : blk_mem_gen_singleToneIm
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvu095-ffvc2104-1L-i-es2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_singleToneIm_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOUTADOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_singleToneIm_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_singleToneIm_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_singleToneIm_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTADOUT(3),
      I1 => I1(3),
      I2 => I2(3),
      I3 => sel_pipe_d1(1),
      I4 => I3(3),
      I5 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTADOUT(4),
      I1 => I1(4),
      I2 => I2(4),
      I3 => sel_pipe_d1(1),
      I4 => I3(4),
      I5 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTADOUT(5),
      I1 => I1(5),
      I2 => I2(5),
      I3 => sel_pipe_d1(1),
      I4 => I3(5),
      I5 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTADOUT(6),
      I1 => I1(6),
      I2 => I2(6),
      I3 => sel_pipe_d1(1),
      I4 => I3(6),
      I5 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTADOUT(7),
      I1 => I1(7),
      I2 => I2(7),
      I3 => sel_pipe_d1(1),
      I4 => I3(7),
      I5 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTPADOUTP(0),
      I1 => I4(0),
      I2 => I5(0),
      I3 => sel_pipe_d1(1),
      I4 => I6(0),
      I5 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTADOUT(0),
      I1 => I1(0),
      I2 => I2(0),
      I3 => sel_pipe_d1(1),
      I4 => I3(0),
      I5 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTADOUT(1),
      I1 => I1(1),
      I2 => I2(1),
      I3 => sel_pipe_d1(1),
      I4 => I3(1),
      I5 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOUTADOUT(2),
      I1 => I1(2),
      I2 => I2(2),
      I3 => sel_pipe_d1(1),
      I4 => I3(2),
      I5 => sel_pipe_d1(0),
      O => douta(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal casdoa_mux_reg_top_i_d : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => I1,
      Q => casdoa_mux_reg_top_i_d,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D819E6A5DFD049CCD29353D5771BB83FE1B30997BC0A110C9C10D371EEFC4F98",
      INIT_01 => X"A9B7F069426254ABB18BBFAC8538A131190A39426BFBA31BAA548C852C1FDB2A",
      INIT_02 => X"33E47EEF1D9610726110A07BD3219B0EF83BB1DD57959296672417F74ACF3036",
      INIT_03 => X"D819E6A5DFD049CCD29353D5771BB83FE1B30997BC0A110C9C10D371EEFC4F98",
      INIT_04 => X"A9B7F069426254ABB18BBFAC8538A131190A39426BFBA31BAA548C852C1FDB2A",
      INIT_05 => X"33E47EEF1D9610726110A07BD3219B0EF83BB1DD57959296672417F74ACF3036",
      INIT_06 => X"D819E6A5DFD049CCD29353D5771BB83EE1B30997BC0A110C9C10D371EEFC4F98",
      INIT_07 => X"A9B7F069426254ABB18BBFAC8538A131190A39426BFBA31BAA548C852C1FDB2A",
      INIT_08 => X"33E47EEF1D9610726110A07BD3219B0FF83BB1DD57959296672417F74ACF3036",
      INIT_09 => X"D819E6A5DFD049CCD29353D5771BB83EE1B30997BC0A110C9C10D371EEFC4F98",
      INIT_0A => X"A9B7F069426254ABB18BBFAC8538A131190A39426BFBA31BAA548C852C1FDB2A",
      INIT_0B => X"33E47EEF1D9610726110A07BD3219B0EF83BB1DD57959296672417F74ACF3036",
      INIT_0C => X"00000000000009CCD29353D5771BB83FE1B30997BC0A110C9C10D371EEFC4F98",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(15),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => casdoa_mux_reg_top_i_d,
      CASDOMUXB => addra(15),
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 1),
      DOUTADOUT(0) => douta(0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal casdoa_mux_reg_top_i_d : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__0\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => I1,
      Q => casdoa_mux_reg_top_i_d,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B9B83C2B9D44126C6144A8CD435A8E0B8B3B9DA2D1BF2B12D186A93281DF4EC2",
      INIT_01 => X"2D15CDAC19FAD92FB0FD5B889B28ADA7CB6A29B223B57E1BE936BF306B675169",
      INIT_02 => X"86E5F702992AC31691A9FB168B73B9A2A0E2B585662A450C6C904573A8783B3B",
      INIT_03 => X"61A1DA8E42945BA0B3D7FB18344136346A8894356DB53A1E4D967A436F23015A",
      INIT_04 => X"84A23DC55B988D840176E4241E100C96D26010F0484EDD00436233B547788A43",
      INIT_05 => X"B50189ED84BCD364F0B95B6D585222AC58D9045831BFD79A0BB45284E2B70B0D",
      INIT_06 => X"B9B83C2B9D44126C6144A8CD435A8E0A8B3B9DA2D1BF2B12D186A93281DF4EC2",
      INIT_07 => X"2D15CDAC19FAD92FB0FD5B889B28ADA7CB6A29B223B57E1BE936BF306B675169",
      INIT_08 => X"86E5F702992AC31691A9FB168B73B9A3A0E2B585662A450C6C904573A8783B3B",
      INIT_09 => X"61A1DA8E42945BA0B3D7FB18344136346A8894356DB53A1E4D967A436F23015A",
      INIT_0A => X"84A23DC55B988D840176E4241E100C96D26010F0484EDD00436233B547788A43",
      INIT_0B => X"B50189ED84BCD364F0B95B6D585222AC58D9045831BFD79A0BB45284E2B70B0D",
      INIT_0C => X"000000000000026C6144A8CD435A8E0B8B3B9DA2D1BF2B12D186A93281DF4EC2",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(15),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__0\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => casdoa_mux_reg_top_i_d,
      CASDOMUXB => addra(15),
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 1),
      DOUTADOUT(0) => douta(0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal casdoa_mux_reg_top_i_d : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__1\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => I1,
      Q => casdoa_mux_reg_top_i_d,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"92C39859C11B5DA46E66D132B089774F501D59EA0AC122A91F8E1396770BCDF8",
      INIT_01 => X"3F4C0F868F8FBC0005EF77C55CEF9D511573EE7547DDEF40007BE3E2C3E065F8",
      INIT_02 => X"3F67A1DCD390E3F12A8906A0AF357014E5DD221A9916CCEC4B75B10734338692",
      INIT_03 => X"6B7A66F61ECF06489DB12AEFC7D2C970BBA6C45DF77E19B7C218E8E598F48222",
      INIT_04 => X"92FBF26BD47561AFB4108869C3D730E6CE19D7872C22105BEB0D5C57AC9FBE93",
      INIT_05 => X"88825E334E2E3087DB30FDDF7446CBBA1D2697C7EEA91B7224C1E6F0DECCBDAD",
      INIT_06 => X"92C39859C11B5DA46E66D132B089774E501D59EA0AC122A91F8E1396770BCDF8",
      INIT_07 => X"3F4C0F868F8FBC0005EF77C55CEF9D511573EE7547DDEF40007BE3E2C3E065F8",
      INIT_08 => X"3F67A1DCD390E3F12A8906A0AF357015E5DD221A9916CCEC4B75B10734338692",
      INIT_09 => X"6B7A66F61ECF06489DB12AEFC7D2C970BBA6C45DF77E19B7C218E8E598F48222",
      INIT_0A => X"92FBF26BD47561AFB4108869C3D730E6CE19D7872C22105BEB0D5C57AC9FBE93",
      INIT_0B => X"88825E334E2E3087DB30FDDF7446CBBA1D2697C7EEA91B7224C1E6F0DECCBDAD",
      INIT_0C => X"0000000000000DA46E66D132B089774F501D59EA0AC122A91F8E1396770BCDF8",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(15),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => casdoa_mux_reg_top_i_d,
      CASDOMUXB => addra(15),
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 1),
      DOUTADOUT(0) => douta(0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal casdoa_mux_reg_top_i_d : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__2\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => I1,
      Q => casdoa_mux_reg_top_i_d,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2C09D9B5F5098706A7FF2C60FF1D361B814002E081D6AF68EF783B6FE4B4AB90",
      INIT_01 => X"AD4033A3C9A1F91CE0157B50528C4117D104629415BD500E713F0B278B98056B",
      INIT_02 => X"13AA5A4FEDB83DEE2DEAD7020E800502B0D971FE0C69FFCAC1C3215F5B372069",
      INIT_03 => X"D7F2274A2AD6D8EA5808D79F08C6C9647AFFDF1F7E2994D730E6C0981B4B646A",
      INIT_04 => X"12BFCC4C165E04B355EA84BD8D73FCE00E7F9D637A42AF559A40F4D06467FA90",
      INIT_05 => X"AC4DA5B03206CE19D65328FDF1F7FEBC4D26C621F3D62034AE36D6A8A5C89FD6",
      INIT_06 => X"2C09D9B5F5098706A7FF2C60FF1D361A814002E081D6AF68EF783B6FE4B4AB90",
      INIT_07 => X"AD4033A3C9A1F91CE0157B50528C4117D104629415BD500E713F0B278B98056B",
      INIT_08 => X"13AA5A4FEDB83DEE2DEAD7020E800503B0D971FE0C69FFCAC1C3215F5B372069",
      INIT_09 => X"D7F2274A2AD6D8EA5808D79F08C6C9647AFFDF1F7E2994D730E6C0981B4B646A",
      INIT_0A => X"12BFCC4C165E04B355EA84BD8D73FCE00E7F9D637A42AF559A40F4D06467FA90",
      INIT_0B => X"AC4DA5B03206CE19D65328FDF1F7FEBC4D26C621F3D62034AE36D6A8A5C89FD6",
      INIT_0C => X"0000000000000706A7FF2C60FF1D361B814002E081D6AF68EF783B6FE4B4AB90",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(15),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__2\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => casdoa_mux_reg_top_i_d,
      CASDOMUXB => addra(15),
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 1),
      DOUTADOUT(0) => douta(0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal casdoa_mux_reg_top_i_d : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__3\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => I1,
      Q => casdoa_mux_reg_top_i_d,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C6014F1CBEE0BB8DAFCFEDC09F8E7F133FEA24480330BD1E06FBB30C0AD1D2F8",
      INIT_01 => X"EA3D81E12A6302AB715F706214D7E6E10ECFD6508C1DF51DAA818CA90F0378AF",
      INIT_02 => X"3E9716A0619BBEC0F17A19802448AFF891FCE3F2076FE7EB63BA0EFA71E500C7",
      INIT_03 => X"39FAB0E3413F64635030123F6051806CC415FBB7FCCF02E1F90548F3F52E3D02",
      INIT_04 => X"55C27E0EF59CFF1484A08F9FCB281B16D1B029A7F3E20A4251FE735EE0FC8754",
      INIT_05 => X"8178E95F9E25413F0E81E67FDBBF50466C03140DF89018158C4DF9058E1ABF38",
      INIT_06 => X"C6014F1CBEE0BB8DAFCFEDC09F8E7F123FEA24480330BD1E06FBB30C0AD1D2F8",
      INIT_07 => X"EA3D81E12A6302AB715F706214D7E6E10ECFD6508C1DF51DAA818CA90F0378AF",
      INIT_08 => X"3E9716A0619BBEC0F17A19802448AFF991FCE3F2076FE7EB63BA0EFA71E500C7",
      INIT_09 => X"39FAB0E3413F64635030123F6051806CC415FBB7FCCF02E1F90548F3F52E3D02",
      INIT_0A => X"55C27E0EF59CFF1484A08F9FCB281B16D1B029A7F3E20A4251FE735EE0FC8754",
      INIT_0B => X"8178E95F9E25413F0E81E67FDBBF50466C03140DF89018158C4DF9058E1ABF38",
      INIT_0C => X"0000000000000B8DAFCFEDC09F8E7F133FEA24480330BD1E06FBB30C0AD1D2F8",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__3\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(15),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__3\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => casdoa_mux_reg_top_i_d,
      CASDOMUXB => addra(15),
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 1),
      DOUTADOUT(0) => douta(0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal casdoa_mux_reg_top_i_d : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__4\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => I1,
      Q => casdoa_mux_reg_top_i_d,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CF50093A1D5CB1BA1579804C0A9C9C852A3F24EBA869783756CA056D5D7D8FC2",
      INIT_01 => X"5E302A538584A8AB62AE21E70BDD5B37D9B577A1CF08EA8DAA2A434394A818F4",
      INIT_02 => X"87E37D756D40A6D5D83D2C2BAE49F8A8427272A064033D50BB1A7570B92015E6",
      INIT_03 => X"30ABF6C5E2A34E55EA867FB3F54363FAD5C0DB145796C7C8A935FE92A2827038",
      INIT_04 => X"A1CFD5BC7A7B57149751DE18D422A4C0064A885630F715D251D5BCBC7B57E70B",
      INIT_05 => X"381C828A92FF592A27C6D3D451B60756BF8D855F9BFCC2AF54E58A8F46DFAA19",
      INIT_06 => X"CF50093A1D5CB1BA1579804C0A9C9C842A3F24EBA869783756CA056D5D7D8FC2",
      INIT_07 => X"5E302A538584A8AB62AE21E70BDD5B37D9B577A1CF08EA8DAA2A434394A818F4",
      INIT_08 => X"87E37D756D40A6D5D83D2C2BAE49F8A9427272A064033D50BB1A7570B92015E6",
      INIT_09 => X"30ABF6C5E2A34E55EA867FB3F54363FAD5C0DB145796C7C8A935FE92A2827038",
      INIT_0A => X"A1CFD5BC7A7B57149751DE18D422A4C0064A885630F715D251D5BCBC7B57E70B",
      INIT_0B => X"381C828A92FF592A27C6D3D451B60756BF8D855F9BFCC2AF54E58A8F46DFAA19",
      INIT_0C => X"00000000000001BA1579804C0A9C9C852A3F24EBA869783756CA056D5D7D8FC2",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__4\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(15),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__4\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => casdoa_mux_reg_top_i_d,
      CASDOMUXB => addra(15),
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 1),
      DOUTADOUT(0) => douta(0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal casdoa_mux_reg_top_i_d : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__5\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : label is "soft_lutpair3";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__5\ : label is "soft_lutpair3";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(15),
      O => \^o1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \^o1\,
      Q => casdoa_mux_reg_top_i_d,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E060801BA33E53F77985B8AD066B6E3B33EE0063985C76D0667D1D333EEFC8BC",
      INIT_01 => X"1D8433DE471798EFF220409624633D2BA9798C48D204089FEE33D1C4F7984371",
      INIT_02 => X"7A27EEF999717CCC16DC74338C00EF98B8EDACC16A3B433DDF94F98BB0020C0F",
      INIT_03 => X"1F9B7FE45CC1AC08867A4752F9B491C4CC11FF9C67A3892F9982E2CCC1103746",
      INIT_04 => X"E27BCC21B8E8675005DFBF69FB9CC2DC768673BF2DFBF74015CC2E3B0867BC8E",
      INIT_05 => X"C5D81106668E8333E9238BCC73FF106647125B3E95C4BCC2206B06744FFDB3F0",
      INIT_06 => X"E060801BA33E53F77985B8AD066B6E3A33EE0063985C76D0667D1D333EEFC8BC",
      INIT_07 => X"1D8433DE471798EFF220409624633D2BA9798C48D204089FEE33D1C4F7984371",
      INIT_08 => X"7A27EEF999717CCC16DC74338C00EF99B8EDACC16A3B433DDF94F98BB0020C0F",
      INIT_09 => X"1F9B7FE45CC1AC08867A4752F9B491C4CC11FF9C67A3892F9982E2CCC1103746",
      INIT_0A => X"E27BCC21B8E8675005DFBF69FB9CC2DC768673BF2DFBF74015CC2E3B0867BC8E",
      INIT_0B => X"C5D81106668E8333E9238BCC73FF106647125B3E95C4BCC2206B06744FFDB3F0",
      INIT_0C => X"00000000000003F77985B8AD066B6E3B33EE0063985C76D0667D1D333EEFC8BC",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__5\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(15),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_i_1__5\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => casdoa_mux_reg_top_i_d,
      CASDOMUXB => addra(15),
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 1),
      DOUTADOUT(0) => douta(0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    I3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CASDOMUXA : STD_LOGIC;
  signal ENARDEN : STD_LOGIC;
  signal ENARDEN4_out : STD_LOGIC;
  signal ENARDEN6_out : STD_LOGIC;
  signal ENARDEN8_out : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : STD_LOGIC;
  signal \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : label is "soft_lutpair6";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_i_1\ : label is "soft_lutpair6";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_i_1\ : label is "soft_lutpair5";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_i_1\ : label is "soft_lutpair4";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACAAAF"
    )
    port map (
      I0 => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(12),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\,
      Q => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACAAAF"
    )
    port map (
      I0 => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(13),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\,
      Q => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA3AAAF"
    )
    port map (
      I0 => CASDOMUXA,
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(13),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\,
      Q => CASDOMUXA,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"003FFFFFFF00000001FFFFFFFC00000007FFFFFFE00000003FFFFFFF80000000",
      INITP_01 => X"00000FFFFFFFE00000007FFFFFFF00000001FFFFFFFC0000000FFFFFFFE00000",
      INITP_02 => X"00000003FFFFFFF80000000FFFFFFFC00000007FFFFFFF00000001FFFFFFF800",
      INITP_03 => X"FFC0000000FFFFFFFE00000003FFFFFFF80000001FFFFFFFC00000007FFFFFFE",
      INITP_04 => X"FFFFF00000001FFFFFFF80000000FFFFFFFE00000003FFFFFFF00000001FFFFF",
      INITP_05 => X"FFFFFFFC00000007FFFFFFF00000003FFFFFFF80000000FFFFFFFE00000007FF",
      INITP_06 => X"003FFFFFFF00000001FFFFFFFC00000007FFFFFFE00000003FFFFFFF80000000",
      INITP_07 => X"00000FFFFFFFE00000007FFFFFFF00000001FFFFFFFC0000000FFFFFFFE00000",
      INITP_08 => X"00000003FFFFFFF80000000FFFFFFFC00000007FFFFFFF00000001FFFFFFF800",
      INITP_09 => X"FFC0000000FFFFFFFE00000003FFFFFFF80000001FFFFFFFC00000007FFFFFFE",
      INITP_0A => X"FFFFF00000001FFFFFFF80000000FFFFFFFE00000003FFFFFFF00000001FFFFF",
      INITP_0B => X"FFFFFFFC00000007FFFFFFF00000003FFFFFFF80000000FFFFFFFE00000007FF",
      INITP_0C => X"000000000000000001FFFFFFFC00000007FFFFFFE00000003FFFFFFF80000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF0205080B0E111416181A1C1D1E1F1F1F1F1F1E1C1B191714120F0C09060300",
      INIT_01 => X"0501FEFBF8F4F1EFECE9E7E5E3E2E1E0E0E0E0E0E1E2E4E5E8EAECEFF2F5F8FB",
      INIT_02 => X"F6FAFD0003070A0D10121517191B1D1E1F1F1F1F1F1E1D1C1A181613110E0B08",
      INIT_03 => X"0D0A060300FDF9F6F3F0EDEBE8E6E4E3E2E1E0E0E0E0E1E2E3E4E6E9EBEEF0F3",
      INIT_04 => X"EFF2F5F8FBFE0105080B0E111316181A1C1D1E1F1F1F1F1F1E1D1B191715120F",
      INIT_05 => X"14110E0B080502FEFBF8F5F2EFECEAE7E5E4E2E1E0E0E0E0E0E1E2E4E5E7EAEC",
      INIT_06 => X"E8EBEDF0F3F6F9FC000306090C0F121517191B1C1E1F1F1F1F1F1E1D1C1A1816",
      INIT_07 => X"19171513100D0A070400FDFAF7F4F1EEEBE9E7E5E3E2E1E0E0E0E0E0E1E3E4E6",
      INIT_08 => X"E3E5E7E9ECEEF1F4F7FBFE0104080B0E111316181A1C1D1E1F1F1F1F1F1E1D1B",
      INIT_09 => X"1D1C1A191614110F0C090502FFFCF8F5F2EFEDEAE8E6E4E2E1E0E0E0E0E0E1E2",
      INIT_0A => X"E0E1E3E4E6E8EAEDF0F3F6F9FCFF0306090C0F121417191B1C1E1F1F1F1F1F1E",
      INIT_0B => X"1F1F1E1D1B1A181513100D0A070401FDFAF7F4F1EEEBE9E7E5E3E2E1E0E0E0E0",
      INIT_0C => X"E0E0E0E1E2E3E5E7E9EBEEF1F4F7FAFD0104070A0D101315181A1B1D1E1F1F1F",
      INIT_0D => X"1F1F1F1F1F1E1C1B191714120F0C090603FFFCF9F6F3F0EDEAE8E6E4E3E1E0E0",
      INIT_0E => X"E1E0E0E0E0E0E1E2E4E6E8EAEDEFF2F5F8FCFF0205090C0F111416191A1C1D1E",
      INIT_0F => X"1D1E1F1F1F1F1F1E1D1C1A181613110E0B080401FEFBF7F4F1EEECE9E7E5E3E2",
      INIT_10 => X"E4E3E1E0E0E0E0E0E1E2E3E5E7E9EBEEF1F4F7FAFD0004070A0D10131517191B",
      INIT_11 => X"181A1C1D1E1F1F1F1F1F1E1C1B191715120F0C09060300FCF9F6F3F0EDEBE8E6",
      INIT_12 => X"EAE7E5E4E2E1E0E0E0E0E0E1E2E4E5E7EAECEFF2F5F8FBFE0205080B0E111416",
      INIT_13 => X"121517191B1D1E1F1F1F1F1F1E1D1C1A181613110E0B080501FEFBF8F5F2EFEC",
      INIT_14 => X"F0EEEBE9E6E4E3E2E1E0E0E0E0E1E2E3E4E6E8EBEDF0F3F6F9FD0003060A0D10",
      INIT_15 => X"0B0E111316181A1C1D1E1F1F1F1F1F1E1D1B19171512100D0A070300FDFAF6F3",
      INIT_16 => X"F8F5F2EFECEAE8E5E4E2E1E0E0E0E0E0E1E2E3E5E7E9ECEFF1F4F8FBFE010508",
      INIT_17 => X"0306090C0F121417191B1C1E1F1F1F1F1F1E1D1C1A181614110E0B080502FFFB",
      INIT_18 => X"00FDFAF7F4F1EEEBE9E7E5E3E2E1E0E0E0E0E0E1E3E4E6E8EBEDF0F3F6F9FC00",
      INIT_19 => X"FAFE0104070B0E101316181A1C1D1E1F1F1F1F1F1E1D1B1A171513100D0A0704",
      INIT_1A => X"090502FFFCF8F5F2EFEDEAE8E6E4E2E1E0E0E0E0E0E1E2E3E5E7E9ECEEF1F4F7",
      INIT_1B => X"F2F5F9FCFF0206090C0F121417191B1C1D1E1F1F1F1F1E1D1C1B191614110F0C",
      INIT_1C => X"100D0A070401FEFAF7F4F1EEECE9E7E5E3E2E1E0E0E0E0E0E1E2E4E6E8EAEDF0",
      INIT_1D => X"EBEEF1F4F7FAFD0104070A0D101315181A1B1D1E1F1F1F1F1F1E1D1B1A181513",
      INIT_1E => X"1714120F0C090603FFFCF9F6F3F0EDEAE8E6E4E3E1E0E0E0E0E0E1E2E3E5E7E9",
      INIT_1F => X"E6E8EAECEFF2F5F8FBFF0205080C0E111416181A1C1D1E1F1F1F1F1F1E1C1B19",
      INIT_20 => X"1C1A181613110E0B080401FEFBF7F4F1EEECE9E7E5E3E2E1E0E0E0E0E0E1E2E4",
      INIT_21 => X"E2E3E5E6E9EBEEF0F3F6FAFD0003070A0D10121517191B1D1E1F1F1F1F1F1E1D",
      INIT_22 => X"1F1E1C1B191715120F0C09060300FCF9F6F3F0EDEBE8E6E4E3E1E1E0E0E0E0E1",
      INIT_23 => X"E0E0E1E2E4E5E7EAECEFF2F5F8FBFE0205080B0E111416181A1C1D1E1F1F1F1F",
      INIT_24 => X"1F1F1F1E1D1C1A181614110E0B080502FEFBF8F5F2EFECEAE7E5E4E2E1E0E0E0",
      INIT_25 => X"E0E0E0E0E1E1E3E4E6E8EBEDF0F3F6F9FC000306090C0F121517191B1C1E1F1F",
      INIT_26 => X"1E1F1F1F1F1F1E1D1B19171512100D0A070300FDFAF6F3F0EEEBE9E6E5E3E2E1",
      INIT_27 => X"E2E1E0E0E0E0E0E1E2E3E5E7E9ECEEF1F4F7FBFE0104080B0E111316181A1C1D",
      INIT_28 => X"1B1C1E1F1F1F1F1F1E1D1C1A181614110E0C080502FFFBF8F5F2EFECEAE8E6E4",
      INIT_29 => X"E7E5E3E2E1E0E0E0E0E0E1E3E4E6E8EAEDF0F3F6F9FCFF0306090C0F12141719",
      INIT_2A => X"15181A1B1D1E1F1F1F1F1F1E1D1B1A181513100D0A070401FDFAF7F4F1EEEBE9",
      INIT_2B => X"EDEAE8E6E4E2E1E0E0E0E0E0E1E2E3E5E7E9ECEEF1F4F7FAFE0104070A0D1013",
      INIT_2C => X"0F111416191B1C1D1E1F1F1F1F1E1D1C1B191714120F0C090602FFFCF9F5F2F0",
      INIT_2D => X"F4F1EEECE9E7E5E3E2E1E0E0E0E0E0E1E2E4E6E8EAEDEFF2F5F8FCFF0205090C",
      INIT_2E => X"070A0D101315171A1B1D1E1F1F1F1F1F1E1D1C1A181613100E0B070401FEFAF7",
      INIT_2F => X"FCF9F6F3F0EDEBE8E6E4E3E1E0E0E0E0E0E1E2E3E5E7E9EBEEF1F4F7FAFD0004",
      INIT_30 => X"FF0205080B0E111416181A1C1D1E1F1F1F1F1F1E1C1B191714120F0C09060300",
      INIT_31 => X"0501FEFBF8F4F1EFECE9E7E5E3E2E1E0E0E0E0E0E1E2E4E5E8EAECEFF2F5F8FB",
      INIT_32 => X"F6FAFD0003070A0D10121517191B1D1E1F1F1F1F1F1E1D1C1A181613110E0B08",
      INIT_33 => X"0D0A060300FDF9F6F3F0EDEBE8E6E4E3E2E1E0E0E0E0E1E2E3E4E6E9EBEEF0F3",
      INIT_34 => X"EFF2F5F8FBFE0105080B0E111316181A1C1D1E1F1F1F1F1F1E1D1B1917151210",
      INIT_35 => X"14110E0B080502FEFBF8F5F2EFECEAE7E5E4E2E1E0E0E0E0E0E1E2E4E5E7EAEC",
      INIT_36 => X"E8EBEDF0F3F6F9FC000306090C0F121517191B1C1E1F1F1F1F1F1E1D1C1A1816",
      INIT_37 => X"19171513100D0A070400FDFAF7F4F1EEEBE9E7E5E3E2E1E0E0E0E0E0E1E3E4E6",
      INIT_38 => X"E3E5E7E9ECEEF1F4F7FBFE0104080B0E111316181A1C1D1E1F1F1F1F1F1E1D1B",
      INIT_39 => X"1D1C1A191614110F0C090502FFFCF8F5F2EFEDEAE8E6E4E2E1E0E0E0E0E0E1E2",
      INIT_3A => X"E0E1E3E4E6E8EAEDF0F3F6F9FCFF0306090C0F121417191B1C1E1F1F1F1F1F1E",
      INIT_3B => X"1F1F1E1D1B1A181513100D0A070401FDFAF7F4F1EEEBE9E7E5E3E2E1E0E0E0E0",
      INIT_3C => X"E0E0E0E1E2E3E5E7E9EBEEF1F4F7FAFD0104070A0D101315181A1B1D1E1F1F1F",
      INIT_3D => X"1F1F1F1F1F1E1C1B191714120F0C090603FFFCF9F6F3F0EDEAE8E6E4E3E1E0E0",
      INIT_3E => X"E1E0E0E0E0E0E1E2E4E6E8EAEDEFF2F5F8FCFF0205090C0F111416191A1C1D1E",
      INIT_3F => X"1D1E1F1F1F1F1F1E1D1C1A181613110E0B080401FEFBF7F4F1EEECE9E7E5E3E2",
      INIT_40 => X"E4E3E1E0E0E0E0E0E1E2E3E5E7E9EBEEF1F4F7FAFD0004070A0D10131517191B",
      INIT_41 => X"181A1C1D1E1F1F1F1F1F1E1C1B191715120F0C09060300FCF9F6F3F0EDEBE8E6",
      INIT_42 => X"EAE7E5E4E2E1E0E0E0E0E0E1E2E4E5E7EAECEFF2F5F8FBFE0205080B0E111416",
      INIT_43 => X"121517191B1D1E1F1F1F1F1F1E1D1C1A181613110E0B080501FEFBF8F5F2EFEC",
      INIT_44 => X"F0EEEBE9E6E4E3E2E1E0E0E0E0E1E2E3E4E6E8EBEDF0F3F6F9FD0003060A0D0F",
      INIT_45 => X"0B0E111316181A1C1D1E1F1F1F1F1F1E1D1B19171512100D0A070300FDFAF6F3",
      INIT_46 => X"F8F5F2EFECEAE8E5E4E2E1E0E0E0E0E0E1E2E3E5E7E9ECEFF1F4F8FBFE010508",
      INIT_47 => X"0306090C0F121417191B1C1E1F1F1F1F1F1E1D1C1A181614110E0B080502FFFB",
      INIT_48 => X"00FDFAF7F4F1EEEBE9E7E5E3E2E1E0E0E0E0E0E1E3E4E6E8EBEDF0F3F6F9FC00",
      INIT_49 => X"FAFE0104070B0E101316181A1C1D1E1F1F1F1F1F1E1D1B1A171513100D0A0704",
      INIT_4A => X"090502FFFCF8F5F2EFEDEAE8E6E4E2E1E0E0E0E0E0E1E2E3E5E7E9ECEEF1F4F7",
      INIT_4B => X"F2F5F9FCFF0206090C0F121417191B1C1D1E1F1F1F1F1E1D1C1B191614110F0C",
      INIT_4C => X"100D0A070401FEFAF7F4F1EEECE9E7E5E3E2E1E0E0E0E0E0E1E2E4E6E8EAEDF0",
      INIT_4D => X"EBEEF1F4F7FAFD0104070A0D101315181A1B1D1E1F1F1F1F1F1E1D1B1A181513",
      INIT_4E => X"1714120F0C090603FFFCF9F6F3F0EDEAE8E6E4E3E1E0E0E0E0E0E1E2E3E5E7E9",
      INIT_4F => X"E6E8EAECEFF2F5F8FBFF0205080C0E111416181A1C1D1E1F1F1F1F1F1E1C1B19",
      INIT_50 => X"1C1A181613110E0B080401FEFBF7F4F1EEECE9E7E5E3E2E1E0E0E0E0E0E1E2E4",
      INIT_51 => X"E2E3E5E6E9EBEEF0F3F6FAFD0003070A0D10121517191B1D1E1F1F1F1F1F1E1D",
      INIT_52 => X"1F1E1C1B191715120F0C09060300FCF9F6F3F0EDEBE8E6E4E3E1E1E0E0E0E0E1",
      INIT_53 => X"E0E0E1E2E4E5E7EAECEFF2F5F8FBFE0205080B0E111416181A1C1D1E1F1F1F1F",
      INIT_54 => X"1F1F1F1E1D1C1A181614110E0B080502FEFBF8F5F2EFECEAE7E5E4E2E1E0E0E0",
      INIT_55 => X"E0E0E0E0E1E1E3E4E6E8EBEDF0F3F6F9FC000306090C0F121517191B1C1E1F1F",
      INIT_56 => X"1E1F1F1F1F1F1E1D1B19171512100D0A070300FDFAF6F3F0EEEBE9E6E5E3E2E1",
      INIT_57 => X"E2E1E0E0E0E0E0E1E2E3E5E7E9ECEEF1F4F7FBFE0104080B0E111316181A1C1D",
      INIT_58 => X"1B1C1E1F1F1F1F1F1E1D1C1A181614110E0C080502FFFBF8F5F2EFECEAE8E6E4",
      INIT_59 => X"E7E5E3E2E1E0E0E0E0E0E1E3E4E6E8EAEDF0F3F6F9FCFF0306090C0F12141719",
      INIT_5A => X"15181A1B1D1E1F1F1F1F1F1E1D1B1A181513100D0A070401FDFAF7F4F1EEEBE9",
      INIT_5B => X"EDEAE8E6E4E2E1E0E0E0E0E0E1E2E3E5E7E9ECEEF1F4F7FAFE0104070A0D1013",
      INIT_5C => X"0F111416191B1C1D1E1F1F1F1F1E1D1C1B191714120F0C090602FFFCF9F5F2F0",
      INIT_5D => X"F4F1EEECE9E7E5E3E2E1E0E0E0E0E0E1E2E4E6E8EAEDEFF2F5F8FCFF0205090C",
      INIT_5E => X"070A0D101315171A1B1D1E1F1F1F1F1F1E1D1C1A181613100E0B070401FEFAF7",
      INIT_5F => X"FCF9F6F3F0EDEBE8E6E4E3E1E0E0E0E0E0E1E2E3E5E7E9EBEEF1F4F7FAFD0004",
      INIT_60 => X"FF0205080B0E111416181A1C1D1E1F1F1F1F1F1E1C1B191714120F0C09060300",
      INIT_61 => X"0501FEFBF8F4F1EFECE9E7E5E3E2E1E0E0E0E0E0E1E2E4E5E8EAECEFF2F5F8FB",
      INIT_62 => X"F6FAFD0003070A0D10121517191B1D1E1F1F1F1F1F1E1D1C1A181613110E0B08",
      INIT_63 => X"0D0A060300FDF9F6F3F0EDEBE8E6E4E3E2E1E0E0E0E0E1E2E3E4E6E9EBEEF0F3",
      INIT_64 => X"EFF2F5F8FBFE0105080B0E111316181A1C1D1E1F1F1F1F1F1E1D1B191715120F",
      INIT_65 => X"14110E0B080502FEFBF8F5F2EFECEAE7E5E4E2E1E0E0E0E0E0E1E2E4E5E7EAEC",
      INIT_66 => X"00000000000000000000000000000000000000001E1F1F1F1F1F1E1D1C1A1816",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => addra(15),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(12),
      O => ENARDEN
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN4_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      O => ENARDEN4_out
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN6_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      O => ENARDEN6_out
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => CASDOMUXA,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => I3(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => I6(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN8_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      O => ENARDEN8_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CASDOMUXA : STD_LOGIC;
  signal ENARDEN : STD_LOGIC;
  signal ENARDEN4_out : STD_LOGIC;
  signal ENARDEN6_out : STD_LOGIC;
  signal ENARDEN8_out : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : STD_LOGIC;
  signal \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : label is "soft_lutpair9";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_i_1__0\ : label is "soft_lutpair9";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_i_1__0\ : label is "soft_lutpair8";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_i_1__0\ : label is "soft_lutpair7";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAFA"
    )
    port map (
      I0 => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(12),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\,
      Q => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAFA"
    )
    port map (
      I0 => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(13),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\,
      Q => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3AAAFA"
    )
    port map (
      I0 => CASDOMUXA,
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(13),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\,
      Q => CASDOMUXA,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => addra(15),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(12),
      O => ENARDEN
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN4_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      O => ENARDEN4_out
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN6_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      O => ENARDEN6_out
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => CASDOMUXA,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => I1(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => I4(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN8_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      O => ENARDEN8_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CASDOMUXA : STD_LOGIC;
  signal ENARDEN : STD_LOGIC;
  signal ENARDEN4_out : STD_LOGIC;
  signal ENARDEN6_out : STD_LOGIC;
  signal ENARDEN8_out : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : STD_LOGIC;
  signal \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : label is "soft_lutpair12";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_i_1__1\ : label is "soft_lutpair12";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_i_1__1\ : label is "soft_lutpair11";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_i_1__1\ : label is "soft_lutpair10";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAFA"
    )
    port map (
      I0 => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => addra(12),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\,
      Q => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAFA"
    )
    port map (
      I0 => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => addra(13),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\,
      Q => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3AAAFA"
    )
    port map (
      I0 => CASDOMUXA,
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => addra(13),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\,
      Q => CASDOMUXA,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(12),
      O => ENARDEN
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN4_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      O => ENARDEN4_out
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN6_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(13),
      O => ENARDEN6_out
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => CASDOMUXA,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => I2(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => I5(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN8_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(13),
      O => ENARDEN8_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal CASDINA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CASDINPA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CASDOMUXA : STD_LOGIC;
  signal ENARDEN : STD_LOGIC;
  signal ENARDEN4_out : STD_LOGIC;
  signal ENARDEN6_out : STD_LOGIC;
  signal ENARDEN8_out : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\ : STD_LOGIC;
  signal \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : STD_LOGIC;
  signal \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : STD_LOGIC;
  signal \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\ : label is "soft_lutpair2";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_i_1__2\ : label is "soft_lutpair2";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_i_1__2\ : label is "soft_lutpair1";
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_i_1__2\ : label is "soft_lutpair0";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAFAAA"
    )
    port map (
      I0 => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(12),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_i_1\,
      Q => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAFAAA"
    )
    port map (
      I0 => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(13),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_i_1\,
      Q => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAAFAAA"
    )
    port map (
      I0 => CASDOMUXA,
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(13),
      O => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => clka,
      CE => '1',
      D => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_top_i_d_i_1\,
      Q => CASDOMUXA,
      R => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => '0',
      CASDINA(30) => '0',
      CASDINA(29) => '0',
      CASDINA(28) => '0',
      CASDINA(27) => '0',
      CASDINA(26) => '0',
      CASDINA(25) => '0',
      CASDINA(24) => '0',
      CASDINA(23) => '0',
      CASDINA(22) => '0',
      CASDINA(21) => '0',
      CASDINA(20) => '0',
      CASDINA(19) => '0',
      CASDINA(18) => '0',
      CASDINA(17) => '0',
      CASDINA(16) => '0',
      CASDINA(15) => '0',
      CASDINA(14) => '0',
      CASDINA(13) => '0',
      CASDINA(12) => '0',
      CASDINA(11) => '0',
      CASDINA(10) => '0',
      CASDINA(9) => '0',
      CASDINA(8) => '0',
      CASDINA(7) => '0',
      CASDINA(6) => '0',
      CASDINA(5) => '0',
      CASDINA(4) => '0',
      CASDINA(3) => '0',
      CASDINA(2) => '0',
      CASDINA(1) => '0',
      CASDINA(0) => '0',
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => '0',
      CASDINPA(2) => '0',
      CASDINPA(1) => '0',
      CASDINPA(0) => '0',
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => addra(15),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(12),
      O => ENARDEN
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_B\,
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M1_i_d_reg\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN4_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      O => ENARDEN4_out
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31) => \n_4_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(30) => \n_5_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(29) => \n_6_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(28) => \n_7_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(27) => \n_8_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(26) => \n_9_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(25) => \n_10_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(24) => \n_11_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(23) => \n_12_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(22) => \n_13_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(21) => \n_14_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(20) => \n_15_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(19) => \n_16_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(18) => \n_17_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(17) => \n_18_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(16) => \n_19_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(15) => \n_20_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(14) => \n_21_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(13) => \n_22_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(12) => \n_23_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(11) => \n_24_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(10) => \n_25_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(9) => \n_26_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(8) => \n_27_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(7) => \n_28_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(6) => \n_29_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(5) => \n_30_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(4) => \n_31_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(3) => \n_32_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(2) => \n_33_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(1) => \n_34_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINA(0) => \n_35_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3) => \n_132_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(2) => \n_133_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(1) => \n_134_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPA(0) => \n_135_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M1\,
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => \n_0_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.cas_no_mem_regs.casdoa_mux_reg_M2_i_d_reg\,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => CASDINA(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN6_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_M2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      O => ENARDEN6_out
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "TRUE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => CASDINA(31 downto 0),
      CASDINB(31) => '0',
      CASDINB(30) => '0',
      CASDINB(29) => '0',
      CASDINB(28) => '0',
      CASDINB(27) => '0',
      CASDINB(26) => '0',
      CASDINB(25) => '0',
      CASDINB(24) => '0',
      CASDINB(23) => '0',
      CASDINB(22) => '0',
      CASDINB(21) => '0',
      CASDINB(20) => '0',
      CASDINB(19) => '0',
      CASDINB(18) => '0',
      CASDINB(17) => '0',
      CASDINB(16) => '0',
      CASDINB(15) => '0',
      CASDINB(14) => '0',
      CASDINB(13) => '0',
      CASDINB(12) => '0',
      CASDINB(11) => '0',
      CASDINB(10) => '0',
      CASDINB(9) => '0',
      CASDINB(8) => '0',
      CASDINB(7) => '0',
      CASDINB(6) => '0',
      CASDINB(5) => '0',
      CASDINB(4) => '0',
      CASDINB(3) => '0',
      CASDINB(2) => '0',
      CASDINB(1) => '0',
      CASDINB(0) => '0',
      CASDINPA(3 downto 0) => CASDINPA(3 downto 0),
      CASDINPB(3) => '0',
      CASDINPB(2) => '0',
      CASDINPB(1) => '0',
      CASDINPB(0) => '0',
      CASDOMUXA => CASDOMUXA,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30) => '0',
      DINADIN(29) => '0',
      DINADIN(28) => '0',
      DINADIN(27) => '0',
      DINADIN(26) => '0',
      DINADIN(25) => '0',
      DINADIN(24) => '0',
      DINADIN(23) => '0',
      DINADIN(22) => '0',
      DINADIN(21) => '0',
      DINADIN(20) => '0',
      DINADIN(19) => '0',
      DINADIN(18) => '0',
      DINADIN(17) => '0',
      DINADIN(16) => '0',
      DINADIN(15) => '0',
      DINADIN(14) => '0',
      DINADIN(13) => '0',
      DINADIN(12) => '0',
      DINADIN(11) => '0',
      DINADIN(10) => '0',
      DINADIN(9) => '0',
      DINADIN(8) => '0',
      DINADIN(7) => '0',
      DINADIN(6) => '0',
      DINADIN(5) => '0',
      DINADIN(4) => '0',
      DINADIN(3) => '0',
      DINADIN(2) => '0',
      DINADIN(1) => '0',
      DINADIN(0) => '0',
      DINBDIN(31) => '0',
      DINBDIN(30) => '0',
      DINBDIN(29) => '0',
      DINBDIN(28) => '0',
      DINBDIN(27) => '0',
      DINBDIN(26) => '0',
      DINBDIN(25) => '0',
      DINBDIN(24) => '0',
      DINBDIN(23) => '0',
      DINBDIN(22) => '0',
      DINBDIN(21) => '0',
      DINBDIN(20) => '0',
      DINBDIN(19) => '0',
      DINBDIN(18) => '0',
      DINBDIN(17) => '0',
      DINBDIN(16) => '0',
      DINBDIN(15) => '0',
      DINBDIN(14) => '0',
      DINBDIN(13) => '0',
      DINBDIN(12) => '0',
      DINBDIN(11) => '0',
      DINBDIN(10) => '0',
      DINBDIN(9) => '0',
      DINBDIN(8) => '0',
      DINBDIN(7) => '0',
      DINBDIN(6) => '0',
      DINBDIN(5) => '0',
      DINBDIN(4) => '0',
      DINBDIN(3) => '0',
      DINBDIN(2) => '0',
      DINBDIN(1) => '0',
      DINBDIN(0) => '0',
      DINPADINP(3) => '0',
      DINPADINP(2) => '0',
      DINPADINP(1) => '0',
      DINPADINP(0) => '0',
      DINPBDINP(3) => '0',
      DINPBDINP(2) => '0',
      DINPBDINP(1) => '0',
      DINPBDINP(0) => '0',
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => DOUTADOUT(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => DOUTPADOUTP(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENARDEN8_out,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SP_CAS_64kx2.ram_T_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      O => ENARDEN8_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_singleToneIm_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_singleToneIm_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_singleToneIm_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_singleToneIm_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init
    port map (
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized0\
    port map (
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized1\
    port map (
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized2\
    port map (
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized3\
    port map (
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized4\
    port map (
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized5\
    port map (
      O1 => O1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized6\ is
  port (
    I3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized6\
    port map (
      I3(7 downto 0) => I3(7 downto 0),
      I6(0) => I6(0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized7\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized7\
    port map (
      I1(7 downto 0) => I1(7 downto 0),
      I4(0) => I4(0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized8\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized8\
    port map (
      I2(7 downto 0) => I2(7 downto 0),
      I5(0) => I5(0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized9\ is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_wrapper_init__parameterized9\
    port map (
      DOUTADOUT(7 downto 0) => DOUTADOUT(7 downto 0),
      DOUTPADOUTP(0) => DOUTPADOUTP(0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_singleToneIm_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_singleToneIm_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_singleToneIm_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_singleToneIm_blk_mem_gen_generic_cstr is
  signal \n_0_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[6].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_3_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_3_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_3_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_3_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_4_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_4_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_4_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_4_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_5_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_5_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_5_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_5_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_6_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_6_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_6_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_6_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_7_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_7_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_7_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_7_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_8_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_8_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_8_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_8_ramloop[9].ram.r\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.blk_mem_gen_singleToneIm_blk_mem_gen_mux
    port map (
      DOUTADOUT(7) => \n_0_ramloop[10].ram.r\,
      DOUTADOUT(6) => \n_1_ramloop[10].ram.r\,
      DOUTADOUT(5) => \n_2_ramloop[10].ram.r\,
      DOUTADOUT(4) => \n_3_ramloop[10].ram.r\,
      DOUTADOUT(3) => \n_4_ramloop[10].ram.r\,
      DOUTADOUT(2) => \n_5_ramloop[10].ram.r\,
      DOUTADOUT(1) => \n_6_ramloop[10].ram.r\,
      DOUTADOUT(0) => \n_7_ramloop[10].ram.r\,
      DOUTPADOUTP(0) => \n_8_ramloop[10].ram.r\,
      I1(7) => \n_0_ramloop[8].ram.r\,
      I1(6) => \n_1_ramloop[8].ram.r\,
      I1(5) => \n_2_ramloop[8].ram.r\,
      I1(4) => \n_3_ramloop[8].ram.r\,
      I1(3) => \n_4_ramloop[8].ram.r\,
      I1(2) => \n_5_ramloop[8].ram.r\,
      I1(1) => \n_6_ramloop[8].ram.r\,
      I1(0) => \n_7_ramloop[8].ram.r\,
      I2(7) => \n_0_ramloop[9].ram.r\,
      I2(6) => \n_1_ramloop[9].ram.r\,
      I2(5) => \n_2_ramloop[9].ram.r\,
      I2(4) => \n_3_ramloop[9].ram.r\,
      I2(3) => \n_4_ramloop[9].ram.r\,
      I2(2) => \n_5_ramloop[9].ram.r\,
      I2(1) => \n_6_ramloop[9].ram.r\,
      I2(0) => \n_7_ramloop[9].ram.r\,
      I3(7) => \n_0_ramloop[7].ram.r\,
      I3(6) => \n_1_ramloop[7].ram.r\,
      I3(5) => \n_2_ramloop[7].ram.r\,
      I3(4) => \n_3_ramloop[7].ram.r\,
      I3(3) => \n_4_ramloop[7].ram.r\,
      I3(2) => \n_5_ramloop[7].ram.r\,
      I3(1) => \n_6_ramloop[7].ram.r\,
      I3(0) => \n_7_ramloop[7].ram.r\,
      I4(0) => \n_8_ramloop[8].ram.r\,
      I5(0) => \n_8_ramloop[9].ram.r\,
      I6(0) => \n_8_ramloop[7].ram.r\,
      addra(1 downto 0) => addra(15 downto 14),
      clka => clka,
      douta(8 downto 0) => douta(15 downto 7)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_singleToneIm_blk_mem_gen_prim_width
    port map (
      I1 => \n_1_ramloop[6].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0),
      sleep => sleep
    );
\ramloop[10].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized9\
    port map (
      DOUTADOUT(7) => \n_0_ramloop[10].ram.r\,
      DOUTADOUT(6) => \n_1_ramloop[10].ram.r\,
      DOUTADOUT(5) => \n_2_ramloop[10].ram.r\,
      DOUTADOUT(4) => \n_3_ramloop[10].ram.r\,
      DOUTADOUT(3) => \n_4_ramloop[10].ram.r\,
      DOUTADOUT(2) => \n_5_ramloop[10].ram.r\,
      DOUTADOUT(1) => \n_6_ramloop[10].ram.r\,
      DOUTADOUT(0) => \n_7_ramloop[10].ram.r\,
      DOUTPADOUTP(0) => \n_8_ramloop[10].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      sleep => sleep
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized0\
    port map (
      I1 => \n_1_ramloop[6].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(1),
      sleep => sleep
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized1\
    port map (
      I1 => \n_1_ramloop[6].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(2),
      sleep => sleep
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized2\
    port map (
      I1 => \n_1_ramloop[6].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(3),
      sleep => sleep
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized3\
    port map (
      I1 => \n_1_ramloop[6].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(4),
      sleep => sleep
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized4\
    port map (
      I1 => \n_1_ramloop[6].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(5),
      sleep => sleep
    );
\ramloop[6].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized5\
    port map (
      O1 => \n_1_ramloop[6].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(6),
      sleep => sleep
    );
\ramloop[7].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized6\
    port map (
      I3(7) => \n_0_ramloop[7].ram.r\,
      I3(6) => \n_1_ramloop[7].ram.r\,
      I3(5) => \n_2_ramloop[7].ram.r\,
      I3(4) => \n_3_ramloop[7].ram.r\,
      I3(3) => \n_4_ramloop[7].ram.r\,
      I3(2) => \n_5_ramloop[7].ram.r\,
      I3(1) => \n_6_ramloop[7].ram.r\,
      I3(0) => \n_7_ramloop[7].ram.r\,
      I6(0) => \n_8_ramloop[7].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      sleep => sleep
    );
\ramloop[8].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized7\
    port map (
      I1(7) => \n_0_ramloop[8].ram.r\,
      I1(6) => \n_1_ramloop[8].ram.r\,
      I1(5) => \n_2_ramloop[8].ram.r\,
      I1(4) => \n_3_ramloop[8].ram.r\,
      I1(3) => \n_4_ramloop[8].ram.r\,
      I1(2) => \n_5_ramloop[8].ram.r\,
      I1(1) => \n_6_ramloop[8].ram.r\,
      I1(0) => \n_7_ramloop[8].ram.r\,
      I4(0) => \n_8_ramloop[8].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      sleep => sleep
    );
\ramloop[9].ram.r\: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_prim_width__parameterized8\
    port map (
      I2(7) => \n_0_ramloop[9].ram.r\,
      I2(6) => \n_1_ramloop[9].ram.r\,
      I2(5) => \n_2_ramloop[9].ram.r\,
      I2(4) => \n_3_ramloop[9].ram.r\,
      I2(3) => \n_4_ramloop[9].ram.r\,
      I2(2) => \n_5_ramloop[9].ram.r\,
      I2(1) => \n_6_ramloop[9].ram.r\,
      I2(0) => \n_7_ramloop[9].ram.r\,
      I5(0) => \n_8_ramloop[9].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_singleToneIm_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_singleToneIm_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_singleToneIm_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_singleToneIm_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_singleToneIm_blk_mem_gen_generic_cstr
    port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_singleToneIm_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_singleToneIm_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end blk_mem_gen_singleToneIm_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of blk_mem_gen_singleToneIm_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_singleToneIm_blk_mem_gen_top
    port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "virtexu";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "virtexu";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "./";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "NONE";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 3;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_singleToneIm.mif";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_singleToneIm.mem";
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 16;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 16;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 65535;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 65535;
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 16;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 16;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 65535;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 65535;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 16;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "ALL";
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "30";
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "Estimated Power for IP     :     17.141984 mW";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ : entity is "yes";
end \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_singleToneIm_blk_mem_gen_v8_2_synth
    port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      sleep => sleep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_singleToneIm is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_singleToneIm : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_singleToneIm : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_singleToneIm : entity is "blk_mem_gen_v8_2,Vivado 2014.4.1";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_singleToneIm : entity is "blk_mem_gen_singleToneIm,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of blk_mem_gen_singleToneIm : entity is "blk_mem_gen_singleToneIm,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.4.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=virtexu,C_XDEVICEFAMILY=virtexu,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=blk_mem_gen_singleToneIm.mif,C_INIT_FILE=blk_mem_gen_singleToneIm.mem,C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=16,C_READ_WIDTH_A=16,C_WRITE_DEPTH_A=65535,C_READ_DEPTH_A=65535,C_ADDRA_WIDTH=16,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=16,C_READ_WIDTH_B=16,C_WRITE_DEPTH_B=65535,C_READ_DEPTH_B=65535,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=30,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     17.141984 mW}";
end blk_mem_gen_singleToneIm;

architecture STRUCTURE of blk_mem_gen_singleToneIm is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "30";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     17.141984 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtexu";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_singleToneIm.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_singleToneIm.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 65535;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 65535;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 65535;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 65535;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtexu";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\blk_mem_gen_singleToneIm_blk_mem_gen_v8_2__parameterized0\
    port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15) => '0',
      addrb(14) => '0',
      addrb(13) => '0',
      addrb(12) => '0',
      addrb(11) => '0',
      addrb(10) => '0',
      addrb(9) => '0',
      addrb(8) => '0',
      addrb(7) => '0',
      addrb(6) => '0',
      addrb(5) => '0',
      addrb(4) => '0',
      addrb(3) => '0',
      addrb(2) => '0',
      addrb(1) => '0',
      addrb(0) => '0',
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      dina(15) => '0',
      dina(14) => '0',
      dina(13) => '0',
      dina(12) => '0',
      dina(11) => '0',
      dina(10) => '0',
      dina(9) => '0',
      dina(8) => '0',
      dina(7) => '0',
      dina(6) => '0',
      dina(5) => '0',
      dina(4) => '0',
      dina(3) => '0',
      dina(2) => '0',
      dina(1) => '0',
      dina(0) => '0',
      dinb(15) => '0',
      dinb(14) => '0',
      dinb(13) => '0',
      dinb(12) => '0',
      dinb(11) => '0',
      dinb(10) => '0',
      dinb(9) => '0',
      dinb(8) => '0',
      dinb(7) => '0',
      dinb(6) => '0',
      dinb(5) => '0',
      dinb(4) => '0',
      dinb(3) => '0',
      dinb(2) => '0',
      dinb(1) => '0',
      dinb(0) => '0',
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15) => '0',
      s_axi_wdata(14) => '0',
      s_axi_wdata(13) => '0',
      s_axi_wdata(12) => '0',
      s_axi_wdata(11) => '0',
      s_axi_wdata(10) => '0',
      s_axi_wdata(9) => '0',
      s_axi_wdata(8) => '0',
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
