#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Dec 04 15:14:35 2016
# Process ID: 13204
# Current directory: C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1
# Command line: vivado.exe -log noip_top.vds -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl
# Log file: C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/noip_top.vds
# Journal file: C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.535 ; gain = 67.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.605 ; gain = 129.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.605 ; gain = 129.039
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 657.457 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:117]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 657.457 ; gain = 450.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.457 ; gain = 450.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 703.699 ; gain = 497.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 851.293 ; gain = 644.727

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    62|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |    82|
|10    |LUT2               |   149|
|11    |LUT3               |   199|
|12    |LUT4               |   141|
|13    |LUT5               |   172|
|14    |LUT6               |   804|
|15    |MUXF7              |    92|
|16    |MUXF8              |    30|
|17    |FDRE               |  1758|
|18    |LDC                |     2|
|19    |LDP                |     3|
|20    |IBUF               |    10|
|21    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3559|
|2     |  camctl |imgbuf                |   164|
|3     |  disp   |disparity             |  3255|
|4     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 851.293 ; gain = 322.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 851.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 15:15:37 2016...
