Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 29 12:07:20 2023
| Host         : DESKTOP-JJ4QT15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audioInput/sclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: audio_output/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: dut1/my_clk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: dut2/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 482 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.076        0.000                      0                  928        0.091        0.000                      0                  928        4.500        0.000                       0                   503  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.076        0.000                      0                  928        0.091        0.000                      0                  928        4.500        0.000                       0                   503  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 2.370ns (25.663%)  route 6.865ns (74.337%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.707    14.322    beepCount
    SLICE_X42Y53         FDRE                                         r  beepCount_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.437    14.778    basys_clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  beepCount_reg[28]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.524    14.398    beepCount_reg[28]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 2.370ns (25.663%)  route 6.865ns (74.337%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.707    14.322    beepCount
    SLICE_X42Y53         FDRE                                         r  beepCount_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.437    14.778    basys_clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  beepCount_reg[29]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.524    14.398    beepCount_reg[29]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 2.370ns (25.663%)  route 6.865ns (74.337%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.707    14.322    beepCount
    SLICE_X42Y53         FDRE                                         r  beepCount_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.437    14.778    basys_clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  beepCount_reg[30]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.524    14.398    beepCount_reg[30]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 2.370ns (25.663%)  route 6.865ns (74.337%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.707    14.322    beepCount
    SLICE_X42Y53         FDRE                                         r  beepCount_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.437    14.778    basys_clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  beepCount_reg[31]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.524    14.398    beepCount_reg[31]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.370ns (25.773%)  route 6.826ns (74.227%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.667    14.283    beepCount
    SLICE_X42Y51         FDRE                                         r  beepCount_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.438    14.779    basys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  beepCount_reg[20]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    14.399    beepCount_reg[20]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.370ns (25.773%)  route 6.826ns (74.227%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.667    14.283    beepCount
    SLICE_X42Y51         FDRE                                         r  beepCount_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.438    14.779    basys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  beepCount_reg[21]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    14.399    beepCount_reg[21]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.370ns (25.773%)  route 6.826ns (74.227%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.667    14.283    beepCount
    SLICE_X42Y51         FDRE                                         r  beepCount_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.438    14.779    basys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  beepCount_reg[22]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    14.399    beepCount_reg[22]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.370ns (25.773%)  route 6.826ns (74.227%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.667    14.283    beepCount
    SLICE_X42Y51         FDRE                                         r  beepCount_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.438    14.779    basys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  beepCount_reg[23]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    14.399    beepCount_reg[23]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 2.370ns (25.665%)  route 6.864ns (74.335%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.706    14.322    beepCount
    SLICE_X42Y46         FDRE                                         r  beepCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.447    14.788    basys_clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  beepCount_reg[0]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    14.503    beepCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 2.370ns (25.665%)  route 6.864ns (74.335%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.566     5.087    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u1/xpos_reg[2]/Q
                         net (fo=12, routed)          0.735     6.278    u1/xpos[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  u1/oledSeg[5]_i_10/O
                         net (fo=1, routed)           0.420     6.822    u1/oledSeg[5]_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  u1/oledSeg[5]_i_9/O
                         net (fo=19, routed)          0.663     7.609    u1/oledSeg[5]_i_9_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.733 f  u1/oledSeg[5]_i_7/O
                         net (fo=3, routed)           0.601     8.335    u1/oledSeg[5]_i_7_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.591     9.049    u1/oledSeg[5]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  u1/oledSeg[6]_i_5/O
                         net (fo=1, routed)           0.490     9.664    u1/oledSeg[6]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.788 r  u1/oledSeg[6]_i_3/O
                         net (fo=1, routed)           0.162     9.949    u1/oledSeg[6]_i_3_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124    10.073 f  u1/oledSeg[6]_i_2/O
                         net (fo=7, routed)           0.521    10.595    u1/oledSeg_reg[6]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    10.719 r  u1/digit[7]_i_3/O
                         net (fo=3, routed)           0.605    11.324    u1/digit[7]_i_3_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.448 r  u1/digit[3]_i_1/O
                         net (fo=2, routed)           0.636    12.083    u1/digit_reg[9][3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.207 r  u1/beepCount[0]_i_7/O
                         net (fo=1, routed)           0.000    12.207    u1/beepCount[0]_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.757 r  u1/beepCount_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.735    13.492    u1/beepCount1
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.616 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.706    14.322    beepCount
    SLICE_X42Y46         FDRE                                         r  beepCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         1.447    14.788    basys_clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  beepCount_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    14.503    beepCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 beepState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.674%)  route 0.206ns (59.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.562     1.445    basys_clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  beepState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  beepState_reg/Q
                         net (fo=36, routed)          0.206     1.792    beepState
    SLICE_X42Y48         FDRE                                         r  beepCount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.834     1.961    basys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  beepCount_reg[10]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.701    beepCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 beepState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.674%)  route 0.206ns (59.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.562     1.445    basys_clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  beepState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  beepState_reg/Q
                         net (fo=36, routed)          0.206     1.792    beepState
    SLICE_X42Y48         FDRE                                         r  beepCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.834     1.961    basys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  beepCount_reg[11]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.701    beepCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 beepState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.674%)  route 0.206ns (59.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.562     1.445    basys_clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  beepState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  beepState_reg/Q
                         net (fo=36, routed)          0.206     1.792    beepState
    SLICE_X42Y48         FDRE                                         r  beepCount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.834     1.961    basys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  beepCount_reg[8]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.701    beepCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 beepState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.674%)  route 0.206ns (59.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.562     1.445    basys_clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  beepState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  beepState_reg/Q
                         net (fo=36, routed)          0.206     1.792    beepState
    SLICE_X42Y48         FDRE                                         r  beepCount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.834     1.961    basys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  beepCount_reg[9]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.701    beepCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 beepCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.564     1.447    basys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  beepCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  beepCount_reg[14]/Q
                         net (fo=3, routed)           0.127     1.738    beepCount_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  beepCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    beepCount_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  beepCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    beepCount_reg[16]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  beepCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.832     1.959    basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  beepCount_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    beepCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk20kcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20kcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.567     1.450    basys_clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clk20kcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20kcount_reg[10]/Q
                         net (fo=2, routed)           0.122     1.713    clk20kcount_reg[10]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.873 r  clk20kcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk20kcount_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.927 r  clk20kcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    clk20kcount_reg[12]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  clk20kcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.835     1.963    basys_clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clk20kcount_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    clk20kcount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.563     1.446    dut1/basys_clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  dut1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  dut1/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    dut1/count[16]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  dut1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    dut1/count_reg[16]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  dut1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    dut1/count_reg[20]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  dut1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.829     1.957    dut1/basys_clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  dut1/count_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    dut1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/rx_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.359%)  route 0.252ns (54.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.562     1.445    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  u1/Inst_Ps2Interface/rx_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u1/Inst_Ps2Interface/rx_parity_reg/Q
                         net (fo=2, routed)           0.252     1.861    u1/Inst_Ps2Interface/rx_parity
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.906 r  u1/Inst_Ps2Interface/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.906    u1/Inst_Ps2Interface/FSM_onehot_state[4]_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.830     1.957    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.091     1.799    u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 beepCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.564     1.447    basys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  beepCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  beepCount_reg[14]/Q
                         net (fo=3, routed)           0.127     1.738    beepCount_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  beepCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    beepCount_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  beepCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    beepCount_reg[16]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  beepCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.832     1.959    basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  beepCount_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    beepCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.185ns (38.206%)  route 0.299ns (61.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.561     1.444    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u1/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.299     1.884    u1/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.044     1.928 r  u1/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.928    u1/Inst_Ps2Interface/p_1_in[9]
    SLICE_X36Y41         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=502, routed)         0.831     1.958    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.107     1.816    u1/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  basys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y48   beepCount_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50   beepState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y48   clk20k_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y47   clk20kcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   clk20kcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk50M_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   dut1/my_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   u1/y_inc_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   u1/y_inc_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   u1/y_inc_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   u1/y_overflow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   beepCount_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   beepState_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clk380count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clk380count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   u1/Inst_Ps2Interface/ps2_clk_clean_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   u1/Inst_Ps2Interface/ps2_clk_s_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   u1/Inst_Ps2Interface/ps2_data_clean_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   u1/periodic_check_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   u1/periodic_check_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   u1/periodic_check_cnt_reg[11]/C



