# 🚀 Most Significant Digit First (MSDF) Arithmetic Research

> A comprehensive collection of cutting-edge research on MSDF-based computation for energy-efficient neural networks and hardware acceleration.

[![Research Focus](https://img.shields.io/badge/Focus-MSDF%20Arithmetic-blue.svg)](https://github.com)
[![Neural Networks](https://img.shields.io/badge/Application-Neural%20Networks-green.svg)](https://github.com)
[![Hardware Acceleration](https://img.shields.io/badge/Domain-Hardware%20Acceleration-orange.svg)](https://github.com)

## 📋 Table of Contents

- [🎯 Research Overview](#-research-overview)
- [📚 Publications by Year](#-publications-by-year)
  - [2025 Publications](#2025-publications)
  - [2024 Publications](#2024-publications) 
  - [2023 Publications](#2023-publications)
  - [2022 Publications](#2022-publications)
  - [Earlier Works](#earlier-works)
- [🔬 Research Areas](#-research-areas)
- [📖 Citation Guidelines](#-citation-guidelines)

## 🎯 Research Overview

This repository contains a comprehensive collection of research publications focusing on **Most Significant Digit First (MSDF) arithmetic** and its applications in:

- 🧠 **Neural Network Acceleration**
- ⚡ **Energy-Efficient Computing**
- 🔧 **Hardware Design & FPGA Implementation**
- 📊 **Machine Learning Optimization**

---

## 📚 Publications by Year

### 2025 Publications

| Title | Venue | Link |
|-------|-------|------|
| **MSDF-Based MAC for Energy-Efficient Neural Networks** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10893701) |
| **Early Termination of the MSDF Computations towards Efficient Inference in Neural Networks** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/11043511) |
| **Auto Digit Selection for Most Significant Digit First Multiplication** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10841412) |
| **USEFUSE: Uniform stride for enhanced performance in fused layer architecture of deep neural networks** | arXiv | [📄 Paper](https://arxiv.org/abs/2412.13724) |

### 2024 Publications

| Title | Venue | Link |
|-------|-------|------|
| **GELU-MSDF: A Hardware Accelerator for Transformer's GELU Activation Function Using Most Significant Digit First Computation** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10737795) |
| **RNPE: An MSDF and Redundant Number System-Based DNN Accelerator Engine** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10595090) |
| **Most Significant Digit First Multiply-and-Accumulate Unit for Neural Networks** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10682728) |
| **DSLR-CNN: Efficient CNN Acceleration Using Digit-Serial Left-to-Right Arithmetic** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10758633) |
| **Sparse Matrix-Vector Multiplication Based on Online Arithmetic** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10559968) |
| **ON-CNN: Low Latency and High Throughput Online Arithmetic-Based Convolutional Neural Network Accelerator** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10758422) |
| **Efficient hardware accelerators for k-nearest neighbors classification using most significant digit first arithmetic** | Springer | [📄 Paper](https://dl.acm.org/doi/abs/10.1007/s11227-024-06466-2) |
| **Low-Cost Constant Time Signed Digit Selection for Most Significant Bit First Multiplication** | Elsevier | [📄 Paper](https://dl.acm.org/doi/10.1016/j.micpro.2024.105118) |
| **Hardware Design Space Exploration in High-Level Synthesis Backend Featuring Online Arithmetic** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10737716) |
| **ECHO: Energy-Efficient Computation Harnessing Online Arithmetic – a MSDF-Based Accelerator for DNN Inference** | MDPI Electronics | [📄 Paper](https://www.mdpi.com/2079-9292/13/10/1893) |
| **L2R-CIPU: Efficient CNN Computation with Left-to-Right Composite Inner Product Units** | arXiv | [📄 Paper](https://arxiv.org/abs/2406.00360) |

### 2023 Publications

| Title | Venue | Link |
|-------|-------|------|
| **MSDF-SGD: Most-Significant Digit-First Stochastic Gradient Descent for Arbitrary-Precision Training** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10296407) |
| **MSDF-SVM: Advantage of Most Significant Digit First Arithmetic for SVM Realization** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10477090) |
| **DSLOT-NN: Digit-Serial Left-to-Right Neural Network Accelerator** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/10456878) |
| **Low-Latency Online Multiplier with Reduced Activities and Minimized Interconnect for Inner Product Arrays** | arXiv | [📄 Paper](https://arxiv.org/abs/2304.12946) |
| **Ice Detection on Edge Device Based on Most Significant Digit First SVM** | ACM | [📄 Paper](https://dl.acm.org/doi/10.1145/3579109.3579120) |

### 2022 Publications

| Title | Venue | Link |
|-------|-------|------|
| **kNN-MSDF: A Hardware Accelerator for k-Nearest Neighbors Using Most Significant Digit First Computation** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/9908102) |
| **An Energy-Efficient K-means Clustering FPGA Accelerator via Most-Significant Digit First Arithmetic** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/9974222) |
| **Design Space Exploration for Efficient Quantum Most-Significant Digit-First Arithmetic** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/9924609) |

### Earlier Works

| Year | Title | Venue | Link |
|------|-------|-------|------|
| **2021** | **Low-Latency Online Multiplier with Reduced Activities and Minimized Interconnect for Inner Product Arrays** | arXiv | [📄 Paper](https://arxiv.org/pdf/2304.12946#:~:text=Online%20or%20left%2Dto%2Dright%20(LR)%20arithmetic%20%5B,implementing%20p%3Cn%20digit%20slices) |
| **2019** | **Design of A Bit-Serial Artificial Neuron VLSI Architecture with Early Termination** | IEEE | [📄 Paper](https://ieeexplore.ieee.org/document/8706444) |

---

## 🔬 Research Areas

### 🧠 Neural Network Acceleration
- MAC units for energy-efficient computation
- Early termination techniques for inference optimization
- Transformer acceleration (GELU activation functions)
- CNN accelerators with digit-serial arithmetic

### 🔧 Hardware Design & Implementation
- FPGA accelerators for machine learning
- VLSI architectures with online arithmetic
- Quantum computation applications
- Low-latency multiplier designs

### 📊 Machine Learning Algorithms
- k-Nearest Neighbors (kNN) acceleration
- Support Vector Machines (SVM) optimization
- K-means clustering implementations
- Stochastic Gradient Descent (SGD) training

### ⚡ Energy Efficiency & Optimization
- Reduced activity computation methods
- Early termination strategies
- Power-efficient arithmetic units
- Edge device implementations

---


---

<div align="center">

**⭐ If you find this research useful, please consider starring this repository!**

</div>