// Code your design here
module or_1(input a,b,output y);
  assign y = a|b;
endmodule 

OUTPUT
a=0, b =0, y=0
a=0, b =1, y=1
a=1, b =0, y=1
a=1, b =1, y=1
