// Seed: 3962465658
program module_0 (
    input tri1 id_0,
    input wor  id_1
);
  wire id_3;
  supply1 id_4, id_5, id_6;
  parameter id_7 = id_4;
  module_2 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_3
  );
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    output logic id_2,
    input supply0 id_3
);
  initial id_2 <= -1 !== ~1'b0;
  initial begin : LABEL_0
    id_2 = id_1;
    id_2 <= 1;
  end
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always begin : LABEL_0
  end
  wire id_5;
endmodule
