DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
]
instances [
(Instance
name "i_fl_tx"
duLibraryName "fsi_gdt_fl"
duName "fsi_gdt_fl"
elements [
]
mwi 0
uid 20487,0
)
(Instance
name "i_rl_tx"
duLibraryName "fsi_adt_rl"
duName "fsi_adt_rl"
elements [
]
mwi 0
uid 20602,0
)
(Instance
name "i_fl_rx"
duLibraryName "fsi_adt_fl"
duName "fsi_adt_fl"
elements [
]
mwi 0
uid 21071,0
)
(Instance
name "i_rl_rx"
duLibraryName "fsi_gdt_rl"
duName "fsi_gdt_rl"
elements [
]
mwi 0
uid 21170,0
)
(Instance
name "i_tmtc"
duLibraryName "snrf031"
duName "fsi_core_logic_tmtc"
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
mwi 0
uid 24200,0
)
]
embeddedInstances [
(EmbeddedInstance
name "p_mux_rx"
number "1"
)
(EmbeddedInstance
name "p_mux_tx"
number "2"
)
(EmbeddedInstance
name "p_eth_tx"
number "3"
)
(EmbeddedInstance
name "p_eth_rx"
number "4"
)
]
properties [
(HdrProperty
class "HDS"
name "SynchronizedView"
value "rtl.ibd"
)
]
libraryRefs [
"ieee"
"fsi_adt_rl"
"fsi_adt_fl"
"fsi_gdt_rl"
"fsi_gdt_fl"
]
)
version "31.1"
appVersion "2017.1a (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hds\\fsi_core_logic\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hds\\fsi_core_logic\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hds\\fsi_core_logic"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hds\\fsi_core_logic"
)
(vvPair
variable "date"
value "11/07/2025"
)
(vvPair
variable "day"
value "vi."
)
(vvPair
variable "day_long"
value "viernes"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "fsi_core_logic"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "graphical_source_author"
value "alicia.bermejo"
)
(vvPair
variable "graphical_source_date"
value "11/07/2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "CPU-JFPQBY3"
)
(vvPair
variable "graphical_source_time"
value "12:08:13"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CPU-JFPQBY3"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "snrf031"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$PROJECT_ROOT/03_design/snrf031/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$PROJECT_ROOT/work/modelsim/snrf031"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$PROJECT_ROOT/work/questasim/snrf031"
)
(vvPair
variable "library_downstream_Synplify"
value "$PROJECT_ROOT/work/synplify/snrf031"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "fsi_core_logic"
)
(vvPair
variable "month"
value "jul."
)
(vvPair
variable "month_long"
value "julio"
)
(vvPair
variable "p"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hds\\fsi_core_logic\\rtl.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\eurodrone_wb\\alicia.bermejo\\03_design\\snrf031\\hds\\fsi_core_logic\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fsi"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HOME_MODELSIM"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "$HOME_QUESTASIM"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "12:08:13"
)
(vvPair
variable "unit"
value "fsi_core_logic"
)
(vvPair
variable "user"
value "alicia.bermejo"
)
(vvPair
variable "version"
value "2017.1a (Build 5)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 20,0
optionalChildren [
*1 (Net
uid 1017,0
lang 11
decl (Decl
n "clk"
t "std_logic"
eolc "--! Clock signal"
o 5
suid 8,0
)
declText (MLText
uid 1018,0
va (VaSet
isHidden 1
)
xt "79000,308800,112600,310000"
st "signal SysClk    : std_logic := '0' --! Clock signal"
)
)
*2 (Panel
uid 2513,0
shape (RectFrame
uid 2514,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "2000,-55000,130000,109000"
)
title (TextAssociate
uid 2515,0
ps "TopLeftStrategy"
text (Text
uid 2516,0
va (VaSet
font "Courier New,8,1"
)
xt "3000,-54000,7000,-52900"
st "fst_adt"
blo "3000,-53200"
tm "PanelText"
)
)
)
*3 (PortIoOut
uid 2897,0
shape (CompositeShape
uid 2898,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2899,0
sl 0
ro 270
xt "112500,-45375,114000,-44625"
)
(Line
uid 2900,0
sl 0
ro 270
xt "112000,-45000,112500,-45000"
pts [
"112000,-45000"
"112500,-45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2901,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2902,0
va (VaSet
)
xt "115000,-45400,124000,-44200"
st "encryp_enable"
blo "115000,-44500"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 2909,0
shape (CompositeShape
uid 2910,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2911,0
sl 0
ro 90
xt "112500,625,114000,1375"
)
(Line
uid 2912,0
sl 0
ro 90
xt "112000,1000,112500,1000"
pts [
"112500,1000"
"112000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2913,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2914,0
va (VaSet
)
xt "115000,600,125200,1800"
st "fl_pmec_sync_in"
blo "115000,1500"
tm "WireNameMgr"
)
)
)
*5 (PortIoIn
uid 2921,0
shape (CompositeShape
uid 2922,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2923,0
sl 0
ro 90
xt "112500,1625,114000,2375"
)
(Line
uid 2924,0
sl 0
ro 90
xt "112000,2000,112500,2000"
pts [
"112500,2000"
"112000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2925,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2926,0
va (VaSet
)
xt "115000,1600,130000,2800"
st "pn_code_gen_trck_st_in"
blo "115000,2500"
tm "WireNameMgr"
)
)
)
*6 (BundleNet
uid 2933,0
bundleNetName "tmtc"
bundleContents [
*7 (Wire
uid 16007,0
shape (OrthoPolyLine
uid 16008,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16010,0
sl 0
va (VaSet
)
xt "0,0,6000,1200"
st "fl_status"
blo "0,900"
tm "WireNameMgr"
)
)
on *8 (Net
uid 3839,0
lang 2
decl (Decl
n "fl_status"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 64
suid 107,0
)
declText (MLText
uid 3840,0
va (VaSet
isHidden 1
)
)
)
)
*9 (Wire
uid 16011,0
shape (OrthoPolyLine
uid 16012,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16014,0
sl 0
va (VaSet
)
xt "0,0,10200,1200"
st "fl_status_clear"
blo "0,900"
tm "WireNameMgr"
)
)
on *10 (Net
uid 3851,0
lang 2
decl (Decl
n "fl_status_clear"
t "std_logic"
o 65
suid 108,0
)
declText (MLText
uid 3852,0
va (VaSet
isHidden 1
)
)
)
)
*11 (Wire
uid 16015,0
shape (OrthoPolyLine
uid 16016,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16018,0
sl 0
va (VaSet
)
xt "0,0,5400,1200"
st "ch_clear"
blo "0,900"
tm "WireNameMgr"
)
)
on *12 (Net
uid 15672,0
lang 2
decl (Decl
n "ch_clear"
t "std_logic"
o 41
suid 421,0
)
declText (MLText
uid 15673,0
va (VaSet
isHidden 1
)
)
)
)
*13 (Wire
uid 16019,0
shape (OrthoPolyLine
uid 16020,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16022,0
sl 0
va (VaSet
)
xt "0,0,3600,1200"
st "ch_rd"
blo "0,900"
tm "WireNameMgr"
)
)
on *14 (Net
uid 15676,0
lang 2
decl (Decl
n "ch_rd"
t "std_logic"
o 43
suid 423,0
)
declText (MLText
uid 15677,0
va (VaSet
isHidden 1
)
)
)
)
*15 (Wire
uid 16023,0
shape (OrthoPolyLine
uid 16024,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16026,0
sl 0
va (VaSet
)
xt "0,0,7800,1200"
st "ch_fl_rdata"
blo "0,900"
tm "WireNameMgr"
)
)
on *16 (Net
uid 15680,0
lang 2
decl (Decl
n "ch_fl_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 42
suid 425,0
)
declText (MLText
uid 15681,0
va (VaSet
isHidden 1
)
)
)
)
*17 (Wire
uid 16027,0
shape (OrthoPolyLine
uid 16028,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16030,0
sl 0
va (VaSet
)
xt "0,0,5400,1200"
st "ch_wdata"
blo "0,900"
tm "WireNameMgr"
)
)
on *18 (Net
uid 15678,0
lang 2
decl (Decl
n "ch_wdata"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 46
suid 424,0
)
declText (MLText
uid 15679,0
va (VaSet
isHidden 1
)
)
)
)
*19 (Wire
uid 16031,0
shape (OrthoPolyLine
uid 16032,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16034,0
sl 0
va (VaSet
)
xt "0,0,5400,1200"
st "rl_ch_wr"
blo "0,900"
tm "WireNameMgr"
)
)
on *20 (Net
uid 4376,0
lang 11
decl (Decl
n "rl_ch_wr"
t "std_logic"
o 87
suid 126,0
)
declText (MLText
uid 4377,0
va (VaSet
isHidden 1
)
)
)
)
*21 (Wire
uid 16035,0
shape (OrthoPolyLine
uid 16036,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16038,0
sl 0
va (VaSet
)
xt "0,0,3600,1200"
st "ch_wr"
blo "0,900"
tm "WireNameMgr"
)
)
on *22 (Net
uid 15674,0
lang 11
decl (Decl
n "ch_wr"
t "std_logic"
o 47
suid 422,0
)
declText (MLText
uid 15675,0
va (VaSet
isHidden 1
)
)
)
)
*23 (Wire
uid 16039,0
shape (OrthoPolyLine
uid 16040,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16042,0
sl 0
va (VaSet
)
xt "0,0,7800,1200"
st "profile_cfg"
blo "0,900"
tm "WireNameMgr"
)
)
on *24 (Net
uid 11954,0
lang 2
decl (Decl
n "profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 37
suid 212,0
)
declText (MLText
uid 11955,0
va (VaSet
isHidden 1
)
)
)
)
*25 (Wire
uid 16043,0
shape (OrthoPolyLine
uid 16044,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16046,0
sl 0
va (VaSet
)
xt "0,0,9000,1200"
st "trigger_range"
blo "0,900"
tm "WireNameMgr"
)
)
on *26 (Net
uid 2943,0
lang 2
decl (Decl
n "trigger_range"
t "STD_LOGIC"
o 106
suid 97,0
)
declText (MLText
uid 2944,0
va (VaSet
isHidden 1
)
)
)
)
*27 (Wire
uid 16047,0
shape (OrthoPolyLine
uid 16048,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16050,0
sl 0
va (VaSet
)
xt "0,0,4200,1200"
st "ch_sel"
blo "0,900"
tm "WireNameMgr"
)
)
on *28 (Net
uid 15531,0
lang 2
decl (Decl
n "ch_sel"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 45
suid 419,0
)
declText (MLText
uid 15532,0
va (VaSet
isHidden 1
)
)
)
)
*29 (Wire
uid 16051,0
shape (OrthoPolyLine
uid 16052,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16054,0
sl 0
va (VaSet
)
xt "0,0,4200,1200"
st "nav_rd"
blo "0,900"
tm "WireNameMgr"
)
)
on *30 (Net
uid 15690,0
lang 11
decl (Decl
n "nav_rd"
t "std_logic"
o 81
suid 430,0
)
declText (MLText
uid 15691,0
va (VaSet
isHidden 1
)
)
)
)
*31 (Wire
uid 16055,0
shape (OrthoPolyLine
uid 16056,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16058,0
sl 0
va (VaSet
)
xt "0,0,6000,1200"
st "nav_rdata"
blo "0,900"
tm "WireNameMgr"
)
)
on *32 (Net
uid 15702,0
lang 2
decl (Decl
n "nav_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 82
suid 431,0
)
declText (MLText
uid 15703,0
va (VaSet
isHidden 1
)
)
)
)
*33 (Wire
uid 16059,0
shape (OrthoPolyLine
uid 16060,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16062,0
sl 0
va (VaSet
)
xt "0,0,6000,1200"
st "rl_status"
blo "0,900"
tm "WireNameMgr"
)
)
on *34 (Net
uid 15714,0
lang 2
decl (Decl
n "rl_status"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 88
suid 432,0
)
declText (MLText
uid 15715,0
va (VaSet
isHidden 1
)
)
)
)
*35 (Wire
uid 16063,0
shape (OrthoPolyLine
uid 16064,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16066,0
sl 0
va (VaSet
)
xt "0,0,10200,1200"
st "rl_status_clear"
blo "0,900"
tm "WireNameMgr"
)
)
on *36 (Net
uid 15726,0
lang 2
decl (Decl
n "rl_status_clear"
t "std_logic"
o 90
suid 433,0
)
declText (MLText
uid 15727,0
va (VaSet
isHidden 1
)
)
)
)
*37 (Wire
uid 16069,0
shape (OrthoPolyLine
uid 16070,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-2000,71250,-1993"
pts [
"71250,-2000"
"65000,-2000"
"65000,-1993"
"58000,-1993"
]
)
es 0
sat 32
eat 16
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16074,0
sl 0
va (VaSet
)
xt "59000,-2800,66800,-1600"
st "ch_rl_rdata"
blo "59000,-1900"
tm "WireNameMgr"
)
)
on *38 (Net
uid 15834,0
lang 2
decl (Decl
n "ch_rl_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 44
suid 437,0
)
declText (MLText
uid 15835,0
va (VaSet
isHidden 1
)
)
)
)
*39 (Wire
uid 16077,0
shape (OrthoPolyLine
uid 16078,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,3000,71250,3000"
pts [
"71250,3000"
"58000,3000"
]
)
es 0
sat 32
eat 16
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16082,0
sl 0
va (VaSet
)
xt "59000,2200,65000,3400"
st "nav_wdata"
blo "59000,3100"
tm "WireNameMgr"
)
)
on *40 (Net
uid 15688,0
lang 2
decl (Decl
n "nav_wdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 85
suid 429,0
)
declText (MLText
uid 15689,0
va (VaSet
isHidden 1
)
)
)
)
*41 (Wire
uid 16085,0
shape (OrthoPolyLine
uid 16086,0
sl 0
va (VaSet
vasetType 3
)
xt "58000,2000,71250,2000"
pts [
"71250,2000"
"58000,2000"
]
)
es 0
sat 32
eat 16
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16090,0
sl 0
va (VaSet
)
xt "59000,1200,63200,2400"
st "nav_wr"
blo "59000,2100"
tm "WireNameMgr"
)
)
on *42 (Net
uid 15686,0
lang 11
decl (Decl
n "nav_wr"
t "std_logic"
o 86
suid 428,0
)
declText (MLText
uid 15687,0
va (VaSet
isHidden 1
)
)
)
)
*43 (Wire
uid 16093,0
shape (OrthoPolyLine
uid 16094,0
sl 0
va (VaSet
vasetType 3
)
xt "58000,1000,71250,1000"
pts [
"71250,1000"
"58000,1000"
]
)
es 0
sat 32
eat 16
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16098,0
sl 0
va (VaSet
)
xt "59000,200,64400,1400"
st "nav_stop"
blo "59000,1100"
tm "WireNameMgr"
)
)
on *44 (Net
uid 15684,0
lang 2
decl (Decl
n "nav_stop"
t "std_logic"
o 84
suid 427,0
)
declText (MLText
uid 15685,0
va (VaSet
isHidden 1
)
)
)
)
*45 (Wire
uid 16101,0
shape (OrthoPolyLine
uid 16102,0
sl 0
va (VaSet
vasetType 3
)
xt "59000,0,71250,0"
pts [
"71250,0"
"59000,0"
]
)
es 0
sat 32
eat 16
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16106,0
sl 0
va (VaSet
)
xt "60000,-800,66000,400"
st "nav_start"
blo "60000,100"
tm "WireNameMgr"
)
)
on *46 (Net
uid 15682,0
lang 2
decl (Decl
n "nav_start"
t "std_logic"
o 83
suid 426,0
)
declText (MLText
uid 15683,0
va (VaSet
isHidden 1
)
)
)
)
*47 (Wire
uid 16109,0
shape (OrthoPolyLine
uid 16110,0
sl 0
va (VaSet
vasetType 3
)
xt "58000,29000,71250,29000"
pts [
"71250,29000"
"58000,29000"
]
)
es 0
sat 32
eat 16
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16114,0
sl 0
va (VaSet
)
xt "59000,28200,63800,29400"
st "nav_eop"
blo "59000,29100"
tm "WireNameMgr"
)
)
on *48 (Net
uid 15738,0
lang 2
decl (Decl
n "nav_eop"
t "std_logic"
o 80
suid 434,0
)
declText (MLText
uid 15739,0
va (VaSet
isHidden 1
)
)
)
)
*49 (Wire
uid 16137,0
shape (OrthoPolyLine
uid 16138,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,31000,71250,31000"
pts [
"71250,31000"
"56000,31000"
]
)
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16140,0
sl 0
va (VaSet
)
xt "67250,30200,74450,31400"
st "rl_status1"
blo "67250,31100"
tm "WireNameMgr"
)
)
on *50 (Net
uid 16129,0
lang 2
decl (Decl
n "rl_status1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 89
suid 439,0
)
declText (MLText
uid 16130,0
va (VaSet
isHidden 1
)
)
)
)
*51 (Wire
uid 16149,0
shape (OrthoPolyLine
uid 16150,0
sl 0
va (VaSet
vasetType 3
)
xt "58000,32000,71250,32000"
pts [
"71250,32000"
"58000,32000"
]
)
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16152,0
sl 0
va (VaSet
)
xt "67250,31200,78050,32400"
st "rl_status_clear1"
blo "67250,32100"
tm "WireNameMgr"
)
)
on *52 (Net
uid 16141,0
lang 2
decl (Decl
n "rl_status_clear1"
t "std_logic"
o 91
suid 440,0
)
declText (MLText
uid 16142,0
va (VaSet
isHidden 1
)
)
)
)
]
)
&26
&8
&10
*53 (PortIoIn
uid 4143,0
shape (CompositeShape
uid 4144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4145,0
sl 0
ro 270
xt "13000,63625,14500,64375"
)
(Line
uid 4146,0
sl 0
ro 270
xt "14500,64000,15000,64000"
pts [
"14500,64000"
"15000,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4148,0
va (VaSet
)
xt "8400,63600,12000,64800"
st "rst_n"
ju 2
blo "12000,64500"
tm "WireNameMgr"
)
)
)
*54 (PortIoIn
uid 4161,0
shape (CompositeShape
uid 4162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4163,0
sl 0
ro 270
xt "13000,61625,14500,62375"
)
(Line
uid 4164,0
sl 0
ro 270
xt "14500,62000,15000,62000"
pts [
"14500,62000"
"15000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4165,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4166,0
va (VaSet
)
xt "9600,61600,12000,62800"
st "clk"
ju 2
blo "12000,62500"
tm "WireNameMgr"
)
)
)
*55 (GlobalConnector
uid 4167,0
shape (Circle
uid 4168,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "16000,61000,18000,63000"
radius 1000
)
name (Text
uid 4169,0
va (VaSet
font "Courier New,8,1"
)
xt "16500,61450,17500,62550"
st "G"
blo "16500,62250"
)
)
*56 (GlobalConnector
uid 4170,0
shape (Circle
uid 4171,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "16000,63000,18000,65000"
radius 1000
)
name (Text
uid 4172,0
va (VaSet
font "Courier New,8,1"
)
xt "16500,63450,17500,64550"
st "G"
blo "16500,64250"
)
)
*57 (Net
uid 4199,0
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 10
suid 121,0
)
declText (MLText
uid 4200,0
va (VaSet
isHidden 1
)
xt "22000,3400,42400,4600"
st "rst_n               : std_logic"
)
)
&20
*58 (PortIoOut
uid 5812,0
shape (CompositeShape
uid 5813,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5814,0
sl 0
ro 270
xt "112750,-49375,114250,-48625"
)
(Line
uid 5815,0
sl 0
ro 270
xt "112250,-49000,112750,-49000"
pts [
"112250,-49000"
"112750,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5816,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5817,0
va (VaSet
)
xt "115000,-49400,122200,-48200"
st "m_tx_tdata"
blo "115000,-48500"
tm "WireNameMgr"
)
)
)
*59 (PortIoOut
uid 5818,0
shape (CompositeShape
uid 5819,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5820,0
sl 0
ro 270
xt "112750,-48375,114250,-47625"
)
(Line
uid 5821,0
sl 0
ro 270
xt "112250,-48000,112750,-48000"
pts [
"112250,-48000"
"112750,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5822,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5823,0
va (VaSet
)
xt "115000,-48400,122800,-47200"
st "m_tx_tvalid"
blo "115000,-47500"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 5834,0
shape (CompositeShape
uid 5835,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5836,0
sl 0
ro 90
xt "112500,-47375,114000,-46625"
)
(Line
uid 5837,0
sl 0
ro 90
xt "112000,-47000,112500,-47000"
pts [
"112500,-47000"
"112000,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5838,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5839,0
va (VaSet
)
xt "115000,-47400,122800,-46200"
st "m_tx_tready"
blo "115000,-46500"
tm "WireNameMgr"
)
)
)
*61 (PortIoIn
uid 6030,0
shape (CompositeShape
uid 6031,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6032,0
sl 0
ro 90
xt "112500,14625,114000,15375"
)
(Line
uid 6033,0
sl 0
ro 90
xt "112000,15000,112500,15000"
pts [
"112500,15000"
"112000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6034,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6035,0
va (VaSet
)
xt "114750,14600,121950,15800"
st "s_rx_tdata"
blo "114750,15500"
tm "WireNameMgr"
)
)
)
*62 (PortIoIn
uid 6036,0
shape (CompositeShape
uid 6037,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6038,0
sl 0
ro 90
xt "112500,15625,114000,16375"
)
(Line
uid 6039,0
sl 0
ro 90
xt "112000,16000,112500,16000"
pts [
"112500,16000"
"112000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6040,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6041,0
va (VaSet
)
xt "114750,15600,122550,16800"
st "s_rx_tvalid"
blo "114750,16500"
tm "WireNameMgr"
)
)
)
*63 (PortIoOut
uid 6042,0
shape (CompositeShape
uid 6043,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6044,0
sl 0
ro 270
xt "112750,16625,114250,17375"
)
(Line
uid 6045,0
sl 0
ro 270
xt "112250,17000,112750,17000"
pts [
"112250,17000"
"112750,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6046,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6047,0
va (VaSet
)
xt "115000,16600,122800,17800"
st "s_rx_tready"
blo "115000,17500"
tm "WireNameMgr"
)
)
)
*64 (CommentText
uid 8610,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 8611,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
)
xt "2000,110000,42000,325000"
)
autoResize 1
oxt "29000,25000,38000,29000"
text (MLText
uid 8612,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "2200,110200,59800,323800"
st "
-- ----------------------------------------------------------------------------
--! @class fsi_core_logic
--! @image html symbol_sbfsi_core_logic.png
--! @author Alicia Bermejo
--! @version 1.0
--! @date 20/06/2023
--!
--! @brief 
--!  This module implements the Ethernet frame multiplexer and
--!  the telecommand/telemetry interface in the FSI FPGA.
--!
--! @details
--!  The modem configuration determines the selection of both the transmitter (Multiplexer) 
--!   and the receiver (Demultiplexer) modules
--!
--! Requirements
--!   All
--!    SEN-WB-WF1-HW-94
--!    SEN-WB-WF1-HW-316
--!    SEN-WB-WF1-HW-317
--!    SEN-WB-WF1-HW-318
--! 
--!   TMTC Interface
--!    SEN-WB-WF1-HW-326
--!    SEN-WB-WF1-HW-610
--!    SEN-WB-WF1-HW-611
--!    SEN-WB-WF1-HW-334
--!    SEN-WB-WF1-HW-335
--!    SEN-WB-WF1-HW-336
--!    SEN-WB-WF1-HW-337
--!    SEN-WB-WF1-HW-379
--!    SEN-WB-WF1-HW-380
--!    SEN-WB-WF1-HW-382
--!    SEN-WB-WF1-HW-383
--!    SEN-WB-WF1-HW-479
--!    SEN-WB-WF1-HW-615
--!    SEN-WB-WF1-HW-616
--!    SEN-WB-WF1-HW-503
--!    SEN-WB-WF1-HW-504
--!    SEN-WB-WF1-HW-505
--!    SEN-WB-WF1-HW-513
--!    SEN-WB-WF1-HW-514
--!    SEN-WB-WF1-HW-515
--!    SEN-WB-WF1-HW-516
--!    SEN-WB-WF1-HW-517
--! 
--!  Multiplexer Interface
--!    SEN-WB-WF1-HW-594
--!    SEN-WB-WF1-HW-595
--!    SEN-WB-WF1-HW-610
--!    SEN-WB-WF1-HW-611
--!    SEN-WB-WF1-HW-327
--!    SEN-WB-WF1-HW-329
--!    SEN-WB-WF1-HW-330
--!    SEN-WB-WF1-HW-331
--!    SEN-WB-WF1-HW-332
--!    SEN-WB-WF1-HW-334
--!    SEN-WB-WF1-HW-335
--!    SEN-WB-WF1-HW-336
--!    SEN-WB-WF1-HW-337
--!    SEN-WB-WF1-HW-363
--!    SEN-WB-WF1-HW-364
--!    SEN-WB-WF1-HW-365
--!    SEN-WB-WF1-HW-366
--!    SEN-WB-WF1-HW-617
--!    SEN-WB-WF1-HW-339
--!    SEN-WB-WF1-HW-618
--!    SEN-WB-WF1-HW-340
--!    SEN-WB-WF1-HW-341
--!    SEN-WB-WF1-HW-342
--!    SEN-WB-WF1-HW-345
--!    SEN-WB-WF1-HW-346
--!    SEN-WB-WF1-HW-347
--!    SEN-WB-WF1-HW-348
--!    SEN-WB-WF1-HW-349
--!    SEN-WB-WF1-HW-350
--!    SEN-WB-WF1-HW-352
--!    SEN-WB-WF1-HW-353
--!    SEN-WB-WF1-HW-619
--!    SEN-WB-WF1-HW-356
--!    SEN-WB-WF1-HW-357
--!    SEN-WB-WF1-HW-358
--!    SEN-WB-WF1-HW-360
--!    SEN-WB-WF1-HW-361
--!    SEN-WB-WF1-HW-620
--!    SEN-WB-WF1-HW-368
--!    SEN-WB-WF1-HW-369
--!    SEN-WB-WF1-HW-370
--!    SEN-WB-WF1-HW-371
--!    SEN-WB-WF1-HW-372
--!    SEN-WB-WF1-HW-374
--!    SEN-WB-WF1-HW-375
--!    SEN-WB-WF1-HW-376
--!    SEN-WB-WF1-HW-377
--!    SEN-WB-WF1-HW-388
--!    SEN-WB-WF1-HW-389
--!    SEN-WB-WF1-HW-390
--!    SEN-WB-WF1-HW-391
--!    SEN-WB-WF1-HW-621
--!    SEN-WB-WF1-HW-592
--!    SEN-WB-WF1-HW-593
--!    SEN-WB-WF1-HW-615
--!    SEN-WB-WF1-HW-616
--!    SEN-WB-WF1-HW-480
--!    SEN-WB-WF1-HW-468
--!    SEN-WB-WF1-HW-469
--!    SEN-WB-WF1-HW-470
--!    SEN-WB-WF1-HW-471
--!    SEN-WB-WF1-HW-472
--!    SEN-WB-WF1-HW-622
--!    SEN-WB-WF1-HW-473
--!    SEN-WB-WF1-HW-474
--!    SEN-WB-WF1-HW-475
--!    SEN-WB-WF1-HW-481
--!    SEN-WB-WF1-HW-482
--!    SEN-WB-WF1-HW-483
--!    SEN-WB-WF1-HW-484
--!    SEN-WB-WF1-HW-485
--!    SEN-WB-WF1-HW-486
--!    SEN-WB-WF1-HW-487
--!    SEN-WB-WF1-HW-488
--!    SEN-WB-WF1-HW-623
--!    SEN-WB-WF1-HW-489
--!    SEN-WB-WF1-HW-490
--!    SEN-WB-WF1-HW-491
--!    SEN-WB-WF1-HW-492
--!    SEN-WB-WF1-HW-493
--!    SEN-WB-WF1-HW-625
--!    SEN-WB-WF1-HW-494
--!    SEN-WB-WF1-HW-495
--!    SEN-WB-WF1-HW-496
--!    SEN-WB-WF1-HW-497
--!    SEN-WB-WF1-HW-498
--!    SEN-WB-WF1-HW-499
--!    SEN-WB-WF1-HW-500
--!    SEN-WB-WF1-HW-501
--!    SEN-WB-WF1-HW-502
--!    SEN-WB-WF1-HW-503
--!    SEN-WB-WF1-HW-504
--!    SEN-WB-WF1-HW-505
--!    SEN-WB-WF1-HW-506
--!    SEN-WB-WF1-HW-507
--!    SEN-WB-WF1-HW-508
--!    SEN-WB-WF1-HW-509
--!    SEN-WB-WF1-HW-626
--!    SEN-WB-WF1-HW-510
--!    SEN-WB-WF1-HW-624
--!    SEN-WB-WF1-HW-511
--!    SEN-WB-WF1-HW-512
--!    SEN-WB-WF1-HW-518
--!    SEN-WB-WF1-HW-450
--!    SEN-WB-WF1-HW-451
--!    SEN-WB-WF1-HW-452
--!    SEN-WB-WF1-HW-453
--!    SEN-WB-WF1-HW-627
--!
--! Features:
--! 1.  FSI FPGA
--! 2.  Modem ADT Configuration: 
--! 2.1. Select the FSI_ADT_RL module: Multiplexer module 
--! 2.2. Select the FSI_ADT_FL module: Demultiplexer module 
--! 3.  Modem GDT Configuration: 
--! 3.1. Select the FSI_GDT_RL module: Demultiplexer module 
--! 3.2. Select the FSI_GDT_FL module: Multiplexer module 
--!
--! Limitations:
--! 1. All the possibilities in the FSI configuration are included in the same module
--! 2.  
--! 
--! Module performances
--! 1.   Frequency: 
--! 1.1. System Clock (Clk): 50 MHz
--!
--! 2.   Resources: 
--!
--! @class fsi_core_logic.rtl
--! @image html rtl_bdfsi_core_logic.png
-- ----------------------------------------------------------------------------
"
tm "CommentText"
visibleHeight 215000
visibleWidth 40000
)
included 4
ignorePrefs 1
excludeCommentLeader 1
titleBlock 1
)
*65 (PortIoOut
uid 10662,0
shape (CompositeShape
uid 10663,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10664,0
sl 0
ro 270
xt "112500,19625,114000,20375"
)
(Line
uid 10665,0
sl 0
ro 270
xt "112000,20000,112500,20000"
pts [
"112000,20000"
"112500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10666,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10667,0
va (VaSet
)
xt "115000,19600,124000,20800"
st "decryp_bypass"
blo "115000,20500"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 10668,0
lang 2
decl (Decl
n "decryp_bypass"
t "std_logic"
o 20
suid 178,0
)
declText (MLText
uid 10669,0
va (VaSet
isHidden 1
)
)
)
*67 (PortIoIn
uid 10879,0
shape (CompositeShape
uid 10880,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10881,0
sl 0
ro 270
xt "16000,-49375,17500,-48625"
)
(Line
uid 10882,0
sl 0
ro 270
xt "17500,-49000,18000,-49000"
pts [
"17500,-49000"
"18000,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10883,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10884,0
va (VaSet
)
xt "7800,-49400,15000,-48200"
st "s_tx_tdata"
ju 2
blo "15000,-48500"
tm "WireNameMgr"
)
)
)
*68 (PortIoIn
uid 10891,0
shape (CompositeShape
uid 10892,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10893,0
sl 0
ro 270
xt "16000,-48375,17500,-47625"
)
(Line
uid 10894,0
sl 0
ro 270
xt "17500,-48000,18000,-48000"
pts [
"17500,-48000"
"18000,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10895,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10896,0
va (VaSet
)
xt "7200,-48400,15000,-47200"
st "s_tx_tvalid"
ju 2
blo "15000,-47500"
tm "WireNameMgr"
)
)
)
*69 (PortIoIn
uid 10903,0
shape (CompositeShape
uid 10904,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10905,0
sl 0
ro 270
xt "16000,-47375,17500,-46625"
)
(Line
uid 10906,0
sl 0
ro 270
xt "17500,-47000,18000,-47000"
pts [
"17500,-47000"
"18000,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10907,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10908,0
va (VaSet
)
xt "7800,-47400,15000,-46200"
st "s_tx_tlast"
ju 2
blo "15000,-46500"
tm "WireNameMgr"
)
)
)
*70 (PortIoOut
uid 10915,0
shape (CompositeShape
uid 10916,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10917,0
sl 0
ro 90
xt "16000,-46375,17500,-45625"
)
(Line
uid 10918,0
sl 0
ro 90
xt "17500,-46000,18000,-46000"
pts [
"18000,-46000"
"17500,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10919,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10920,0
va (VaSet
)
xt "7200,-46400,15000,-45200"
st "s_tx_tready"
ju 2
blo "15000,-45500"
tm "WireNameMgr"
)
)
)
*71 (PortIoOut
uid 10927,0
shape (CompositeShape
uid 10928,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10929,0
sl 0
ro 90
xt "16000,-43375,17500,-42625"
)
(Line
uid 10930,0
sl 0
ro 90
xt "17500,-43000,18000,-43000"
pts [
"18000,-43000"
"17500,-43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10931,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10932,0
va (VaSet
)
xt "7800,-43400,15000,-42200"
st "eth_tx_sel"
ju 2
blo "15000,-42500"
tm "WireNameMgr"
)
)
)
*72 (PortIoOut
uid 11101,0
shape (CompositeShape
uid 11102,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11103,0
sl 0
ro 90
xt "17000,14625,18500,15375"
)
(Line
uid 11104,0
sl 0
ro 90
xt "18500,15000,19000,15000"
pts [
"19000,15000"
"18500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11105,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11106,0
va (VaSet
)
xt "8800,14600,16000,15800"
st "m_rx_tdata"
ju 2
blo "16000,15500"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 11113,0
shape (CompositeShape
uid 11114,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11115,0
sl 0
ro 90
xt "17000,16625,18500,17375"
)
(Line
uid 11116,0
sl 0
ro 90
xt "18500,17000,19000,17000"
pts [
"19000,17000"
"18500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11117,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11118,0
va (VaSet
)
xt "8200,16600,16000,17800"
st "m_rx_tvalid"
ju 2
blo "16000,17500"
tm "WireNameMgr"
)
)
)
*74 (PortIoOut
uid 11125,0
shape (CompositeShape
uid 11126,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11127,0
sl 0
ro 90
xt "17000,15625,18500,16375"
)
(Line
uid 11128,0
sl 0
ro 90
xt "18500,16000,19000,16000"
pts [
"19000,16000"
"18500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11129,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11130,0
va (VaSet
)
xt "8800,15600,16000,16800"
st "m_rx_tlast"
ju 2
blo "16000,16500"
tm "WireNameMgr"
)
)
)
*75 (PortIoIn
uid 11137,0
shape (CompositeShape
uid 11138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11139,0
sl 0
ro 270
xt "17000,17625,18500,18375"
)
(Line
uid 11140,0
sl 0
ro 270
xt "18500,18000,19000,18000"
pts [
"18500,18000"
"19000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11141,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11142,0
va (VaSet
)
xt "8200,17600,16000,18800"
st "m_rx_tready"
ju 2
blo "16000,18500"
tm "WireNameMgr"
)
)
)
*76 (PortIoOut
uid 11149,0
shape (CompositeShape
uid 11150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11151,0
sl 0
ro 90
xt "17000,20625,18500,21375"
)
(Line
uid 11152,0
sl 0
ro 90
xt "18500,21000,19000,21000"
pts [
"19000,21000"
"18500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11153,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11154,0
va (VaSet
)
xt "8800,20600,16000,21800"
st "eth_rx_sel"
ju 2
blo "16000,21500"
tm "WireNameMgr"
)
)
)
*77 (PortIoOut
uid 11357,0
shape (CompositeShape
uid 11358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11359,0
sl 0
ro 90
xt "16000,-44375,17500,-43625"
)
(Line
uid 11360,0
sl 0
ro 90
xt "17500,-44000,18000,-44000"
pts [
"18000,-44000"
"17500,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11361,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11362,0
va (VaSet
)
xt "6000,-44400,15000,-43200"
st "eth_tx_enable"
ju 2
blo "15000,-43500"
tm "WireNameMgr"
)
)
)
*78 (PortIoOut
uid 11656,0
shape (CompositeShape
uid 11657,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11658,0
sl 0
ro 90
xt "17000,19625,18500,20375"
)
(Line
uid 11659,0
sl 0
ro 90
xt "18500,20000,19000,20000"
pts [
"19000,20000"
"18500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11660,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11661,0
va (VaSet
)
xt "7000,19600,16000,20800"
st "eth_rx_enable"
ju 2
blo "16000,20500"
tm "WireNameMgr"
)
)
)
&24
*79 (PortIoOut
uid 12165,0
shape (CompositeShape
uid 12166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12167,0
sl 0
ro 270
xt "115500,102625,117000,103375"
)
(Line
uid 12168,0
sl 0
ro 270
xt "115000,103000,115500,103000"
pts [
"115000,103000"
"115500,103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12169,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12170,0
va (VaSet
)
xt "118000,102600,127000,103800"
st "encryp_newkey"
blo "118000,103500"
tm "WireNameMgr"
)
)
)
*80 (HdlText
uid 13035,0
optionalChildren [
*81 (EmbeddedText
uid 15300,0
commentText (CommentText
uid 15301,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 15302,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "111000,64000,129000,69000"
)
oxt "0,0,18000,5000"
text (MLText
uid 15303,0
va (VaSet
isHidden 1
)
xt "111200,64200,128600,67800"
st "
-- -----------------------------------------------------------------------------
-- p_mux_rx: Select the receptor between GDT RL and ADT FL 
-- -----------------------------------------------------------------------------
-- adt_gdt = YX -> Y Select the receiver, X select the transmitter
-- -----------------------------------------------------------------------------
-- Return Link: adt_gdt(1) = 0
-- Forward Link: adt_gdt(1) = 1
-- -----------------------------------------------------------------------------
s_rx_rl_tdata <= s_rx_tdata;
s_rx_fl_tdata <= s_rx_tdata;

s_rx_rl_tvalid <= s_rx_tvalid when(adt_gdt(1) = '0') else
   '0';
s_rx_fl_tvalid <= s_rx_tvalid when(adt_gdt(1) = '1') else
   '0';

s_rx_tready <= s_rx_rl_tready when(adt_gdt(1) = '0') else
   s_rx_fl_tready;

decryp_enable <= decryp_rl_enable when(adt_gdt(1) = '0') else
   decryp_fl_enable;
decryp_bypass <= decryp_rl_bypass when(adt_gdt(1) = '0') else
   decryp_fl_bypass;
-- -----------------------------------------------------------------------------
enable_fsi_rx <= (decryp_rl_enable or decryp_rl_bypass) when(adt_gdt(1) = '0') else
   (decryp_fl_enable or decryp_fl_bypass);
-- -----------------------------------------------------------------------------
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 13036,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "105000,14000,111000,64000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13037,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 13038,0
va (VaSet
font "Courier New,8,1"
)
xt "107000,12900,111500,14000"
st "p_mux_rx"
blo "107000,13700"
tm "HdlTextNameMgr"
)
*83 (Text
uid 13039,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "107000,14000,108000,15100"
st "1"
blo "107000,14800"
tm "HdlTextNumberMgr"
)
]
)
)
*84 (Net
uid 13135,0
lang 2
decl (Decl
n "fl_pmec_sync_out"
t "std_logic"
o 31
suid 218,0
)
declText (MLText
uid 13136,0
va (VaSet
isHidden 1
)
)
)
*85 (PortIoOut
uid 13151,0
shape (CompositeShape
uid 13152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13153,0
sl 0
ro 270
xt "112500,31625,114000,32375"
)
(Line
uid 13154,0
sl 0
ro 270
xt "112000,32000,112500,32000"
pts [
"112000,32000"
"112500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13155,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13156,0
va (VaSet
)
xt "115000,31600,125800,32800"
st "fl_pmec_sync_out"
blo "115000,32500"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 13241,0
lang 2
decl (Decl
n "fl_pmec_sync_in"
t "std_logic"
o 6
suid 230,0
)
declText (MLText
uid 13242,0
va (VaSet
isHidden 1
)
)
)
*87 (Net
uid 13243,0
lang 2
decl (Decl
n "pn_code_gen_trck_st_in"
t "std_logic_vector"
b "(1 downto 0)"
o 9
suid 231,0
)
declText (MLText
uid 13244,0
va (VaSet
isHidden 1
)
)
)
*88 (HdlText
uid 13245,0
optionalChildren [
*89 (EmbeddedText
uid 15286,0
commentText (CommentText
uid 15287,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 15288,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "111000,8000,129000,13000"
)
oxt "0,0,18000,5000"
text (MLText
uid 15289,0
va (VaSet
isHidden 1
)
xt "111200,8200,128600,11800"
st "
-- -----------------------------------------------------------------------------
-- p_mux_tx: Select the transmitter between ADT RL and GDT FL
-- -----------------------------------------------------------------------------
-- adt_gdt = YX -> Y Select the receiver, X select the transmitter
-- -----------------------------------------------------------------------------
-- Return Link: adt_gdt(0) = 0
-- Forward Link: adt_gdt(0) = 1
-- -----------------------------------------------------------------------------
m_tx_tdata <= m_tx_rl_tdata when(adt_gdt(0) = '0') else
   m_tx_fl_tdata;

m_tx_tvalid <= m_tx_rl_tvalid when(adt_gdt(0) = '0') else
   m_tx_fl_tvalid;

m_tx_rl_tready <= m_tx_tready when(adt_gdt(0) = '0') else
   '0';
m_tx_fl_tready <= m_tx_tready when(adt_gdt(0) = '1') else
   '0';

encryp_enable <= encryp_rl_enable when(adt_gdt(0) = '0') else
   encryp_fl_enable;

encryp_bypass <= encryp_rl_bypass when(adt_gdt(0) = '0') else
   encryp_fl_bypass;
-- -----------------------------------------------------------------------------
enable_fsi_tx <= (encryp_rl_enable or encryp_rl_bypass) when(adt_gdt(0) = '0') else
   (encryp_fl_enable or encryp_fl_bypass);
-- -----------------------------------------------------------------------------
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 13246,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "105000,-50000,111000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13247,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 13248,0
va (VaSet
font "Courier New,8,1"
)
xt "105000,-51100,109500,-50000"
st "p_mux_tx"
blo "105000,-50300"
tm "HdlTextNameMgr"
)
*91 (Text
uid 13249,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "105000,-50000,106000,-48900"
st "2"
blo "105000,-49200"
tm "HdlTextNumberMgr"
)
]
)
)
*92 (Net
uid 13274,0
lang 2
decl (Decl
n "encryp_enable"
t "std_logic"
o 25
suid 232,0
)
declText (MLText
uid 13275,0
va (VaSet
isHidden 1
)
)
)
*93 (Net
uid 13378,0
lang 2
decl (Decl
n "adt_gdt"
t "std_logic_vector"
b "(1 downto 0)"
o 40
suid 252,0
)
declText (MLText
uid 13379,0
va (VaSet
isHidden 1
)
)
)
*94 (Net
uid 13380,0
lang 2
decl (Decl
n "encryp_newkey"
t "std_logic"
o 26
suid 253,0
)
declText (MLText
uid 13381,0
va (VaSet
isHidden 1
)
)
)
*95 (HdlText
uid 13382,0
optionalChildren [
*96 (EmbeddedText
uid 15264,0
commentText (CommentText
uid 15265,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 15266,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "52000,8000,70000,13000"
)
oxt "0,0,18000,5000"
text (MLText
uid 15267,0
va (VaSet
isHidden 1
)
xt "52200,8200,69600,11800"
st "
-- -----------------------------------------------------------------------------
-- p_eth_tx: Select the transmitter between ADT RL and GDT FL
-- -----------------------------------------------------------------------------
-- adt_gdt = YX -> Y Select the receiver, X select the transmitter
-- -----------------------------------------------------------------------------
-- Return Link: adt_gdt(0) = 0
-- Forward Link: adt_gdt(0) = 1
-- -----------------------------------------------------------------------------
s_tx_fl_tdata <= s_tx_tdata;
s_tx_rl_tdata <= s_tx_tdata;

s_tx_fl_tlast <= s_tx_tlast;
s_tx_rl_tlast <= s_tx_tlast;

s_tx_fl_tvalid <= s_tx_tvalid when((adt_gdt(0) = '1')) else
   '0';
s_tx_rl_tvalid <= s_tx_tvalid when((adt_gdt(0) = '0')) else
   '0';

s_tx_tready <= s_tx_fl_tready when((adt_gdt(0) = '1')) else
   s_tx_rl_tready when((adt_gdt(0) = '0')) else
   '0';

eth_tx_enable <= eth_tx_fl_enable when((adt_gdt(0) = '1')) else
   eth_tx_rl_enable when((adt_gdt(0) = '0')) else
   '0';

eth_tx_sel <= eth_tx_fl_sel when((adt_gdt(0) = '1')) else
   eth_tx_rl_sel when((adt_gdt(0) = '0')) else
   '0';
-- -----------------------------------------------------------------------------    
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 13383,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,-50000,52000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13384,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 13385,0
va (VaSet
font "Courier New,8,1"
)
xt "45000,-51100,49500,-50000"
st "p_eth_tx"
blo "45000,-50300"
tm "HdlTextNameMgr"
)
*98 (Text
uid 13386,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "45000,-50000,46000,-48900"
st "3"
blo "45000,-49200"
tm "HdlTextNumberMgr"
)
]
)
)
*99 (Net
uid 13615,0
lang 11
decl (Decl
n "m_tx_fl_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 74
suid 281,0
)
declText (MLText
uid 13616,0
va (VaSet
isHidden 1
)
)
)
*100 (Net
uid 13617,0
lang 11
decl (Decl
n "m_tx_fl_tvalid"
t "std_logic"
o 76
suid 282,0
)
declText (MLText
uid 13618,0
va (VaSet
isHidden 1
)
)
)
*101 (Net
uid 13619,0
lang 11
decl (Decl
n "m_tx_fl_tready"
t "std_logic"
o 75
suid 283,0
)
declText (MLText
uid 13620,0
va (VaSet
isHidden 1
)
)
)
*102 (Net
uid 13623,0
lang 11
decl (Decl
n "m_tx_rl_tvalid"
t "std_logic"
o 79
suid 285,0
)
declText (MLText
uid 13624,0
va (VaSet
isHidden 1
)
)
)
*103 (Net
uid 13625,0
lang 11
decl (Decl
n "m_tx_rl_tready"
t "std_logic"
o 78
suid 286,0
)
declText (MLText
uid 13626,0
va (VaSet
isHidden 1
)
)
)
*104 (Net
uid 13629,0
lang 11
decl (Decl
n "m_tx_rl_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 77
suid 288,0
)
declText (MLText
uid 13630,0
va (VaSet
isHidden 1
)
)
)
*105 (PortIoOut
uid 13639,0
shape (CompositeShape
uid 13640,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13641,0
sl 0
ro 270
xt "112500,-44375,114000,-43625"
)
(Line
uid 13642,0
sl 0
ro 270
xt "112000,-44000,112500,-44000"
pts [
"112000,-44000"
"112500,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13643,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13644,0
va (VaSet
)
xt "115000,-44400,124000,-43200"
st "encryp_bypass"
blo "115000,-43500"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 13645,0
lang 2
decl (Decl
n "encryp_bypass"
t "std_logic"
o 24
suid 290,0
)
declText (MLText
uid 13646,0
va (VaSet
isHidden 1
)
)
)
*107 (Net
uid 13663,0
decl (Decl
n "s_tx_fl_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 98
suid 299,0
)
declText (MLText
uid 13664,0
va (VaSet
isHidden 1
)
)
)
*108 (Net
uid 13665,0
lang 2
decl (Decl
n "s_tx_fl_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 300,0
)
declText (MLText
uid 13666,0
va (VaSet
isHidden 1
)
)
)
*109 (Net
uid 13667,0
lang 11
decl (Decl
n "s_tx_fl_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 101
suid 301,0
)
declText (MLText
uid 13668,0
va (VaSet
isHidden 1
)
)
)
*110 (Net
uid 13669,0
lang 2
decl (Decl
n "s_tx_fl_tready"
t "std_logic"
o 100
suid 302,0
)
declText (MLText
uid 13670,0
va (VaSet
isHidden 1
)
)
)
*111 (Net
uid 13671,0
lang 2
decl (Decl
n "eth_tx_fl_enable"
t "std_logic"
o 60
suid 303,0
)
declText (MLText
uid 13672,0
va (VaSet
isHidden 1
)
)
)
*112 (Net
uid 13673,0
lang 2
decl (Decl
n "eth_tx_fl_sel"
t "std_logic"
o 61
suid 304,0
)
declText (MLText
uid 13674,0
va (VaSet
isHidden 1
)
)
)
*113 (Net
uid 13675,0
lang 2
decl (Decl
n "eth_tx_enable"
t "std_logic"
o 29
suid 305,0
)
declText (MLText
uid 13676,0
va (VaSet
isHidden 1
)
)
)
*114 (Net
uid 13679,0
lang 2
decl (Decl
n "s_tx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 13
suid 307,0
)
declText (MLText
uid 13680,0
va (VaSet
isHidden 1
)
)
)
*115 (Net
uid 13681,0
lang 2
decl (Decl
n "s_tx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 15
suid 308,0
)
declText (MLText
uid 13682,0
va (VaSet
isHidden 1
)
)
)
*116 (Net
uid 13683,0
lang 2
decl (Decl
n "s_tx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 309,0
)
declText (MLText
uid 13684,0
va (VaSet
isHidden 1
)
)
)
*117 (Net
uid 13685,0
lang 2
decl (Decl
n "s_tx_tready"
t "std_logic"
o 39
suid 310,0
)
declText (MLText
uid 13686,0
va (VaSet
isHidden 1
)
)
)
*118 (Net
uid 13687,0
lang 2
decl (Decl
n "eth_tx_sel"
t "std_logic"
o 30
suid 311,0
)
declText (MLText
uid 13688,0
va (VaSet
isHidden 1
)
)
)
*119 (Net
uid 13689,0
lang 2
decl (Decl
n "s_tx_rl_tdata"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--! Word read from memory"
o 102
suid 312,0
)
declText (MLText
uid 13690,0
va (VaSet
isHidden 1
)
)
)
*120 (Net
uid 13691,0
lang 2
decl (Decl
n "s_tx_rl_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 105
suid 313,0
)
declText (MLText
uid 13692,0
va (VaSet
isHidden 1
)
)
)
*121 (Net
uid 13693,0
lang 2
decl (Decl
n "s_tx_rl_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 314,0
)
declText (MLText
uid 13694,0
va (VaSet
isHidden 1
)
)
)
*122 (Net
uid 13695,0
lang 2
decl (Decl
n "s_tx_rl_tready"
t "std_logic"
o 104
suid 315,0
)
declText (MLText
uid 13696,0
va (VaSet
isHidden 1
)
)
)
*123 (Net
uid 13697,0
lang 2
decl (Decl
n "eth_tx_rl_enable"
t "std_logic"
o 62
suid 316,0
)
declText (MLText
uid 13698,0
va (VaSet
isHidden 1
)
)
)
*124 (Net
uid 13699,0
lang 2
decl (Decl
n "eth_tx_rl_sel"
t "std_logic"
o 63
suid 317,0
)
declText (MLText
uid 13700,0
va (VaSet
isHidden 1
)
)
)
*125 (HdlText
uid 13725,0
optionalChildren [
*126 (EmbeddedText
uid 15268,0
commentText (CommentText
uid 15269,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 15270,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "52000,64000,70000,69000"
)
oxt "0,0,18000,5000"
text (MLText
uid 15271,0
va (VaSet
isHidden 1
)
xt "52200,64200,69600,67800"
st "
-- -----------------------------------------------------------------------------
-- p_eth_rx: Select the receptor between GDT RL and ADT FL 
-- -----------------------------------------------------------------------------
-- adt_gdt = YX -> Y Select the receiver, X select the transmitter
-- -----------------------------------------------------------------------------
-- Return Link: adt_gdt(1) = 0
-- Forward Link: adt_gdt(1) = 1
-- -----------------------------------------------------------------------------
m_rx_tdata <= m_rx_rl_tdata when(adt_gdt(1) = '0' and m_rx_rl_tvalid = '1' and m_rx_rl_tready = '1') else
   m_rx_fl_tdata when(adt_gdt(1) = '1' and m_rx_fl_tvalid = '1' and m_rx_fl_tready = '1') else
   (others => '0');

m_rx_tlast <= m_rx_rl_tlast when(adt_gdt(1) = '0') else
   m_rx_fl_tlast;

m_rx_tvalid <= m_rx_rl_tvalid when(adt_gdt(1) = '0') else
   m_rx_fl_tvalid;

m_rx_rl_tready <= m_rx_tready when(adt_gdt(1) = '0') else
   '0';
m_rx_fl_tready <= m_rx_tready when(adt_gdt(1) = '1') else
   '0';

eth_rx_enable <= eth_rx_rl_enable when(adt_gdt(1) = '0') else
   eth_rx_fl_enable;

eth_rx_sel <= eth_rx_rl_sel when(adt_gdt(1) = '0') else
   eth_rx_fl_sel;
-- -----------------------------------------------------------------------------
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 13726,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,14000,52000,64000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13727,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
uid 13728,0
va (VaSet
font "Courier New,8,1"
)
xt "47000,12900,51500,14000"
st "p_eth_rx"
blo "47000,13700"
tm "HdlTextNameMgr"
)
*128 (Text
uid 13729,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "47000,14000,48000,15100"
st "4"
blo "47000,14800"
tm "HdlTextNumberMgr"
)
]
)
)
*129 (Net
uid 13840,0
lang 2
decl (Decl
n "eth_rx_fl_enable"
t "std_logic"
o 56
suid 334,0
)
declText (MLText
uid 13841,0
va (VaSet
isHidden 1
)
)
)
*130 (Net
uid 13842,0
lang 2
decl (Decl
n "eth_rx_fl_sel"
t "std_logic"
o 57
suid 335,0
)
declText (MLText
uid 13843,0
va (VaSet
isHidden 1
)
)
)
*131 (Net
uid 13900,0
lang 2
decl (Decl
n "eth_rx_rl_enable"
t "std_logic"
o 58
suid 340,0
)
declText (MLText
uid 13901,0
va (VaSet
isHidden 1
)
)
)
*132 (Net
uid 13902,0
lang 2
decl (Decl
n "eth_rx_rl_sel"
t "std_logic"
o 59
suid 341,0
)
declText (MLText
uid 13903,0
va (VaSet
isHidden 1
)
)
)
*133 (Net
uid 13912,0
lang 11
decl (Decl
n "eth_rx_enable"
t "std_logic"
o 27
suid 346,0
)
declText (MLText
uid 13913,0
va (VaSet
isHidden 1
)
)
)
*134 (Net
uid 13914,0
lang 2
decl (Decl
n "eth_rx_sel"
t "std_logic"
o 28
suid 347,0
)
declText (MLText
uid 13915,0
va (VaSet
isHidden 1
)
)
)
*135 (Net
uid 14056,0
lang 11
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 372,0
)
declText (MLText
uid 14057,0
va (VaSet
isHidden 1
)
)
)
*136 (Net
uid 14058,0
lang 11
decl (Decl
n "ProcDataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
suid 373,0
)
declText (MLText
uid 14059,0
va (VaSet
isHidden 1
)
)
)
*137 (Net
uid 14148,0
lang 11
decl (Decl
n "ProcDatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 374,0
)
declText (MLText
uid 14149,0
va (VaSet
isHidden 1
)
)
)
*138 (Net
uid 14650,0
lang 11
decl (Decl
n "ProcCs"
t "std_logic"
o 2
suid 375,0
)
declText (MLText
uid 14651,0
va (VaSet
isHidden 1
)
)
)
*139 (PortIoIn
uid 14694,0
shape (CompositeShape
uid 14695,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14696,0
sl 0
ro 270
xt "8750,73625,10250,74375"
)
(Line
uid 14697,0
sl 0
ro 270
xt "10250,74000,10750,74000"
pts [
"10250,74000"
"10750,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14698,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14699,0
va (VaSet
)
xt "2600,73600,8000,74800"
st "ProcAddr"
ju 2
blo "8000,74500"
tm "WireNameMgr"
)
)
)
*140 (PortIoIn
uid 14700,0
shape (CompositeShape
uid 14701,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14702,0
sl 0
ro 270
xt "8750,74625,10250,75375"
)
(Line
uid 14703,0
sl 0
ro 270
xt "10250,75000,10750,75000"
pts [
"10250,75000"
"10750,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14704,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14705,0
va (VaSet
)
xt "800,74600,8000,75800"
st "ProcDatain"
ju 2
blo "8000,75500"
tm "WireNameMgr"
)
)
)
*141 (PortIoOut
uid 14706,0
shape (CompositeShape
uid 14707,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14708,0
sl 0
ro 90
xt "8750,75625,10250,76375"
)
(Line
uid 14709,0
sl 0
ro 90
xt "10250,76000,10750,76000"
pts [
"10750,76000"
"10250,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14710,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14711,0
va (VaSet
)
xt "200,75600,8000,76800"
st "ProcDataout"
ju 2
blo "8000,76500"
tm "WireNameMgr"
)
)
)
*142 (PortIoIn
uid 14712,0
shape (CompositeShape
uid 14713,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14714,0
sl 0
ro 270
xt "8750,76625,10250,77375"
)
(Line
uid 14715,0
sl 0
ro 270
xt "10250,77000,10750,77000"
pts [
"10250,77000"
"10750,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14716,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14717,0
va (VaSet
)
xt "3800,76600,8000,77800"
st "ProcCs"
ju 2
blo "8000,77500"
tm "WireNameMgr"
)
)
)
*143 (PortIoIn
uid 14718,0
shape (CompositeShape
uid 14719,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14720,0
sl 0
ro 270
xt "8750,77625,10250,78375"
)
(Line
uid 14721,0
sl 0
ro 270
xt "10250,78000,10750,78000"
pts [
"10250,78000"
"10750,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14722,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14723,0
va (VaSet
)
xt "3200,77600,8000,78800"
st "ProcRNW"
ju 2
blo "8000,78500"
tm "WireNameMgr"
)
)
)
*144 (PortIoOut
uid 14724,0
shape (CompositeShape
uid 14725,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14726,0
sl 0
ro 90
xt "8750,78625,10250,79375"
)
(Line
uid 14727,0
sl 0
ro 90
xt "10250,79000,10750,79000"
pts [
"10750,79000"
"10250,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14728,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14729,0
va (VaSet
)
xt "2000,78600,8000,79800"
st "ProcWrAck"
ju 2
blo "8000,79500"
tm "WireNameMgr"
)
)
)
*145 (PortIoOut
uid 14730,0
shape (CompositeShape
uid 14731,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14732,0
sl 0
ro 90
xt "8750,79625,10250,80375"
)
(Line
uid 14733,0
sl 0
ro 90
xt "10250,80000,10750,80000"
pts [
"10750,80000"
"10250,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14734,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14735,0
va (VaSet
)
xt "2000,79600,8000,80800"
st "ProcRdAck"
ju 2
blo "8000,80500"
tm "WireNameMgr"
)
)
)
*146 (Net
uid 14796,0
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 385,0
)
declText (MLText
uid 14797,0
va (VaSet
isHidden 1
)
)
)
*147 (Net
uid 14802,0
lang 2
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 388,0
)
declText (MLText
uid 14803,0
va (VaSet
isHidden 1
)
)
)
*148 (Net
uid 14804,0
lang 2
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 389,0
)
declText (MLText
uid 14805,0
va (VaSet
isHidden 1
)
)
)
*149 (Net
uid 15272,0
lang 2
decl (Decl
n "decryp_enable"
t "std_logic"
o 21
suid 390,0
)
declText (MLText
uid 15273,0
va (VaSet
isHidden 1
)
)
)
*150 (PortIoOut
uid 15280,0
shape (CompositeShape
uid 15281,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15282,0
sl 0
ro 270
xt "112500,18625,114000,19375"
)
(Line
uid 15283,0
sl 0
ro 270
xt "112000,19000,112500,19000"
pts [
"112000,19000"
"112500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15284,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15285,0
va (VaSet
)
xt "115000,18600,124000,19800"
st "decryp_enable"
blo "115000,19500"
tm "WireNameMgr"
)
)
)
*151 (Net
uid 15290,0
lang 2
decl (Decl
n "encryp_fl_bypass"
t "std_logic"
o 52
suid 391,0
)
declText (MLText
uid 15291,0
va (VaSet
isHidden 1
)
)
)
*152 (Net
uid 15292,0
lang 2
decl (Decl
n "encryp_rl_enable"
t "std_logic"
o 55
suid 392,0
)
declText (MLText
uid 15293,0
va (VaSet
isHidden 1
)
)
)
*153 (Net
uid 15304,0
lang 11
decl (Decl
n "m_tx_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 35
suid 393,0
)
declText (MLText
uid 15305,0
va (VaSet
isHidden 1
)
)
)
*154 (Net
uid 15306,0
lang 11
decl (Decl
n "m_tx_tvalid"
t "std_logic"
o 36
suid 394,0
)
declText (MLText
uid 15307,0
va (VaSet
isHidden 1
)
)
)
*155 (Net
uid 15308,0
lang 11
decl (Decl
n "m_tx_tready"
t "std_logic"
o 8
suid 395,0
)
declText (MLText
uid 15309,0
va (VaSet
isHidden 1
)
)
)
*156 (Net
uid 15310,0
lang 11
decl (Decl
n "m_rx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 32
suid 396,0
)
declText (MLText
uid 15311,0
va (VaSet
isHidden 1
)
)
)
*157 (Net
uid 15312,0
lang 11
decl (Decl
n "m_rx_tlast"
t "std_logic"
o 33
suid 397,0
)
declText (MLText
uid 15313,0
va (VaSet
isHidden 1
)
)
)
*158 (Net
uid 15314,0
lang 11
decl (Decl
n "m_rx_tvalid"
t "std_logic"
o 34
suid 398,0
)
declText (MLText
uid 15315,0
va (VaSet
isHidden 1
)
)
)
*159 (Net
uid 15316,0
lang 11
decl (Decl
n "m_rx_tready"
t "std_logic"
o 7
suid 399,0
)
declText (MLText
uid 15317,0
va (VaSet
isHidden 1
)
)
)
*160 (Net
uid 15318,0
lang 2
decl (Decl
n "m_rx_rl_tdata"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--! Word read from memory"
o 70
suid 400,0
)
declText (MLText
uid 15319,0
va (VaSet
isHidden 1
)
)
)
*161 (Net
uid 15320,0
lang 2
decl (Decl
n "m_rx_rl_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 73
suid 401,0
)
declText (MLText
uid 15321,0
va (VaSet
isHidden 1
)
)
)
*162 (Net
uid 15322,0
lang 2
decl (Decl
n "m_rx_rl_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 402,0
)
declText (MLText
uid 15323,0
va (VaSet
isHidden 1
)
)
)
*163 (Net
uid 15324,0
lang 2
decl (Decl
n "m_rx_rl_tready"
t "std_logic"
o 72
suid 403,0
)
declText (MLText
uid 15325,0
va (VaSet
isHidden 1
)
)
)
*164 (Net
uid 15326,0
decl (Decl
n "m_rx_fl_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 66
suid 404,0
)
declText (MLText
uid 15327,0
va (VaSet
isHidden 1
)
)
)
*165 (Net
uid 15328,0
lang 2
decl (Decl
n "m_rx_fl_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 405,0
)
declText (MLText
uid 15329,0
va (VaSet
isHidden 1
)
)
)
*166 (Net
uid 15330,0
lang 11
decl (Decl
n "m_rx_fl_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 69
suid 406,0
)
declText (MLText
uid 15331,0
va (VaSet
isHidden 1
)
)
)
*167 (Net
uid 15332,0
lang 2
decl (Decl
n "m_rx_fl_tready"
t "std_logic"
o 68
suid 407,0
)
declText (MLText
uid 15333,0
va (VaSet
isHidden 1
)
)
)
*168 (Net
uid 15334,0
lang 2
decl (Decl
n "s_rx_rl_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 95
suid 408,0
)
declText (MLText
uid 15335,0
va (VaSet
isHidden 1
)
)
)
*169 (Net
uid 15336,0
lang 2
decl (Decl
n "s_rx_rl_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 97
suid 409,0
)
declText (MLText
uid 15337,0
va (VaSet
isHidden 1
)
)
)
*170 (Net
uid 15338,0
lang 2
decl (Decl
n "s_rx_rl_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 96
suid 410,0
)
declText (MLText
uid 15339,0
va (VaSet
isHidden 1
)
)
)
*171 (Net
uid 15340,0
lang 2
decl (Decl
n "decryp_rl_bypass"
t "std_logic"
o 50
suid 411,0
)
declText (MLText
uid 15341,0
va (VaSet
isHidden 1
)
)
)
*172 (Net
uid 15342,0
lang 2
decl (Decl
n "s_rx_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 11
suid 412,0
)
declText (MLText
uid 15343,0
va (VaSet
isHidden 1
)
)
)
*173 (Net
uid 15344,0
lang 2
decl (Decl
n "s_rx_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 12
suid 413,0
)
declText (MLText
uid 15345,0
va (VaSet
isHidden 1
)
)
)
*174 (Net
uid 15346,0
lang 2
decl (Decl
n "s_rx_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 38
suid 414,0
)
declText (MLText
uid 15347,0
va (VaSet
isHidden 1
)
)
)
*175 (Net
uid 15348,0
lang 2
decl (Decl
n "s_rx_fl_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 92
suid 415,0
)
declText (MLText
uid 15349,0
va (VaSet
isHidden 1
)
)
)
*176 (Net
uid 15352,0
lang 11
decl (Decl
n "s_rx_fl_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 93
suid 417,0
)
declText (MLText
uid 15353,0
va (VaSet
isHidden 1
)
)
)
*177 (Net
uid 15354,0
lang 2
decl (Decl
n "decryp_fl_bypass"
t "std_logic"
o 48
suid 418,0
)
declText (MLText
uid 15355,0
va (VaSet
isHidden 1
)
)
)
&28
&12
&22
&14
&18
&16
&46
&44
&42
&40
&30
&32
&34
&36
&48
&38
&50
&52
*178 (Net
uid 16157,0
lang 11
decl (Decl
n "s_rx_fl_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 94
suid 441,0
)
declText (MLText
uid 16158,0
va (VaSet
isHidden 1
)
)
)
*179 (Net
uid 16171,0
lang 2
decl (Decl
n "encryp_fl_enable"
t "std_logic"
o 53
suid 443,0
)
declText (MLText
uid 16172,0
va (VaSet
isHidden 1
)
)
)
*180 (Net
uid 16181,0
lang 2
decl (Decl
n "encryp_rl_bypass"
t "std_logic"
o 54
suid 444,0
)
declText (MLText
uid 16182,0
va (VaSet
isHidden 1
)
)
)
*181 (Net
uid 16191,0
lang 2
decl (Decl
n "decryp_rl_enable"
t "std_logic"
o 51
suid 445,0
)
declText (MLText
uid 16192,0
va (VaSet
isHidden 1
)
)
)
*182 (Net
uid 16201,0
lang 2
decl (Decl
n "decryp_fl_enable"
t "std_logic"
o 49
suid 446,0
)
declText (MLText
uid 16202,0
va (VaSet
isHidden 1
)
)
)
*183 (Property
uid 18409,0
pclass "HDS"
pname "SynchronizedView"
pvalue "rtl.ibd"
ptn "String"
)
*184 (PortIoOut
uid 19307,0
shape (CompositeShape
uid 19308,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19309,0
sl 0
ro 270
xt "112500,-41375,114000,-40625"
)
(Line
uid 19310,0
sl 0
ro 270
xt "112000,-41000,112500,-41000"
pts [
"112000,-41000"
"112500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19311,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19312,0
va (VaSet
)
xt "115000,-41600,124000,-40400"
st "enable_fsi_tx"
blo "115000,-40700"
tm "WireNameMgr"
)
)
)
*185 (PortIoOut
uid 19321,0
shape (CompositeShape
uid 19322,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19323,0
sl 0
ro 270
xt "112500,22625,114000,23375"
)
(Line
uid 19324,0
sl 0
ro 270
xt "112000,23000,112500,23000"
pts [
"112000,23000"
"112500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19325,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19326,0
va (VaSet
)
xt "115000,22400,124000,23600"
st "enable_fsi_rx"
blo "115000,23300"
tm "WireNameMgr"
)
)
)
*186 (Net
uid 19335,0
lang 2
decl (Decl
n "enable_fsi_rx"
t "std_logic"
o 22
suid 451,0
)
declText (MLText
uid 19336,0
va (VaSet
isHidden 1
)
)
)
*187 (Net
uid 19337,0
lang 2
decl (Decl
n "enable_fsi_tx"
t "std_logic"
o 23
suid 452,0
)
declText (MLText
uid 19338,0
va (VaSet
isHidden 1
)
)
)
*188 (SaComponent
uid 20487,0
optionalChildren [
*189 (CptPort
uid 20401,0
optionalChildren [
*190 (FFT
pts [
"72750,-29000"
"72000,-28625"
"72000,-29375"
]
uid 20405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,-29375,72750,-28625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 20402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-29375,72000,-28625"
)
tg (CPTG
uid 20403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20404,0
va (VaSet
)
xt "73000,-29400,75400,-28200"
st "clk"
blo "73000,-28500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 37,0
)
)
)
*191 (CptPort
uid 20406,0
optionalChildren [
*192 (Circle
uid 20410,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71092,-28454,72000,-27546"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 20407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70342,-28375,71092,-27625"
)
tg (CPTG
uid 20408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20409,0
va (VaSet
)
xt "73000,-28400,76600,-27200"
st "rst_n"
blo "73000,-27500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 10
suid 38,0
)
)
)
*193 (CptPort
uid 20411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-41375,72000,-40625"
)
tg (CPTG
uid 20413,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20414,0
va (VaSet
)
xt "73000,-41200,82600,-40000"
st "fl_profile_cfg"
blo "73000,-40300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fl_profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 8
suid 99,0
)
)
)
*194 (CptPort
uid 20415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-48375,95750,-47625"
)
tg (CPTG
uid 20417,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20418,0
va (VaSet
)
xt "89200,-48200,94000,-47000"
st "m_tdata"
ju 2
blo "94000,-47300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 18
suid 114,0
)
)
)
*195 (CptPort
uid 20419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-49375,95750,-48625"
)
tg (CPTG
uid 20421,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20422,0
va (VaSet
)
xt "88600,-49200,94000,-48000"
st "m_tvalid"
ju 2
blo "94000,-48300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tvalid"
t "std_logic"
o 19
suid 115,0
)
)
)
*196 (CptPort
uid 20423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20424,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-47375,95750,-46625"
)
tg (CPTG
uid 20425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20426,0
va (VaSet
)
xt "88600,-47200,94000,-46000"
st "m_tready"
ju 2
blo "94000,-46300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "m_tready"
t "std_logic"
o 9
suid 116,0
)
)
)
*197 (CptPort
uid 20427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20428,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-32375,95750,-31625"
)
tg (CPTG
uid 20429,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20430,0
va (VaSet
)
xt "85600,-32200,94000,-31000"
st "fl_pmec_sync"
ju 2
blo "94000,-31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_pmec_sync"
t "std_logic"
o 7
suid 118,0
)
)
)
*198 (CptPort
uid 20431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-37375,72000,-36625"
)
tg (CPTG
uid 20433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20434,0
va (VaSet
)
xt "73000,-37400,79000,-36200"
st "fl_ch_sel"
blo "73000,-36500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_ch_sel"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 120,0
)
)
)
*199 (CptPort
uid 20435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-36375,72000,-35625"
)
tg (CPTG
uid 20437,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20438,0
va (VaSet
)
xt "73000,-36400,80800,-35200"
st "fl_ch_clear"
blo "73000,-35500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_ch_clear"
t "std_logic"
o 2
suid 121,0
)
)
)
*200 (CptPort
uid 20439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-35375,72000,-34625"
)
tg (CPTG
uid 20441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20442,0
va (VaSet
)
xt "73000,-35400,78400,-34200"
st "fl_ch_wr"
blo "73000,-34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fl_ch_wr"
t "std_logic"
o 6
suid 122,0
)
)
)
*201 (CptPort
uid 20443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-34375,72000,-33625"
)
tg (CPTG
uid 20445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20446,0
va (VaSet
)
xt "73000,-34400,78400,-33200"
st "fl_ch_rd"
blo "73000,-33500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_ch_rd"
t "std_logic"
o 3
suid 123,0
)
)
)
*202 (CptPort
uid 20447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20448,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-32375,72000,-31625"
)
tg (CPTG
uid 20449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20450,0
va (VaSet
)
xt "73000,-32600,80800,-31400"
st "fl_ch_rdata"
blo "73000,-31700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fl_ch_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 124,0
)
)
)
*203 (CptPort
uid 20451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-33375,72000,-32625"
)
tg (CPTG
uid 20453,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20454,0
va (VaSet
)
xt "73000,-33400,80800,-32200"
st "fl_ch_wdata"
blo "73000,-32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fl_ch_wdata"
t "std_logic_vector"
b "(8 downto 0)"
o 5
suid 125,0
)
)
)
*204 (CptPort
uid 20455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20456,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-43375,72000,-42625"
)
tg (CPTG
uid 20457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20458,0
va (VaSet
)
xt "73000,-43400,77800,-42200"
st "sel_eth"
blo "73000,-42500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sel_eth"
t "std_logic"
o 21
suid 128,0
)
)
)
*205 (CptPort
uid 20459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-49375,72000,-48625"
)
tg (CPTG
uid 20461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20462,0
va (VaSet
)
xt "73000,-49400,77800,-48200"
st "s_tdata"
blo "73000,-48500"
)
)
thePort (LogicalPort
decl (Decl
n "s_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 11
suid 129,0
)
)
)
*206 (CptPort
uid 20463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-47375,72000,-46625"
)
tg (CPTG
uid 20465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20466,0
va (VaSet
)
xt "73000,-47400,78400,-46200"
st "s_tvalid"
blo "73000,-46500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 13
suid 130,0
)
)
)
*207 (CptPort
uid 20467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20468,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-48375,72000,-47625"
)
tg (CPTG
uid 20469,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20470,0
va (VaSet
)
xt "73000,-48400,77800,-47200"
st "s_tlast"
blo "73000,-47500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 131,0
)
)
)
*208 (CptPort
uid 20471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20472,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-46375,72000,-45625"
)
tg (CPTG
uid 20473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20474,0
va (VaSet
)
xt "73000,-46400,78400,-45200"
st "s_tready"
blo "73000,-45500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s_tready"
t "std_logic"
o 20
suid 132,0
)
)
)
*209 (CptPort
uid 20475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-44375,95750,-43625"
)
tg (CPTG
uid 20477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20478,0
va (VaSet
)
xt "85000,-44600,94000,-43400"
st "encryp_bypass"
ju 2
blo "94000,-43700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_bypass"
t "std_logic"
o 15
suid 134,0
)
)
)
*210 (CptPort
uid 20479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-45375,95750,-44625"
)
tg (CPTG
uid 20481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20482,0
va (VaSet
)
xt "85000,-45600,94000,-44400"
st "encryp_enable"
ju 2
blo "94000,-44700"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "encryp_enable"
t "std_logic"
o 16
suid 135,0
)
)
)
*211 (CptPort
uid 20483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20484,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-44375,72000,-43625"
)
tg (CPTG
uid 20485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20486,0
va (VaSet
)
xt "73000,-44600,77200,-43400"
st "enable"
blo "73000,-43700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "enable"
t "std_logic"
o 14
suid 136,0
)
)
)
]
shape (Rectangle
uid 20488,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,-50000,95000,-27000"
)
oxt "13000,9000,36000,32000"
ttg (MlTextGroup
uid 20489,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 20490,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,-53100,78600,-52000"
st "fsi_gdt_fl"
blo "72600,-52300"
tm "BdLibraryNameMgr"
)
*213 (Text
uid 20491,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,-52000,78600,-50900"
st "fsi_gdt_fl"
blo "72600,-51200"
tm "CptNameMgr"
)
*214 (Text
uid 20492,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,-50900,76600,-49800"
st "i_fl_tx"
blo "72600,-50100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20493,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20494,0
text (MLText
uid 20495,0
va (VaSet
)
xt "72000,-26800,72000,-26800"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*215 (SaComponent
uid 20602,0
optionalChildren [
*216 (CptPort
uid 20496,0
optionalChildren [
*217 (FFT
pts [
"72750,6000"
"72000,6375"
"72000,5625"
]
uid 20500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,5625,72750,6375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 20497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,5625,72000,6375"
)
tg (CPTG
uid 20498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20499,0
va (VaSet
)
xt "73000,5600,75400,6800"
st "clk"
blo "73000,6500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 87,0
)
)
)
*218 (CptPort
uid 20501,0
optionalChildren [
*219 (Circle
uid 20505,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71092,6546,72000,7454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 20502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70342,6625,71092,7375"
)
tg (CPTG
uid 20503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20504,0
va (VaSet
)
xt "73000,6600,76600,7800"
st "rst_n"
blo "73000,7500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 14
suid 88,0
)
)
)
*220 (CptPort
uid 20506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-11375,72000,-10625"
)
tg (CPTG
uid 20508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20509,0
va (VaSet
)
xt "73000,-11400,82000,-10200"
st "trigger_range"
blo "73000,-10500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trigger_range"
t "STD_LOGIC"
o 18
suid 110,0
)
)
)
*221 (CptPort
uid 20510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20511,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,1625,95750,2375"
)
tg (CPTG
uid 20512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20513,0
va (VaSet
)
xt "81400,1600,94000,2800"
st "pn_code_gen_trck_st"
ju 2
blo "94000,2500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pn_code_gen_trck_st"
t "std_logic_vector"
b "(1 downto 0)"
o 4
suid 111,0
)
)
)
*222 (CptPort
uid 20514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20515,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,625,95750,1375"
)
tg (CPTG
uid 20516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20517,0
va (VaSet
)
xt "85600,600,94000,1800"
st "fl_pmec_sync"
ju 2
blo "94000,1500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_pmec_sync"
t "std_logic"
o 2
suid 112,0
)
)
)
*223 (CptPort
uid 20518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-22375,95750,-21625"
)
tg (CPTG
uid 20520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20521,0
va (VaSet
)
xt "89200,-22400,94000,-21200"
st "m_tdata"
ju 2
blo "94000,-21500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 22
suid 137,0
)
)
)
*224 (CptPort
uid 20522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-21375,95750,-20625"
)
tg (CPTG
uid 20524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20525,0
va (VaSet
)
xt "88600,-21400,94000,-20200"
st "m_tvalid"
ju 2
blo "94000,-20500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tvalid"
t "std_logic"
o 23
suid 138,0
)
)
)
*225 (CptPort
uid 20526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20527,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-20375,95750,-19625"
)
tg (CPTG
uid 20528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20529,0
va (VaSet
)
xt "88600,-20400,94000,-19200"
st "m_tready"
ju 2
blo "94000,-19500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "m_tready"
t "std_logic"
o 3
suid 139,0
)
)
)
*226 (CptPort
uid 20530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-6375,72000,-5625"
)
tg (CPTG
uid 20532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20533,0
va (VaSet
)
xt "73000,-6400,80800,-5200"
st "rl_ch_clear"
blo "73000,-5500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_ch_clear"
t "std_logic"
o 5
suid 144,0
)
)
)
*227 (CptPort
uid 20534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-5375,72000,-4625"
)
tg (CPTG
uid 20536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20537,0
va (VaSet
)
xt "73000,-5400,78400,-4200"
st "rl_ch_wr"
blo "73000,-4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rl_ch_wr"
t "std_logic"
o 8
suid 145,0
)
)
)
*228 (CptPort
uid 20538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-3375,72000,-2625"
)
tg (CPTG
uid 20540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20541,0
va (VaSet
)
xt "73000,-3400,80800,-2200"
st "rl_ch_wdata"
blo "73000,-2500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_ch_wdata"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 7
suid 146,0
)
)
)
*229 (CptPort
uid 20542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,1625,72000,2375"
)
tg (CPTG
uid 20544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20545,0
va (VaSet
)
xt "73000,1600,79000,2800"
st "rl_nav_wr"
blo "73000,2500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_nav_wr"
t "std_logic"
o 12
suid 148,0
)
)
)
*230 (CptPort
uid 20546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,2625,72000,3375"
)
tg (CPTG
uid 20548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20549,0
va (VaSet
)
xt "73000,2600,81400,3800"
st "rl_nav_wdata"
blo "73000,3500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_nav_wdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 149,0
)
)
)
*231 (CptPort
uid 20550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-4375,72000,-3625"
)
tg (CPTG
uid 20552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20553,0
va (VaSet
)
xt "73000,-4400,78400,-3200"
st "rl_ch_rd"
blo "73000,-3500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_ch_rd"
t "std_logic"
o 6
suid 150,0
)
)
)
*232 (CptPort
uid 20554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-2375,72000,-1625"
)
tg (CPTG
uid 20556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20557,0
va (VaSet
)
xt "73000,-2400,80800,-1200"
st "rl_ch_rdata"
blo "73000,-1500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rl_ch_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 151,0
)
)
)
*233 (CptPort
uid 20558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-375,72000,375"
)
tg (CPTG
uid 20560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20561,0
va (VaSet
)
xt "73000,-400,81400,800"
st "rl_nav_start"
blo "73000,500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_nav_start"
t "std_logic"
o 9
suid 152,0
)
)
)
*234 (CptPort
uid 20562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,625,72000,1375"
)
tg (CPTG
uid 20564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20565,0
va (VaSet
)
xt "73000,600,80800,1800"
st "rl_nav_stop"
blo "73000,1500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_nav_stop"
t "std_logic"
o 10
suid 153,0
)
)
)
*235 (CptPort
uid 20566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-9375,72000,-8625"
)
tg (CPTG
uid 20568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20569,0
va (VaSet
)
xt "73000,-9600,82600,-8400"
st "rl_profile_cfg"
blo "73000,-8700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
suid 154,0
)
)
)
*236 (CptPort
uid 20570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-22375,72000,-21625"
)
tg (CPTG
uid 20572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20573,0
va (VaSet
)
xt "73000,-22400,77800,-21200"
st "s_tdata"
blo "73000,-21500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 15
suid 156,0
)
)
)
*237 (CptPort
uid 20574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-21375,72000,-20625"
)
tg (CPTG
uid 20576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20577,0
va (VaSet
)
xt "73000,-21400,78400,-20200"
st "s_tvalid"
blo "73000,-20500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 17
suid 157,0
)
)
)
*238 (CptPort
uid 20578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-20375,72000,-19625"
)
tg (CPTG
uid 20580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20581,0
va (VaSet
)
xt "73000,-20400,77800,-19200"
st "s_tlast"
blo "73000,-19500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 158,0
)
)
)
*239 (CptPort
uid 20582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20583,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-19375,72000,-18625"
)
tg (CPTG
uid 20584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20585,0
va (VaSet
)
xt "73000,-19400,78400,-18200"
st "s_tready"
blo "73000,-18500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s_tready"
t "std_logic"
o 25
suid 159,0
)
)
)
*240 (CptPort
uid 20586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20587,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-16375,72000,-15625"
)
tg (CPTG
uid 20588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20589,0
va (VaSet
)
xt "73000,-16400,77800,-15200"
st "sel_eth"
blo "73000,-15500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sel_eth"
t "std_logic"
o 26
suid 160,0
)
)
)
*241 (CptPort
uid 20590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-17375,95750,-16625"
)
tg (CPTG
uid 20592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20593,0
va (VaSet
)
xt "85000,-17600,94000,-16400"
st "encryp_bypass"
ju 2
blo "94000,-16700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_bypass"
t "std_logic"
o 20
suid 165,0
)
)
)
*242 (CptPort
uid 20594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-18375,95750,-17625"
)
tg (CPTG
uid 20596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20597,0
va (VaSet
)
xt "85000,-18600,94000,-17400"
st "encryp_enable"
ju 2
blo "94000,-17700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_enable"
t "std_logic"
o 21
suid 166,0
)
)
)
*243 (CptPort
uid 20598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20599,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,-17375,72000,-16625"
)
tg (CPTG
uid 20600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20601,0
va (VaSet
)
xt "73000,-17600,77200,-16400"
st "enable"
blo "73000,-16700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "enable"
t "std_logic"
o 19
suid 167,0
)
)
)
]
shape (Rectangle
uid 20603,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,-23000,95000,8000"
)
oxt "-6000,4000,17000,35000"
ttg (MlTextGroup
uid 20604,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*244 (Text
uid 20605,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,-26100,78600,-25000"
st "fsi_adt_rl"
blo "72600,-25300"
tm "BdLibraryNameMgr"
)
*245 (Text
uid 20606,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,-25000,78600,-23900"
st "fsi_adt_rl"
blo "72600,-24200"
tm "CptNameMgr"
)
*246 (Text
uid 20607,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,-23900,76600,-22800"
st "i_rl_tx"
blo "72600,-23100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20608,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20609,0
text (MLText
uid 20610,0
va (VaSet
)
xt "79000,10200,79000,10200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*247 (Net
uid 20846,0
lang 2
decl (Decl
n "sel_adt_gdt"
t "std_logic"
o 16
suid 456,0
)
declText (MLText
uid 20847,0
va (VaSet
isHidden 1
)
)
)
*248 (SaComponent
uid 21071,0
optionalChildren [
*249 (CptPort
uid 21001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21002,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,50625,72000,51375"
)
tg (CPTG
uid 21003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21004,0
va (VaSet
)
xt "73000,50800,82000,52000"
st "trigger_range"
blo "73000,51700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_range"
t "std_logic"
o 17
suid 32,0
)
)
)
*250 (CptPort
uid 21005,0
optionalChildren [
*251 (FFT
pts [
"72750,62000"
"72000,62375"
"72000,61625"
]
uid 21009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,61625,72750,62375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,61625,72000,62375"
)
tg (CPTG
uid 21007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21008,0
va (VaSet
)
xt "73000,61400,75400,62600"
st "clk"
blo "73000,62300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 61,0
)
)
)
*252 (CptPort
uid 21010,0
optionalChildren [
*253 (Circle
uid 21014,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71092,62546,72000,63454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70342,62625,71092,63375"
)
tg (CPTG
uid 21012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21013,0
va (VaSet
)
xt "73000,62400,76600,63600"
st "rst_n"
blo "73000,63300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 5
suid 62,0
)
)
)
*254 (CptPort
uid 21015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21016,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,41625,95750,42375"
)
tg (CPTG
uid 21017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21018,0
va (VaSet
)
xt "89200,41400,94000,42600"
st "s_tdata"
ju 2
blo "94000,42300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 6
suid 89,0
)
)
)
*255 (CptPort
uid 21019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21020,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,42625,95750,43375"
)
tg (CPTG
uid 21021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21022,0
va (VaSet
)
xt "88600,42400,94000,43600"
st "s_tvalid"
ju 2
blo "94000,43300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 7
suid 90,0
)
)
)
*256 (CptPort
uid 21023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,43625,95750,44375"
)
tg (CPTG
uid 21025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21026,0
va (VaSet
)
xt "88600,43400,94000,44600"
st "s_tready"
ju 2
blo "94000,44300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "s_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 15
suid 91,0
)
)
)
*257 (CptPort
uid 21027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,55625,72000,56375"
)
tg (CPTG
uid 21029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21030,0
va (VaSet
)
xt "73000,55400,83200,56600"
st "fl_status_clear"
blo "73000,56300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_status_clear"
t "std_logic"
o 3
suid 94,0
)
)
)
*258 (CptPort
uid 21031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21032,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,54625,72000,55375"
)
tg (CPTG
uid 21033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21034,0
va (VaSet
)
xt "73000,54400,79000,55600"
st "fl_status"
blo "73000,55300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fl_status"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
suid 95,0
)
)
)
*259 (CptPort
uid 21035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,52625,72000,53375"
)
tg (CPTG
uid 21037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21038,0
va (VaSet
)
xt "73000,52400,82600,53600"
st "fl_profile_cfg"
blo "73000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_profile_cfg"
t "std_logic_vector"
b "(5 downto 0)"
o 2
suid 96,0
)
)
)
*260 (CptPort
uid 21039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21040,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,47625,72000,48375"
)
tg (CPTG
uid 21041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21042,0
va (VaSet
)
xt "73000,47600,77800,48800"
st "sel_eth"
blo "73000,48500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sel_eth"
t "std_logic"
o 16
suid 97,0
)
)
)
*261 (CptPort
uid 21043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21044,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,41625,72000,42375"
)
tg (CPTG
uid 21045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21046,0
va (VaSet
)
xt "73000,41600,77800,42800"
st "m_tdata"
blo "73000,42500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 99,0
)
)
)
*262 (CptPort
uid 21047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21048,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,43625,72000,44375"
)
tg (CPTG
uid 21049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21050,0
va (VaSet
)
xt "73000,43600,78400,44800"
st "m_tvalid"
blo "73000,44500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tvalid"
t "std_logic"
o 14
suid 100,0
)
)
)
*263 (CptPort
uid 21051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21052,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,42625,72000,43375"
)
tg (CPTG
uid 21053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21054,0
va (VaSet
)
xt "73000,42600,77800,43800"
st "m_tlast"
blo "73000,43500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tlast"
t "std_logic"
o 13
suid 101,0
)
)
)
*264 (CptPort
uid 21055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,44625,72000,45375"
)
tg (CPTG
uid 21057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21058,0
va (VaSet
)
xt "73000,44600,78400,45800"
st "m_tready"
blo "73000,45500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "m_tready"
t "std_logic"
o 4
suid 102,0
)
)
)
*265 (CptPort
uid 21059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,46625,95750,47375"
)
tg (CPTG
uid 21061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21062,0
va (VaSet
)
xt "85000,46400,94000,47600"
st "decryp_bypass"
ju 2
blo "94000,47300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "decryp_bypass"
t "std_logic"
o 8
suid 104,0
)
)
)
*266 (CptPort
uid 21063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,45625,95750,46375"
)
tg (CPTG
uid 21065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21066,0
va (VaSet
)
xt "85000,45400,94000,46600"
st "decryp_enable"
ju 2
blo "94000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "decryp_enable"
t "std_logic"
o 9
suid 106,0
)
)
)
*267 (CptPort
uid 21067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21068,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,46625,72000,47375"
)
tg (CPTG
uid 21069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21070,0
va (VaSet
)
xt "73000,46400,77200,47600"
st "enable"
blo "73000,47300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "enable"
t "std_logic"
o 10
suid 107,0
)
)
)
]
shape (Rectangle
uid 21072,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,41000,95000,64000"
)
oxt "5000,-14000,28000,9000"
ttg (MlTextGroup
uid 21073,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*268 (Text
uid 21074,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,37900,78600,39000"
st "fsi_adt_fl"
blo "72600,38700"
tm "BdLibraryNameMgr"
)
*269 (Text
uid 21075,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,39000,78600,40100"
st "fsi_adt_fl"
blo "72600,39800"
tm "CptNameMgr"
)
*270 (Text
uid 21076,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,40100,76600,41200"
st "i_fl_rx"
blo "72600,40900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21077,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21078,0
text (MLText
uid 21079,0
va (VaSet
)
xt "72000,61200,72000,61200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*271 (SaComponent
uid 21170,0
optionalChildren [
*272 (CptPort
uid 21080,0
optionalChildren [
*273 (FFT
pts [
"72750,34000"
"72000,34375"
"72000,33625"
]
uid 21084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,33625,72750,34375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21081,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,33625,72000,34375"
)
tg (CPTG
uid 21082,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21083,0
va (VaSet
)
xt "73000,33400,75400,34600"
st "clk"
blo "73000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 45,0
)
)
)
*274 (CptPort
uid 21085,0
optionalChildren [
*275 (Circle
uid 21089,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71092,34546,72000,35454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70342,34625,71092,35375"
)
tg (CPTG
uid 21087,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21088,0
va (VaSet
)
xt "73000,34400,76600,35600"
st "rst_n"
blo "73000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 8
suid 46,0
)
)
)
*276 (CptPort
uid 21090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,31625,95750,32375"
)
tg (CPTG
uid 21092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21093,0
va (VaSet
)
xt "85600,31800,94000,33000"
st "fl_pmec_sync"
ju 2
blo "94000,32700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fl_pmec_sync"
t "std_logic"
o 14
suid 47,0
)
)
)
*277 (CptPort
uid 21094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,22625,72000,23375"
)
tg (CPTG
uid 21096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21097,0
va (VaSet
)
xt "73000,22600,82600,23800"
st "rl_profile_cfg"
blo "73000,23500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rl_profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 6
suid 69,0
)
)
)
*278 (CptPort
uid 21098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,31625,72000,32375"
)
tg (CPTG
uid 21100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21101,0
va (VaSet
)
xt "73000,31600,83200,32800"
st "rl_status_clear"
blo "73000,32500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_status_clear"
t "std_logic"
o 7
suid 71,0
)
)
)
*279 (CptPort
uid 21102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21103,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,30625,72000,31375"
)
tg (CPTG
uid 21104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21105,0
va (VaSet
)
xt "73000,30600,79000,31800"
st "rl_status"
blo "73000,31500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rl_status"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 20
suid 72,0
)
)
)
*280 (CptPort
uid 21106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21107,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,14625,95750,15375"
)
tg (CPTG
uid 21108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21109,0
va (VaSet
)
xt "89200,14600,94000,15800"
st "s_tdata"
ju 2
blo "94000,15500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 9
suid 81,0
)
)
)
*281 (CptPort
uid 21110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21111,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,15625,95750,16375"
)
tg (CPTG
uid 21112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21113,0
va (VaSet
)
xt "88600,15600,94000,16800"
st "s_tvalid"
ju 2
blo "94000,16500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 10
suid 82,0
)
)
)
*282 (CptPort
uid 21114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,16625,95750,17375"
)
tg (CPTG
uid 21116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21117,0
va (VaSet
)
xt "88600,16600,94000,17800"
st "s_tready"
ju 2
blo "94000,17500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 21
suid 83,0
)
)
)
*283 (CptPort
uid 21118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21119,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,27625,72000,28375"
)
tg (CPTG
uid 21120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21121,0
va (VaSet
)
xt "73000,27600,80800,28800"
st "rl_nav_data"
blo "73000,28500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rl_nav_data"
t "std_logic_vector"
b "(15 downto 0)"
o 18
suid 87,0
)
)
)
*284 (CptPort
uid 21122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,26625,72000,27375"
)
tg (CPTG
uid 21124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21125,0
va (VaSet
)
xt "73000,26600,79000,27800"
st "rl_nav_rd"
blo "73000,27500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rl_nav_rd"
t "std_logic"
o 3
suid 91,0
)
)
)
*285 (CptPort
uid 21126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,24625,72000,25375"
)
tg (CPTG
uid 21128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21129,0
va (VaSet
)
xt "73000,24600,81400,25800"
st "rl_nav_start"
blo "73000,25500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_nav_start"
t "std_logic"
o 4
suid 92,0
)
)
)
*286 (CptPort
uid 21130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,25625,72000,26375"
)
tg (CPTG
uid 21132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21133,0
va (VaSet
)
xt "73000,25600,80800,26800"
st "rl_nav_stop"
blo "73000,26500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_nav_stop"
t "std_logic"
o 5
suid 93,0
)
)
)
*287 (CptPort
uid 21134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21135,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,28625,72000,29375"
)
tg (CPTG
uid 21136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21137,0
va (VaSet
)
xt "73000,28600,80200,29800"
st "rl_nav_eop"
blo "73000,29500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rl_nav_eop"
t "std_logic"
o 19
suid 94,0
)
)
)
*288 (CptPort
uid 21138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21139,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,20625,72000,21375"
)
tg (CPTG
uid 21140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21141,0
va (VaSet
)
xt "73000,20600,77800,21800"
st "sel_eth"
blo "73000,21500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sel_eth"
t "std_logic"
o 22
suid 95,0
)
)
)
*289 (CptPort
uid 21142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,14625,72000,15375"
)
tg (CPTG
uid 21144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21145,0
va (VaSet
)
xt "73000,14600,77800,15800"
st "m_tdata"
blo "73000,15500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 15
suid 97,0
)
)
)
*290 (CptPort
uid 21146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21147,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,15625,72000,16375"
)
tg (CPTG
uid 21148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21149,0
va (VaSet
)
xt "73000,15600,77800,16800"
st "m_tlast"
blo "73000,16500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "m_tlast"
t "std_logic"
o 16
suid 98,0
)
)
)
*291 (CptPort
uid 21150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21151,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,16625,72000,17375"
)
tg (CPTG
uid 21152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21153,0
va (VaSet
)
xt "73000,16600,78400,17800"
st "m_tvalid"
blo "73000,17500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tvalid"
t "std_logic"
o 17
suid 99,0
)
)
)
*292 (CptPort
uid 21154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,17625,72000,18375"
)
tg (CPTG
uid 21156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21157,0
va (VaSet
)
xt "73000,17600,78400,18800"
st "m_tready"
blo "73000,18500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "m_tready"
t "std_logic"
o 2
suid 100,0
)
)
)
*293 (CptPort
uid 21158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,19625,95750,20375"
)
tg (CPTG
uid 21160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21161,0
va (VaSet
)
xt "85000,19400,94000,20600"
st "decryp_bypass"
ju 2
blo "94000,20300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "decryp_bypass"
t "std_logic"
o 11
suid 102,0
)
)
)
*294 (CptPort
uid 21162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,18625,95750,19375"
)
tg (CPTG
uid 21164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21165,0
va (VaSet
)
xt "85000,18400,94000,19600"
st "decryp_enable"
ju 2
blo "94000,19300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "decryp_enable"
t "std_logic"
o 12
suid 103,0
)
)
)
*295 (CptPort
uid 21166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21167,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,19625,72000,20375"
)
tg (CPTG
uid 21168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21169,0
va (VaSet
)
xt "73000,19400,77200,20600"
st "enable"
blo "73000,20300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "enable"
t "std_logic"
o 13
suid 104,0
)
)
)
]
shape (Rectangle
uid 21171,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,14000,95000,36000"
)
oxt "-1000,19000,22000,41000"
ttg (MlTextGroup
uid 21172,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*296 (Text
uid 21173,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,10900,78600,12000"
st "fsi_gdt_rl"
blo "72600,11700"
tm "BdLibraryNameMgr"
)
*297 (Text
uid 21174,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,12000,78600,13100"
st "fsi_gdt_rl"
blo "72600,12800"
tm "CptNameMgr"
)
*298 (Text
uid 21175,0
va (VaSet
font "Courier New,8,1"
)
xt "72600,13100,76600,14200"
st "i_rl_rx"
blo "72600,13900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21176,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21177,0
text (MLText
uid 21178,0
va (VaSet
)
xt "72000,36200,72000,36200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*299 (PortIoOut
uid 21179,0
shape (CompositeShape
uid 21180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21181,0
sl 0
ro 270
xt "111500,75625,113000,76375"
)
(Line
uid 21182,0
sl 0
ro 270
xt "111000,76000,111500,76000"
pts [
"111000,76000"
"111500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21183,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21184,0
va (VaSet
)
xt "114000,75400,121800,76600"
st "profile_cfg"
blo "114000,76300"
tm "WireNameMgr"
)
)
)
*300 (PortIoIn
uid 21200,0
shape (CompositeShape
uid 21201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21202,0
sl 0
ro 90
xt "111500,74625,113000,75375"
)
(Line
uid 21203,0
sl 0
ro 90
xt "111000,75000,111500,75000"
pts [
"111500,75000"
"111000,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21204,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21205,0
va (VaSet
)
xt "114000,74400,121800,75600"
st "sel_adt_gdt"
blo "114000,75300"
tm "WireNameMgr"
)
)
)
*301 (SaComponent
uid 24200,0
optionalChildren [
*302 (CptPort
uid 24078,0
optionalChildren [
*303 (FFT
pts [
"13750,104000"
"13000,104375"
"13000,103625"
]
uid 24082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,103625,13750,104375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,103625,13000,104375"
)
tg (CPTG
uid 24080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24081,0
va (VaSet
)
xt "14000,103200,16400,104400"
st "clk"
blo "14000,104100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 7
suid 1062,0
)
)
)
*304 (CptPort
uid 24083,0
optionalChildren [
*305 (Circle
uid 24087,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12092,104546,13000,105454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11342,104625,12092,105375"
)
tg (CPTG
uid 24085,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24086,0
va (VaSet
)
xt "14000,104200,17600,105400"
st "rst_n"
blo "14000,105100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 11
suid 1063,0
)
)
)
*306 (CptPort
uid 24088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24089,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,95625,35750,96375"
)
tg (CPTG
uid 24090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24091,0
va (VaSet
)
xt "28000,95200,34000,96400"
st "fl_status"
ju 2
blo "34000,96100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_status"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 8
suid 1148,0
)
)
)
*307 (CptPort
uid 24092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,96625,35750,97375"
)
tg (CPTG
uid 24094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24095,0
va (VaSet
)
xt "23800,96200,34000,97400"
st "fl_status_clear"
ju 2
blo "34000,97100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fl_status_clear"
t "std_logic"
o 23
suid 1149,0
)
)
)
*308 (CptPort
uid 24096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,75625,35750,76375"
)
tg (CPTG
uid 24098,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24099,0
va (VaSet
)
xt "26200,75200,34000,76400"
st "profile_cfg"
ju 2
blo "34000,76100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 29
suid 1158,0
)
)
)
*309 (CptPort
uid 24100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,102625,35750,103375"
)
tg (CPTG
uid 24102,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24103,0
va (VaSet
)
xt "26800,102200,34000,103400"
st "aes_newkey"
ju 2
blo "34000,103100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "aes_newkey"
t "std_logic"
o 17
suid 1161,0
)
)
)
*310 (CptPort
uid 24104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,73625,13000,74375"
)
tg (CPTG
uid 24106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24107,0
va (VaSet
)
xt "14000,73200,19400,74400"
st "ProcAddr"
blo "14000,74100"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 1162,0
)
)
)
*311 (CptPort
uid 24108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24109,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,78625,13000,79375"
)
tg (CPTG
uid 24110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24111,0
va (VaSet
)
xt "14000,78200,20000,79400"
st "ProcWrAck"
blo "14000,79100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
o 15
suid 1163,0
)
)
)
*312 (CptPort
uid 24112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,74625,13000,75375"
)
tg (CPTG
uid 24114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24115,0
va (VaSet
)
xt "14000,74200,21200,75400"
st "ProcDataIn"
blo "14000,75100"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 1164,0
)
)
)
*313 (CptPort
uid 24116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,76625,13000,77375"
)
tg (CPTG
uid 24118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24119,0
va (VaSet
)
xt "14000,76200,18200,77400"
st "ProcCs"
blo "14000,77100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
o 2
suid 1165,0
)
)
)
*314 (CptPort
uid 24120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,77625,13000,78375"
)
tg (CPTG
uid 24122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24123,0
va (VaSet
)
xt "14000,77200,18800,78400"
st "ProcRNW"
blo "14000,78100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
o 4
suid 1166,0
)
)
)
*315 (CptPort
uid 24124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,73625,35750,74375"
)
tg (CPTG
uid 24126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24127,0
va (VaSet
)
xt "29200,73200,34000,74400"
st "adt_gdt"
ju 2
blo "34000,74100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "adt_gdt"
t "std_logic_vector"
b "(1 downto 0)"
o 16
suid 1167,0
)
)
)
*316 (CptPort
uid 24128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,87625,35750,88375"
)
tg (CPTG
uid 24130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24131,0
va (VaSet
)
xt "28000,87200,34000,88400"
st "nav_start"
ju 2
blo "34000,88100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "nav_start"
t "std_logic"
o 25
suid 1168,0
)
)
)
*317 (CptPort
uid 24132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,88625,35750,89375"
)
tg (CPTG
uid 24134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24135,0
va (VaSet
)
xt "28600,88200,34000,89400"
st "nav_stop"
ju 2
blo "34000,89100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "nav_stop"
t "std_logic"
o 26
suid 1169,0
)
)
)
*318 (CptPort
uid 24136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,89625,35750,90375"
)
tg (CPTG
uid 24138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24139,0
va (VaSet
)
xt "29800,89200,34000,90400"
st "nav_wr"
ju 2
blo "34000,90100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "nav_wr"
t "std_logic"
o 28
suid 1170,0
)
)
)
*319 (CptPort
uid 24140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,90625,35750,91375"
)
tg (CPTG
uid 24142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24143,0
va (VaSet
)
xt "29800,90200,34000,91400"
st "nav_rd"
ju 2
blo "34000,91100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "nav_rd"
t "std_logic"
o 24
suid 1171,0
)
)
)
*320 (CptPort
uid 24144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,91625,35750,92375"
)
tg (CPTG
uid 24146,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24147,0
va (VaSet
)
xt "28000,91200,34000,92400"
st "nav_wdata"
ju 2
blo "34000,92100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "nav_wdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 1172,0
)
)
)
*321 (CptPort
uid 24148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,77625,35750,78375"
)
tg (CPTG
uid 24150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24151,0
va (VaSet
)
xt "29800,77200,34000,78400"
st "ch_sel"
ju 2
blo "34000,78100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ch_sel"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 1173,0
)
)
)
*322 (CptPort
uid 24152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,79625,35750,80375"
)
tg (CPTG
uid 24154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24155,0
va (VaSet
)
xt "30400,79200,34000,80400"
st "ch_wr"
ju 2
blo "34000,80100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ch_wr"
t "std_logic"
o 22
suid 1174,0
)
)
)
*323 (CptPort
uid 24156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,78625,35750,79375"
)
tg (CPTG
uid 24158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24159,0
va (VaSet
)
xt "28600,78200,34000,79400"
st "ch_clear"
ju 2
blo "34000,79100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ch_clear"
t "std_logic"
o 18
suid 1175,0
)
)
)
*324 (CptPort
uid 24160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,80625,35750,81375"
)
tg (CPTG
uid 24162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24163,0
va (VaSet
)
xt "30400,80200,34000,81400"
st "ch_rd"
ju 2
blo "34000,81100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ch_rd"
t "std_logic"
o 19
suid 1176,0
)
)
)
*325 (CptPort
uid 24164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,81625,35750,82375"
)
tg (CPTG
uid 24166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24167,0
va (VaSet
)
xt "28600,81200,34000,82400"
st "ch_wdata"
ju 2
blo "34000,82100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ch_wdata"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 21
suid 1177,0
)
)
)
*326 (CptPort
uid 24168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24169,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,92625,35750,93375"
)
tg (CPTG
uid 24170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24171,0
va (VaSet
)
xt "28000,92200,34000,93400"
st "nav_rdata"
ju 2
blo "34000,93100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "nav_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 1178,0
)
)
)
*327 (CptPort
uid 24172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24173,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,79625,13000,80375"
)
tg (CPTG
uid 24174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24175,0
va (VaSet
)
xt "14000,79200,20000,80400"
st "ProcRdAck"
blo "14000,80100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
o 14
suid 1180,0
)
)
)
*328 (CptPort
uid 24176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24177,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,75625,13000,76375"
)
tg (CPTG
uid 24178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24179,0
va (VaSet
)
xt "14000,75200,21800,76400"
st "ProcDataOut"
blo "14000,76100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 1181,0
)
)
)
*329 (CptPort
uid 24180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24181,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,97625,35750,98375"
)
tg (CPTG
uid 24182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24183,0
va (VaSet
)
xt "28000,97200,34000,98400"
st "rl_status"
ju 2
blo "34000,98100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rl_status"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 1182,0
)
)
)
*330 (CptPort
uid 24184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,98625,35750,99375"
)
tg (CPTG
uid 24186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24187,0
va (VaSet
)
xt "23800,98200,34000,99400"
st "rl_status_clear"
ju 2
blo "34000,99100"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rl_status_clear"
t "std_logic"
o 30
suid 1183,0
)
)
)
*331 (CptPort
uid 24188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24189,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,83625,35750,84375"
)
tg (CPTG
uid 24190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24191,0
va (VaSet
)
xt "26200,83200,34000,84400"
st "ch_rl_rdata"
ju 2
blo "34000,84100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ch_rl_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 1187,0
)
)
)
*332 (CptPort
uid 24192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24193,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,82625,35750,83375"
)
tg (CPTG
uid 24194,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24195,0
va (VaSet
)
xt "26200,82200,34000,83400"
st "ch_fl_rdata"
ju 2
blo "34000,83100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ch_fl_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 1188,0
)
)
)
*333 (CptPort
uid 24196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24197,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,74625,35750,75375"
)
tg (CPTG
uid 24198,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24199,0
va (VaSet
)
xt "26200,74200,34000,75400"
st "sel_adt_gdt"
ju 2
blo "34000,75100"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sel_adt_gdt"
t "std_logic"
o 12
suid 1191,0
)
)
)
]
shape (Rectangle
uid 24201,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,73000,35000,106000"
)
oxt "11000,10000,33000,43000"
ttg (MlTextGroup
uid 24202,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*334 (Text
uid 24203,0
va (VaSet
font "Courier New,8,1"
)
xt "13150,69400,17150,70500"
st "snrf031"
blo "13150,70200"
tm "BdLibraryNameMgr"
)
*335 (Text
uid 24204,0
va (VaSet
font "Courier New,8,1"
)
xt "13150,70500,23650,71600"
st "fsi_core_logic_tmtc"
blo "13150,71300"
tm "CptNameMgr"
)
*336 (Text
uid 24205,0
va (VaSet
font "Courier New,8,1"
)
xt "13150,71600,16650,72700"
st "i_tmtc"
blo "13150,72400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24206,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24207,0
text (MLText
uid 24208,0
va (VaSet
isHidden 1
)
xt "12000,106200,38400,107400"
st "g_add_size = g_add_size    ( integer )  "
)
header ""
)
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*337 (Wire
uid 807,0
shape (OrthoPolyLine
uid 808,0
va (VaSet
vasetType 3
)
xt "69000,6000,71250,6000"
pts [
"71250,6000"
"69000,6000"
]
)
start &216
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 812,0
va (VaSet
isHidden 1
)
xt "65000,5200,67400,6400"
st "clk"
blo "65000,6100"
tm "WireNameMgr"
)
)
on &1
)
*338 (Wire
uid 817,0
shape (OrthoPolyLine
uid 818,0
va (VaSet
vasetType 3
)
xt "10000,105000,11342,105000"
pts [
"11342,105000"
"10000,105000"
]
)
start &304
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 822,0
va (VaSet
isHidden 1
)
xt "5000,104200,8600,105400"
st "rst_n"
blo "5000,105100"
tm "WireNameMgr"
)
)
on &57
)
*339 (Wire
uid 835,0
shape (OrthoPolyLine
uid 836,0
va (VaSet
vasetType 3
)
xt "10000,104000,12250,104000"
pts [
"12250,104000"
"10000,104000"
]
)
start &302
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 840,0
va (VaSet
isHidden 1
)
xt "11000,103200,13400,104400"
st "clk"
blo "11000,104100"
tm "WireNameMgr"
)
)
on &1
)
*340 (Wire
uid 891,0
shape (OrthoPolyLine
uid 892,0
va (VaSet
vasetType 3
)
xt "69000,7000,70342,7000"
pts [
"70342,7000"
"69000,7000"
]
)
start &218
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 896,0
va (VaSet
isHidden 1
)
xt "64000,6200,67600,7400"
st "rst_n"
blo "64000,7100"
tm "WireNameMgr"
)
)
on &57
)
*341 (Wire
uid 1596,0
shape (OrthoPolyLine
uid 1597,0
va (VaSet
vasetType 3
)
xt "69000,62000,71250,62000"
pts [
"69000,62000"
"71250,62000"
]
)
end &250
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1603,0
va (VaSet
isHidden 1
)
xt "65000,61200,67400,62400"
st "clk"
blo "65000,62100"
tm "WireNameMgr"
)
)
on &1
)
*342 (Wire
uid 1604,0
shape (OrthoPolyLine
uid 1605,0
va (VaSet
vasetType 3
)
xt "69000,63000,70342,63000"
pts [
"69000,63000"
"70342,63000"
]
)
end &252
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1611,0
va (VaSet
isHidden 1
)
xt "64000,62200,67600,63400"
st "rst_n"
blo "64000,63100"
tm "WireNameMgr"
)
)
on &57
)
*343 (Wire
uid 1630,0
shape (OrthoPolyLine
uid 1631,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,15000,112000,15000"
pts [
"112000,15000"
"111000,15000"
]
)
start &61
end &80
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1633,0
va (VaSet
isHidden 1
)
xt "109250,14200,116450,15400"
st "s_rx_tdata"
blo "109250,15100"
tm "WireNameMgr"
)
)
on &172
)
*344 (Wire
uid 1636,0
shape (OrthoPolyLine
uid 1637,0
va (VaSet
vasetType 3
)
xt "111000,16000,112000,16000"
pts [
"112000,16000"
"111000,16000"
]
)
start &62
end &80
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1639,0
va (VaSet
isHidden 1
)
xt "109250,15200,117050,16400"
st "s_rx_tvalid"
blo "109250,16100"
tm "WireNameMgr"
)
)
on &173
)
*345 (Wire
uid 1642,0
shape (OrthoPolyLine
uid 1643,0
va (VaSet
vasetType 3
)
xt "111000,17000,112250,17000"
pts [
"112250,17000"
"112000,17000"
"111000,17000"
]
)
start &63
end &80
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1645,0
va (VaSet
isHidden 1
)
xt "109250,16200,117050,17400"
st "s_rx_tready"
blo "109250,17100"
tm "WireNameMgr"
)
)
on &174
)
*346 (Wire
uid 2204,0
shape (OrthoPolyLine
uid 2205,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,-49000,112250,-49000"
pts [
"111000,-49000"
"112000,-49000"
"112250,-49000"
]
)
start &88
end &58
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2207,0
va (VaSet
isHidden 1
)
xt "110750,-49800,117950,-48600"
st "m_tx_tdata"
blo "110750,-48900"
tm "WireNameMgr"
)
)
on &153
)
*347 (Wire
uid 2210,0
shape (OrthoPolyLine
uid 2211,0
va (VaSet
vasetType 3
)
xt "111000,-48000,112250,-48000"
pts [
"111000,-48000"
"112000,-48000"
"112250,-48000"
]
)
start &88
end &59
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2213,0
va (VaSet
isHidden 1
)
xt "110750,-48800,118550,-47600"
st "m_tx_tvalid"
blo "110750,-47900"
tm "WireNameMgr"
)
)
on &154
)
*348 (Wire
uid 2216,0
shape (OrthoPolyLine
uid 2217,0
va (VaSet
vasetType 3
)
xt "111000,-47000,112000,-47000"
pts [
"111000,-47000"
"112000,-47000"
"112000,-47000"
]
)
start &88
end &60
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2219,0
va (VaSet
isHidden 1
)
xt "110750,-47800,118550,-46600"
st "m_tx_tready"
blo "110750,-46900"
tm "WireNameMgr"
)
)
on &155
)
*349 (Wire
uid 2893,0
shape (OrthoPolyLine
uid 2894,0
va (VaSet
vasetType 3
)
xt "111000,-45000,112000,-45000"
pts [
"111000,-45000"
"112000,-45000"
]
)
start &88
end &3
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2896,0
va (VaSet
isHidden 1
)
xt "107750,-45800,116750,-44600"
st "encryp_enable"
blo "107750,-44900"
tm "WireNameMgr"
)
)
on &92
)
*350 (Wire
uid 2905,0
shape (OrthoPolyLine
uid 2906,0
va (VaSet
vasetType 3
)
xt "111000,1000,112000,1000"
pts [
"111000,1000"
"112000,1000"
"112000,1000"
]
)
start &88
end &4
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2908,0
va (VaSet
isHidden 1
)
xt "106750,200,116950,1400"
st "fl_pmec_sync_in"
blo "106750,1100"
tm "WireNameMgr"
)
)
on &86
)
*351 (Wire
uid 2917,0
shape (OrthoPolyLine
uid 2918,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,2000,112000,2000"
pts [
"111000,2000"
"112000,2000"
"112000,2000"
]
)
start &88
end &5
sat 1
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2920,0
va (VaSet
isHidden 1
)
xt "106750,1200,121750,2400"
st "pn_code_gen_trck_st_in"
blo "106750,2100"
tm "WireNameMgr"
)
)
on &87
)
*352 (Bundle
uid 2934,0
optionalChildren [
*353 (Ripper
uid 2961,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,50000"
"58000,51000"
]
uid 2962,0
va (VaSet
vasetType 3
)
xt "57000,50000,58000,51000"
)
)
*354 (Ripper
uid 2949,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-9993"
"58000,-10993"
]
uid 2950,0
va (VaSet
vasetType 3
)
xt "57000,-10993,58000,-9993"
)
)
*355 (Ripper
uid 3489,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-1993"
"58000,-2993"
]
uid 3490,0
va (VaSet
vasetType 3
)
xt "57000,-2993,58000,-1993"
)
)
*356 (Ripper
uid 3501,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-4993"
"58000,-5993"
]
uid 3502,0
va (VaSet
vasetType 3
)
xt "57000,-5993,58000,-4993"
)
)
*357 (Ripper
uid 3845,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,56000"
"58000,55000"
]
uid 3846,0
va (VaSet
vasetType 3
)
xt "57000,55000,58000,56000"
)
)
*358 (Ripper
uid 3857,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,57000"
"58000,56000"
]
uid 3858,0
va (VaSet
vasetType 3
)
xt "57000,56000,58000,57000"
)
)
*359 (Ripper
uid 3977,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,81000"
"56000,82000"
]
uid 3978,0
va (VaSet
vasetType 3
)
xt "56000,81000,57000,82000"
)
)
*360 (Ripper
uid 3989,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,78000"
"56000,79000"
]
uid 3990,0
va (VaSet
vasetType 3
)
xt "56000,78000,57000,79000"
)
)
*361 (Ripper
uid 4001,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,79000"
"56000,80000"
]
uid 4002,0
va (VaSet
vasetType 3
)
xt "56000,79000,57000,80000"
)
)
*362 (Ripper
uid 4013,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,95000"
"56000,96000"
]
uid 4014,0
va (VaSet
vasetType 3
)
xt "56000,95000,57000,96000"
)
)
*363 (Ripper
uid 4025,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,82000"
"56000,83000"
]
uid 4026,0
va (VaSet
vasetType 3
)
xt "56000,82000,57000,83000"
)
)
*364 (Ripper
uid 4037,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,96000"
"56000,97000"
]
uid 4038,0
va (VaSet
vasetType 3
)
xt "56000,96000,57000,97000"
)
)
*365 (Ripper
uid 4382,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-3993"
"58000,-4993"
]
uid 4383,0
va (VaSet
vasetType 3
)
xt "57000,-4993,58000,-3993"
)
)
*366 (Ripper
uid 8297,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-7993"
"58000,-8993"
]
uid 8298,0
va (VaSet
vasetType 3
)
xt "57000,-8993,58000,-7993"
)
)
*367 (Ripper
uid 8305,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,75000"
"56000,76000"
]
uid 8306,0
va (VaSet
vasetType 3
)
xt "56000,75000,57000,76000"
)
)
*368 (Ripper
uid 8307,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,80000"
"56000,81000"
]
uid 8308,0
va (VaSet
vasetType 3
)
xt "56000,80000,57000,81000"
)
)
*369 (Ripper
uid 8315,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-2993"
"58000,-3993"
]
uid 8316,0
va (VaSet
vasetType 3
)
xt "57000,-3993,58000,-2993"
)
)
*370 (Ripper
uid 8317,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,54000"
"58000,53000"
]
uid 8318,0
va (VaSet
vasetType 3
)
xt "57000,53000,58000,54000"
)
)
*371 (Ripper
uid 13924,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-39998"
"58000,-40998"
]
uid 13925,0
va (VaSet
vasetType 3
)
xt "57000,-40998,58000,-39998"
)
)
*372 (Ripper
uid 13940,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,24000"
"58000,23000"
]
uid 13941,0
va (VaSet
vasetType 3
)
xt "57000,23000,58000,24000"
)
)
*373 (Ripper
uid 13984,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,28000"
"58000,27000"
]
uid 13985,0
va (VaSet
vasetType 3
)
xt "57000,27000,58000,28000"
)
)
*374 (Ripper
uid 13996,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,29000"
"58000,28000"
]
uid 13997,0
va (VaSet
vasetType 3
)
xt "57000,28000,58000,29000"
)
)
*375 (Ripper
uid 15537,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,77000"
"56000,78000"
]
uid 15538,0
va (VaSet
vasetType 3
)
xt "56000,77000,57000,78000"
)
)
*376 (Ripper
uid 15696,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,90000"
"56000,91000"
]
uid 15697,0
va (VaSet
vasetType 3
)
xt "56000,90000,57000,91000"
)
)
*377 (Ripper
uid 15708,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,92000"
"56000,93000"
]
uid 15709,0
va (VaSet
vasetType 3
)
xt "56000,92000,57000,93000"
)
)
*378 (Ripper
uid 15720,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,97000"
"56000,98000"
]
uid 15721,0
va (VaSet
vasetType 3
)
xt "56000,97000,57000,98000"
)
)
*379 (Ripper
uid 15732,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,98000"
"56000,99000"
]
uid 15733,0
va (VaSet
vasetType 3
)
xt "56000,98000,57000,99000"
)
)
*380 (Ripper
uid 15782,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-34950"
"58000,-35950"
]
uid 15783,0
va (VaSet
vasetType 3
)
xt "57000,-35950,58000,-34950"
)
)
*381 (Ripper
uid 15790,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-34000"
"58000,-35000"
]
uid 15791,0
va (VaSet
vasetType 3
)
xt "57000,-35000,58000,-34000"
)
)
*382 (Ripper
uid 15798,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-33000"
"58000,-34000"
]
uid 15799,0
va (VaSet
vasetType 3
)
xt "57000,-34000,58000,-33000"
)
)
*383 (Ripper
uid 15806,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-32000"
"58000,-33000"
]
uid 15807,0
va (VaSet
vasetType 3
)
xt "57000,-33000,58000,-32000"
)
)
*384 (Ripper
uid 15814,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-31000"
"58000,-32000"
]
uid 15815,0
va (VaSet
vasetType 3
)
xt "57000,-32000,58000,-31000"
)
)
*385 (Ripper
uid 15828,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-35999"
"58000,-36999"
]
uid 15829,0
va (VaSet
vasetType 3
)
xt "57000,-36999,58000,-35999"
)
)
*386 (Ripper
uid 16067,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,-1000"
"58000,-2000"
]
uid 16068,0
va (VaSet
vasetType 3
)
xt "57000,-2000,58000,-1000"
)
)
*387 (Ripper
uid 16075,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,4000"
"58000,3000"
]
uid 16076,0
va (VaSet
vasetType 3
)
xt "57000,3000,58000,4000"
)
)
*388 (Ripper
uid 16083,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,3000"
"58000,2000"
]
uid 16084,0
va (VaSet
vasetType 3
)
xt "57000,2000,58000,3000"
)
)
*389 (Ripper
uid 16091,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,2000"
"58000,1000"
]
uid 16092,0
va (VaSet
vasetType 3
)
xt "57000,1000,58000,2000"
)
)
*390 (Ripper
uid 16099,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,1000"
"58000,0"
]
uid 16100,0
va (VaSet
vasetType 3
)
xt "57000,0,58000,1000"
)
)
*391 (Ripper
uid 16107,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,30000"
"58000,29000"
]
uid 16108,0
va (VaSet
vasetType 3
)
xt "57000,29000,58000,30000"
)
)
*392 (Ripper
uid 16115,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,27000"
"58000,26000"
]
uid 16116,0
va (VaSet
vasetType 3
)
xt "57000,26000,58000,27000"
)
)
*393 (Ripper
uid 16117,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,26000"
"58000,25000"
]
uid 16118,0
va (VaSet
vasetType 3
)
xt "57000,25000,58000,26000"
)
)
*394 (Ripper
uid 16119,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,83000"
"56000,84000"
]
uid 16120,0
va (VaSet
vasetType 3
)
xt "56000,83000,57000,84000"
)
)
*395 (Ripper
uid 16121,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,87000"
"56000,88000"
]
uid 16122,0
va (VaSet
vasetType 3
)
xt "56000,87000,57000,88000"
)
)
*396 (Ripper
uid 16123,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,88000"
"56000,89000"
]
uid 16124,0
va (VaSet
vasetType 3
)
xt "56000,88000,57000,89000"
)
)
*397 (Ripper
uid 16125,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,89000"
"56000,90000"
]
uid 16126,0
va (VaSet
vasetType 3
)
xt "56000,89000,57000,90000"
)
)
*398 (Ripper
uid 16127,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,91000"
"56000,92000"
]
uid 16128,0
va (VaSet
vasetType 3
)
xt "56000,91000,57000,92000"
)
)
*399 (Ripper
uid 16135,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,32000"
"58000,31000"
]
uid 16136,0
va (VaSet
vasetType 3
)
xt "57000,31000,58000,32000"
)
)
*400 (Ripper
uid 16147,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,33000"
"58000,32000"
]
uid 16148,0
va (VaSet
vasetType 3
)
xt "57000,32000,58000,33000"
)
)
*401 (Ripper
uid 21189,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,75000"
"58000,76000"
]
uid 21190,0
va (VaSet
vasetType 3
)
xt "57000,75000,58000,76000"
)
)
]
shape (OrthoPolyLine
uid 2935,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "57000,-42000,57000,99000"
pts [
"57000,-42000"
"57000,99000"
]
)
sat 16
eat 16
textGroup (BiTextGroup
uid 2940,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 2941,0
va (VaSet
)
xt "54000,-41200,57000,-40000"
st "tmtc"
blo "54000,-40300"
tm "BundleNameMgr"
)
second (MLText
uid 2942,0
va (VaSet
isHidden 1
)
xt "54000,-40000,199200,-38800"
st "(ch_clear,ch_fl_rdata,ch_rd,ch_rl_rdata,ch_sel,ch_wdata,ch_wr,fl_status,fl_status_clear,nav_eop,nav_rd,nav_rdata,nav_start,nav_stop,nav_wdata,nav_wr,profile_cfg,rl_ch_wr,rl_status,rl_status1,rl_status_clear,rl_status_clear1,trigger_range)"
tm "BundleContentsMgr"
)
)
bundleNet &6
)
*402 (Wire
uid 2945,0
shape (OrthoPolyLine
uid 2946,0
va (VaSet
vasetType 3
)
xt "58000,-11000,71250,-10993"
pts [
"71250,-11000"
"65000,-11000"
"65000,-10993"
"58000,-10993"
]
)
start &220
end &354
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2948,0
va (VaSet
)
xt "60000,-12200,69000,-11000"
st "trigger_range"
blo "60000,-11300"
tm "WireNameMgr"
)
)
on &26
)
*403 (Wire
uid 2957,0
shape (OrthoPolyLine
uid 2958,0
va (VaSet
vasetType 3
)
xt "58000,51000,71250,51000"
pts [
"71250,51000"
"58000,51000"
]
)
start &249
end &353
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2960,0
va (VaSet
)
xt "59000,50200,68000,51400"
st "trigger_range"
blo "59000,51100"
tm "WireNameMgr"
)
)
on &26
)
*404 (Wire
uid 2969,0
shape (OrthoPolyLine
uid 2970,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-9000,71250,-8993"
pts [
"71250,-9000"
"65000,-9000"
"65000,-8993"
"58000,-8993"
]
)
start &235
end &366
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2972,0
va (VaSet
)
xt "60000,-10200,67800,-9000"
st "profile_cfg"
blo "60000,-9300"
tm "WireNameMgr"
)
)
on &24
)
*405 (Wire
uid 2981,0
shape (OrthoPolyLine
uid 2982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,53000,71250,53000"
pts [
"71250,53000"
"58000,53000"
]
)
start &259
end &370
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2984,0
va (VaSet
)
xt "59000,51800,66800,53000"
st "profile_cfg"
blo "59000,52700"
tm "WireNameMgr"
)
)
on &24
)
*406 (Wire
uid 3485,0
shape (OrthoPolyLine
uid 3486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-3000,71250,-2993"
pts [
"71250,-3000"
"58000,-2993"
]
)
start &228
end &355
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3488,0
va (VaSet
)
xt "60000,-4200,65400,-3000"
st "ch_wdata"
blo "60000,-3300"
tm "WireNameMgr"
)
)
on &18
)
*407 (Wire
uid 3497,0
shape (OrthoPolyLine
uid 3498,0
va (VaSet
vasetType 3
)
xt "58000,-6000,71250,-5993"
pts [
"71250,-6000"
"65000,-6000"
"65000,-5993"
"58000,-5993"
]
)
start &226
end &356
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3500,0
va (VaSet
)
xt "60000,-7200,65400,-6000"
st "ch_clear"
blo "60000,-6300"
tm "WireNameMgr"
)
)
on &12
)
*408 (Wire
uid 3841,0
shape (OrthoPolyLine
uid 3842,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,55000,71250,55000"
pts [
"71250,55000"
"58000,55000"
]
)
start &258
end &357
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3844,0
va (VaSet
)
xt "59000,53800,65000,55000"
st "fl_status"
blo "59000,54700"
tm "WireNameMgr"
)
)
on &8
)
*409 (Wire
uid 3853,0
shape (OrthoPolyLine
uid 3854,0
va (VaSet
vasetType 3
)
xt "58000,56000,71250,56000"
pts [
"71250,56000"
"58000,56000"
]
)
start &257
end &358
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3856,0
va (VaSet
)
xt "59000,54800,69200,56000"
st "fl_status_clear"
blo "59000,55700"
tm "WireNameMgr"
)
)
on &10
)
*410 (Wire
uid 3949,0
shape (OrthoPolyLine
uid 3950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,76000,56000,76000"
pts [
"35750,76000"
"56000,76000"
]
)
start &308
end &367
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3952,0
va (VaSet
)
xt "36000,75200,43800,76400"
st "profile_cfg"
blo "36000,76100"
tm "WireNameMgr"
)
)
on &24
)
*411 (Wire
uid 3973,0
shape (OrthoPolyLine
uid 3974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,82000,56000,82000"
pts [
"35750,82000"
"56000,82000"
]
)
start &325
end &359
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3976,0
va (VaSet
)
xt "36000,81200,41400,82400"
st "ch_wdata"
blo "36000,82100"
tm "WireNameMgr"
)
)
on &18
)
*412 (Wire
uid 3985,0
shape (OrthoPolyLine
uid 3986,0
va (VaSet
vasetType 3
)
xt "35750,79000,56000,79000"
pts [
"35750,79000"
"56000,79000"
]
)
start &323
end &360
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3988,0
va (VaSet
)
xt "36000,78200,41400,79400"
st "ch_clear"
blo "36000,79100"
tm "WireNameMgr"
)
)
on &12
)
*413 (Wire
uid 3997,0
shape (OrthoPolyLine
uid 3998,0
va (VaSet
vasetType 3
)
xt "35750,80000,56000,80000"
pts [
"35750,80000"
"56000,80000"
]
)
start &322
end &361
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4000,0
va (VaSet
)
xt "36000,79200,39600,80400"
st "ch_wr"
blo "36000,80100"
tm "WireNameMgr"
)
)
on &22
)
*414 (Wire
uid 4009,0
shape (OrthoPolyLine
uid 4010,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,96000,56000,96000"
pts [
"35750,96000"
"56000,96000"
]
)
start &306
end &362
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4012,0
va (VaSet
)
xt "36000,94800,42000,96000"
st "fl_status"
blo "36000,95700"
tm "WireNameMgr"
)
)
on &8
)
*415 (Wire
uid 4021,0
shape (OrthoPolyLine
uid 4022,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,83000,56000,83000"
pts [
"35750,83000"
"56000,83000"
]
)
start &332
end &363
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4024,0
va (VaSet
)
xt "36000,82200,43800,83400"
st "ch_fl_rdata"
blo "36000,83100"
tm "WireNameMgr"
)
)
on &16
)
*416 (Wire
uid 4033,0
shape (OrthoPolyLine
uid 4034,0
va (VaSet
vasetType 3
)
xt "35750,97000,56000,97000"
pts [
"35750,97000"
"56000,97000"
]
)
start &307
end &364
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4036,0
va (VaSet
)
xt "36000,96200,46200,97400"
st "fl_status_clear"
blo "36000,97100"
tm "WireNameMgr"
)
)
on &10
)
*417 (Wire
uid 4045,0
shape (OrthoPolyLine
uid 4046,0
va (VaSet
vasetType 3
)
xt "35750,81000,56000,81000"
pts [
"35750,81000"
"56000,81000"
]
)
start &324
end &368
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4048,0
va (VaSet
)
xt "36000,80200,39600,81400"
st "ch_rd"
blo "36000,81100"
tm "WireNameMgr"
)
)
on &14
)
*418 (Wire
uid 4173,0
shape (OrthoPolyLine
uid 4174,0
va (VaSet
vasetType 3
)
xt "15000,62000,16000,62000"
pts [
"15000,62000"
"16000,62000"
]
)
start &54
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4176,0
va (VaSet
isHidden 1
)
xt "15000,60800,17400,62000"
st "clk"
blo "15000,61700"
tm "WireNameMgr"
)
)
on &1
)
*419 (Wire
uid 4183,0
shape (OrthoPolyLine
uid 4184,0
va (VaSet
vasetType 3
)
xt "15000,64000,16000,64000"
pts [
"15000,64000"
"16000,64000"
]
)
start &53
end &56
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4188,0
va (VaSet
isHidden 1
)
xt "15000,62800,18600,64000"
st "rst_n"
blo "15000,63700"
tm "WireNameMgr"
)
)
on &57
)
*420 (Wire
uid 4354,0
shape (OrthoPolyLine
uid 4355,0
va (VaSet
vasetType 3
)
xt "58000,0,71250,0"
pts [
"71250,0"
"58000,0"
]
)
start &233
end &390
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4357,0
va (VaSet
)
xt "60000,-1200,66000,0"
st "nav_start"
blo "60000,-300"
tm "WireNameMgr"
)
)
on &46
)
*421 (Wire
uid 4366,0
shape (OrthoPolyLine
uid 4367,0
va (VaSet
vasetType 3
)
xt "58000,2000,71250,2000"
pts [
"71250,2000"
"58000,2000"
]
)
start &229
end &388
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4369,0
va (VaSet
)
xt "60000,800,64200,2000"
st "nav_wr"
blo "60000,1700"
tm "WireNameMgr"
)
)
on &42
)
*422 (Wire
uid 4378,0
shape (OrthoPolyLine
uid 4379,0
va (VaSet
vasetType 3
)
xt "58000,-5000,71250,-4993"
pts [
"71250,-5000"
"65000,-5000"
"65000,-4993"
"58000,-4993"
]
)
start &227
end &365
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4381,0
va (VaSet
)
xt "60000,-6200,63600,-5000"
st "ch_wr"
blo "60000,-5300"
tm "WireNameMgr"
)
)
on &22
)
*423 (Wire
uid 4390,0
shape (OrthoPolyLine
uid 4391,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-2000,71250,-1993"
pts [
"71250,-2000"
"65000,-2000"
"65000,-1993"
"58000,-2000"
]
)
start &232
end &386
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4393,0
va (VaSet
)
xt "60000,-3200,67800,-2000"
st "ch_rl_rdata"
blo "60000,-2300"
tm "WireNameMgr"
)
)
on &38
)
*424 (Wire
uid 4402,0
shape (OrthoPolyLine
uid 4403,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,3000,71250,3000"
pts [
"71250,3000"
"58000,3000"
]
)
start &230
end &387
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4405,0
va (VaSet
)
xt "60000,1800,66000,3000"
st "nav_wdata"
blo "60000,2700"
tm "WireNameMgr"
)
)
on &40
)
*425 (Wire
uid 4414,0
shape (OrthoPolyLine
uid 4415,0
va (VaSet
vasetType 3
)
xt "58000,-4000,71250,-3993"
pts [
"71250,-4000"
"65000,-4000"
"65000,-3993"
"58000,-3993"
]
)
start &231
end &369
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4417,0
va (VaSet
)
xt "60000,-5200,63600,-4000"
st "ch_rd"
blo "60000,-4300"
tm "WireNameMgr"
)
)
on &14
)
*426 (Wire
uid 5018,0
shape (OrthoPolyLine
uid 5019,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,92000,56000,92000"
pts [
"35750,92000"
"56000,92000"
]
)
start &320
end &398
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5021,0
va (VaSet
)
xt "36000,91200,42000,92400"
st "nav_wdata"
blo "36000,92100"
tm "WireNameMgr"
)
)
on &40
)
*427 (Wire
uid 5434,0
shape (OrthoPolyLine
uid 5435,0
va (VaSet
vasetType 3
)
xt "35750,88000,56000,88000"
pts [
"35750,88000"
"56000,88000"
]
)
start &316
end &395
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5437,0
va (VaSet
)
xt "36000,87200,42000,88400"
st "nav_start"
blo "36000,88100"
tm "WireNameMgr"
)
)
on &46
)
*428 (Wire
uid 5446,0
shape (OrthoPolyLine
uid 5447,0
va (VaSet
vasetType 3
)
xt "35750,90000,56000,90000"
pts [
"35750,90000"
"56000,90000"
]
)
start &318
end &397
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5449,0
va (VaSet
)
xt "36000,89200,40200,90400"
st "nav_wr"
blo "36000,90100"
tm "WireNameMgr"
)
)
on &42
)
*429 (Wire
uid 9425,0
shape (OrthoPolyLine
uid 9426,0
va (VaSet
vasetType 3
)
xt "58000,1000,71250,1000"
pts [
"71250,1000"
"58000,1000"
]
)
start &234
end &389
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9428,0
va (VaSet
)
xt "60000,-200,65400,1000"
st "nav_stop"
blo "60000,700"
tm "WireNameMgr"
)
)
on &44
)
*430 (Wire
uid 9635,0
shape (OrthoPolyLine
uid 9636,0
va (VaSet
vasetType 3
)
xt "35750,89000,56000,89000"
pts [
"35750,89000"
"56000,89000"
]
)
start &317
end &396
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9638,0
va (VaSet
)
xt "36000,88200,41400,89400"
st "nav_stop"
blo "36000,89100"
tm "WireNameMgr"
)
)
on &44
)
*431 (Wire
uid 10658,0
shape (OrthoPolyLine
uid 10659,0
va (VaSet
vasetType 3
)
xt "111000,20000,112000,20000"
pts [
"111000,20000"
"112000,20000"
]
)
start &80
end &65
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10661,0
va (VaSet
isHidden 1
)
xt "109750,19200,118750,20400"
st "decryp_bypass"
blo "109750,20100"
tm "WireNameMgr"
)
)
on &66
)
*432 (Wire
uid 10875,0
shape (OrthoPolyLine
uid 10876,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,-49000,45000,-49000"
pts [
"45000,-49000"
"18000,-49000"
]
)
start &95
end &67
sat 1
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10878,0
va (VaSet
isHidden 1
)
xt "39250,-49800,46450,-48600"
st "s_tx_tdata"
blo "39250,-48900"
tm "WireNameMgr"
)
)
on &114
)
*433 (Wire
uid 10887,0
shape (OrthoPolyLine
uid 10888,0
va (VaSet
vasetType 3
)
xt "18000,-48000,45000,-48000"
pts [
"45000,-48000"
"18000,-48000"
]
)
start &95
end &68
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10890,0
va (VaSet
isHidden 1
)
xt "39250,-48800,47050,-47600"
st "s_tx_tvalid"
blo "39250,-47900"
tm "WireNameMgr"
)
)
on &115
)
*434 (Wire
uid 10899,0
shape (OrthoPolyLine
uid 10900,0
va (VaSet
vasetType 3
)
xt "18000,-47000,45000,-47000"
pts [
"45000,-47000"
"18000,-47000"
]
)
start &95
end &69
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10902,0
va (VaSet
isHidden 1
)
xt "40250,-47800,47450,-46600"
st "s_tx_tlast"
blo "40250,-46900"
tm "WireNameMgr"
)
)
on &116
)
*435 (Wire
uid 10911,0
shape (OrthoPolyLine
uid 10912,0
va (VaSet
vasetType 3
)
xt "18000,-46000,45000,-46000"
pts [
"45000,-46000"
"18000,-46000"
]
)
start &95
end &70
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10914,0
va (VaSet
isHidden 1
)
xt "39250,-46800,47050,-45600"
st "s_tx_tready"
blo "39250,-45900"
tm "WireNameMgr"
)
)
on &117
)
*436 (Wire
uid 10923,0
shape (OrthoPolyLine
uid 10924,0
va (VaSet
vasetType 3
)
xt "18000,-43000,45000,-43000"
pts [
"45000,-43000"
"18000,-43000"
]
)
start &95
end &71
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10926,0
va (VaSet
isHidden 1
)
xt "40250,-43800,47450,-42600"
st "eth_tx_sel"
blo "40250,-42900"
tm "WireNameMgr"
)
)
on &118
)
*437 (Wire
uid 11097,0
shape (OrthoPolyLine
uid 11098,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,15000,45000,15000"
pts [
"45000,15000"
"19000,15000"
]
)
start &125
end &72
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11100,0
va (VaSet
isHidden 1
)
xt "39250,14200,46450,15400"
st "m_rx_tdata"
blo "39250,15100"
tm "WireNameMgr"
)
)
on &156
)
*438 (Wire
uid 11109,0
shape (OrthoPolyLine
uid 11110,0
va (VaSet
vasetType 3
)
xt "19000,17000,45000,17000"
pts [
"45000,17000"
"19000,17000"
]
)
start &125
end &73
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11112,0
va (VaSet
isHidden 1
)
xt "39250,16200,47050,17400"
st "m_rx_tvalid"
blo "39250,17100"
tm "WireNameMgr"
)
)
on &158
)
*439 (Wire
uid 11121,0
shape (OrthoPolyLine
uid 11122,0
va (VaSet
vasetType 3
)
xt "19000,16000,45000,16000"
pts [
"45000,16000"
"19000,16000"
]
)
start &125
end &74
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11124,0
va (VaSet
isHidden 1
)
xt "40250,15200,47450,16400"
st "m_rx_tlast"
blo "40250,16100"
tm "WireNameMgr"
)
)
on &157
)
*440 (Wire
uid 11133,0
shape (OrthoPolyLine
uid 11134,0
va (VaSet
vasetType 3
)
xt "19000,18000,45000,18000"
pts [
"45000,18000"
"19000,18000"
]
)
start &125
end &75
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11136,0
va (VaSet
isHidden 1
)
xt "39250,17200,47050,18400"
st "m_rx_tready"
blo "39250,18100"
tm "WireNameMgr"
)
)
on &159
)
*441 (Wire
uid 11145,0
shape (OrthoPolyLine
uid 11146,0
va (VaSet
vasetType 3
)
xt "19000,21000,45000,21000"
pts [
"45000,21000"
"19000,21000"
]
)
start &125
end &76
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11148,0
va (VaSet
isHidden 1
)
xt "40250,20200,47450,21400"
st "eth_rx_sel"
blo "40250,21100"
tm "WireNameMgr"
)
)
on &134
)
*442 (Wire
uid 11353,0
shape (OrthoPolyLine
uid 11354,0
va (VaSet
vasetType 3
)
xt "18000,-44000,45000,-44000"
pts [
"45000,-44000"
"18000,-44000"
]
)
start &95
end &77
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11356,0
va (VaSet
isHidden 1
)
xt "40250,-44800,49250,-43600"
st "eth_tx_enable"
blo "40250,-43900"
tm "WireNameMgr"
)
)
on &113
)
*443 (Wire
uid 11652,0
shape (OrthoPolyLine
uid 11653,0
va (VaSet
vasetType 3
)
xt "19000,20000,45000,20000"
pts [
"45000,20000"
"19000,20000"
]
)
start &125
end &78
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11655,0
va (VaSet
isHidden 1
)
xt "40250,19200,49250,20400"
st "eth_rx_enable"
blo "40250,20100"
tm "WireNameMgr"
)
)
on &133
)
*444 (Wire
uid 12171,0
shape (OrthoPolyLine
uid 12172,0
va (VaSet
vasetType 3
)
xt "35750,103000,115000,103000"
pts [
"35750,103000"
"115000,103000"
]
)
start &309
end &79
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12176,0
va (VaSet
isHidden 1
)
xt "33750,102200,42750,103400"
st "encryp_newkey"
blo "33750,103100"
tm "WireNameMgr"
)
)
on &94
)
*445 (Wire
uid 13137,0
shape (OrthoPolyLine
uid 13138,0
va (VaSet
vasetType 3
)
xt "95750,32000,105000,32000"
pts [
"95750,32000"
"105000,32000"
]
)
start &276
end &80
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13142,0
va (VaSet
isHidden 1
)
xt "101750,31200,112550,32400"
st "fl_pmec_sync_out"
blo "101750,32100"
tm "WireNameMgr"
)
)
on &84
)
*446 (Wire
uid 13143,0
shape (OrthoPolyLine
uid 13144,0
va (VaSet
vasetType 3
)
xt "111000,32000,112000,32000"
pts [
"111000,32000"
"112000,32000"
"112000,32000"
]
)
start &80
end &85
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13150,0
va (VaSet
isHidden 1
)
xt "108750,31200,119550,32400"
st "fl_pmec_sync_out"
blo "108750,32100"
tm "WireNameMgr"
)
)
on &84
)
*447 (Wire
uid 13159,0
shape (OrthoPolyLine
uid 13160,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,15000,105000,15000"
pts [
"95750,15000"
"105000,15000"
]
)
start &280
end &80
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13164,0
va (VaSet
)
xt "96000,14200,105000,15400"
st "s_rx_rl_tdata"
blo "96000,15100"
tm "WireNameMgr"
)
)
on &168
)
*448 (Wire
uid 13167,0
shape (OrthoPolyLine
uid 13168,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,42000,105000,42000"
pts [
"95750,42000"
"105000,42000"
]
)
start &254
end &80
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13172,0
va (VaSet
)
xt "97000,40800,106000,42000"
st "s_rx_fl_tdata"
blo "97000,41700"
tm "WireNameMgr"
)
)
on &175
)
*449 (Wire
uid 13175,0
shape (OrthoPolyLine
uid 13176,0
va (VaSet
vasetType 3
)
xt "95750,16000,105000,16000"
pts [
"95750,16000"
"105000,16000"
]
)
start &281
end &80
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13180,0
va (VaSet
)
xt "96000,15200,105600,16400"
st "s_rx_rl_tvalid"
blo "96000,16100"
tm "WireNameMgr"
)
)
on &169
)
*450 (Wire
uid 13183,0
shape (OrthoPolyLine
uid 13184,0
va (VaSet
vasetType 3
)
xt "95750,17000,105000,17000"
pts [
"95750,17000"
"105000,17000"
]
)
start &282
end &80
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13188,0
va (VaSet
)
xt "96000,16200,105600,17400"
st "s_rx_rl_tready"
blo "96000,17100"
tm "WireNameMgr"
)
)
on &170
)
*451 (Wire
uid 13191,0
shape (OrthoPolyLine
uid 13192,0
va (VaSet
vasetType 3
)
xt "95750,43000,105000,43000"
pts [
"95750,43000"
"105000,43000"
]
)
start &255
end &80
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13196,0
va (VaSet
)
xt "97000,41800,106600,43000"
st "s_rx_fl_tvalid"
blo "97000,42700"
tm "WireNameMgr"
)
)
on &178
)
*452 (Wire
uid 13199,0
shape (OrthoPolyLine
uid 13200,0
va (VaSet
vasetType 3
)
xt "95750,44000,105000,44000"
pts [
"95750,44000"
"105000,44000"
]
)
start &256
end &80
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13204,0
va (VaSet
)
xt "97000,42800,106600,44000"
st "s_rx_fl_tready"
blo "97000,43700"
tm "WireNameMgr"
)
)
on &176
)
*453 (Wire
uid 13207,0
shape (OrthoPolyLine
uid 13208,0
va (VaSet
vasetType 3
)
xt "95750,20000,105000,20000"
pts [
"95750,20000"
"105000,20000"
]
)
start &293
end &80
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13212,0
va (VaSet
)
xt "96000,19200,106800,20400"
st "decryp_rl_bypass"
blo "96000,20100"
tm "WireNameMgr"
)
)
on &171
)
*454 (Wire
uid 13215,0
shape (OrthoPolyLine
uid 13216,0
va (VaSet
vasetType 3
)
xt "95750,47000,105000,47000"
pts [
"95750,47000"
"105000,47000"
]
)
start &265
end &80
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13220,0
va (VaSet
)
xt "96000,46200,106800,47400"
st "decryp_fl_bypass"
blo "96000,47100"
tm "WireNameMgr"
)
)
on &177
)
*455 (Wire
uid 13250,0
shape (OrthoPolyLine
uid 13251,0
va (VaSet
vasetType 3
)
xt "95750,1000,105000,1000"
pts [
"95750,1000"
"105000,1000"
]
)
start &222
end &88
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13257,0
va (VaSet
isHidden 1
)
xt "99750,200,109950,1400"
st "fl_pmec_sync_in"
blo "99750,1100"
tm "WireNameMgr"
)
)
on &86
)
*456 (Wire
uid 13258,0
shape (OrthoPolyLine
uid 13259,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,2000,105000,2000"
pts [
"95750,2000"
"105000,2000"
]
)
start &221
end &88
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13265,0
va (VaSet
isHidden 1
)
xt "99750,1200,114750,2400"
st "pn_code_gen_trck_st_in"
blo "99750,2100"
tm "WireNameMgr"
)
)
on &87
)
*457 (Wire
uid 13266,0
shape (OrthoPolyLine
uid 13267,0
va (VaSet
vasetType 3
)
xt "95750,-32000,105000,-32000"
pts [
"95750,-32000"
"105000,-32000"
]
)
start &197
end &88
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13273,0
va (VaSet
)
xt "96000,-33200,106200,-32000"
st "fl_pmec_sync_in"
blo "96000,-32300"
tm "WireNameMgr"
)
)
on &86
)
*458 (Wire
uid 13278,0
shape (OrthoPolyLine
uid 13279,0
va (VaSet
vasetType 3
)
xt "95750,-49000,105000,-49000"
pts [
"95750,-49000"
"105000,-49000"
]
)
start &195
end &88
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13283,0
va (VaSet
)
xt "96000,-49800,105600,-48600"
st "m_tx_fl_tvalid"
blo "96000,-48900"
tm "WireNameMgr"
)
)
on &100
)
*459 (Wire
uid 13286,0
shape (OrthoPolyLine
uid 13287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,-22000,105000,-22000"
pts [
"95750,-22000"
"105000,-22000"
]
)
start &223
end &88
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13291,0
va (VaSet
)
xt "96000,-23200,105000,-22000"
st "m_tx_rl_tdata"
blo "96000,-22300"
tm "WireNameMgr"
)
)
on &104
)
*460 (Wire
uid 13294,0
shape (OrthoPolyLine
uid 13295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,-48000,105000,-48000"
pts [
"95750,-48000"
"105000,-48000"
]
)
start &194
end &88
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13299,0
va (VaSet
)
xt "96000,-48800,105000,-47600"
st "m_tx_fl_tdata"
blo "96000,-47900"
tm "WireNameMgr"
)
)
on &99
)
*461 (Wire
uid 13302,0
shape (OrthoPolyLine
uid 13303,0
va (VaSet
vasetType 3
)
xt "95750,-47000,105000,-47000"
pts [
"95750,-47000"
"105000,-47000"
]
)
start &196
end &88
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13307,0
va (VaSet
)
xt "96000,-47800,105600,-46600"
st "m_tx_fl_tready"
blo "96000,-46900"
tm "WireNameMgr"
)
)
on &101
)
*462 (Wire
uid 13310,0
shape (OrthoPolyLine
uid 13311,0
va (VaSet
vasetType 3
)
xt "95750,-44000,105000,-44000"
pts [
"95750,-44000"
"105000,-44000"
]
)
start &209
end &88
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13315,0
va (VaSet
)
xt "96000,-44800,106800,-43600"
st "encryp_fl_bypass"
blo "96000,-43900"
tm "WireNameMgr"
)
)
on &151
)
*463 (Wire
uid 13318,0
shape (OrthoPolyLine
uid 13319,0
va (VaSet
vasetType 3
)
xt "95750,-21000,105000,-21000"
pts [
"95750,-21000"
"105000,-21000"
]
)
start &224
end &88
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13323,0
va (VaSet
)
xt "96000,-22200,105600,-21000"
st "m_tx_rl_tvalid"
blo "96000,-21300"
tm "WireNameMgr"
)
)
on &102
)
*464 (Wire
uid 13326,0
shape (OrthoPolyLine
uid 13327,0
va (VaSet
vasetType 3
)
xt "95750,-20000,105000,-20000"
pts [
"95750,-20000"
"105000,-20000"
]
)
start &225
end &88
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13331,0
va (VaSet
)
xt "96000,-21200,105600,-20000"
st "m_tx_rl_tready"
blo "96000,-20300"
tm "WireNameMgr"
)
)
on &103
)
*465 (Wire
uid 13334,0
shape (OrthoPolyLine
uid 13335,0
va (VaSet
vasetType 3
)
xt "95750,-18000,105000,-18000"
pts [
"95750,-18000"
"105000,-18000"
]
)
start &242
end &88
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13339,0
va (VaSet
)
xt "96000,-19200,106800,-18000"
st "encryp_rl_enable"
blo "96000,-18300"
tm "WireNameMgr"
)
)
on &152
)
*466 (Wire
uid 13360,0
optionalChildren [
*467 (Ripper
uid 20850,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"47000,74000"
"46000,73000"
]
uid 20851,0
va (VaSet
vasetType 3
)
xt "46000,73000,47000,74000"
)
)
*468 (Ripper
uid 20860,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"108000,74000"
"107000,73000"
]
uid 20861,0
va (VaSet
vasetType 3
)
xt "107000,73000,108000,74000"
)
)
]
shape (OrthoPolyLine
uid 13361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,64000,110000,74000"
pts [
"35750,74000"
"110000,74000"
"110000,64000"
]
)
start &315
end &80
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13367,0
va (VaSet
)
xt "36000,72800,40800,74000"
st "adt_gdt"
blo "36000,73700"
tm "WireNameMgr"
)
)
on &93
)
*469 (Wire
uid 13370,0
shape (OrthoPolyLine
uid 13371,0
va (VaSet
vasetType 3
)
xt "106000,8000,106000,14000"
pts [
"106000,14000"
"106000,8000"
]
)
start &80
end &88
sat 2
eat 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13377,0
ro 270
va (VaSet
)
xt "105200,5300,106400,12500"
st "adt_gdt(0)"
blo "106100,12500"
tm "WireNameMgr"
)
)
on &93
)
*470 (Wire
uid 13389,0
shape (OrthoPolyLine
uid 13390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,-49000,71250,-49000"
pts [
"71250,-49000"
"52000,-49000"
]
)
start &205
end &95
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13394,0
va (VaSet
)
xt "60000,-50200,69000,-49000"
st "s_tx_fl_tdata"
blo "60000,-49300"
tm "WireNameMgr"
)
)
on &107
)
*471 (Wire
uid 13397,0
shape (OrthoPolyLine
uid 13398,0
va (VaSet
vasetType 3
)
xt "52000,-48000,71250,-48000"
pts [
"71250,-48000"
"52000,-48000"
]
)
start &207
end &95
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13402,0
va (VaSet
)
xt "60000,-49200,69000,-48000"
st "s_tx_fl_tlast"
blo "60000,-48300"
tm "WireNameMgr"
)
)
on &108
)
*472 (Wire
uid 13405,0
shape (OrthoPolyLine
uid 13406,0
va (VaSet
vasetType 3
)
xt "52000,-47000,71250,-47000"
pts [
"71250,-47000"
"52000,-47000"
]
)
start &206
end &95
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13410,0
va (VaSet
)
xt "60000,-48200,69600,-47000"
st "s_tx_fl_tvalid"
blo "60000,-47300"
tm "WireNameMgr"
)
)
on &109
)
*473 (Wire
uid 13413,0
shape (OrthoPolyLine
uid 13414,0
va (VaSet
vasetType 3
)
xt "52000,-46000,71250,-46000"
pts [
"71250,-46000"
"52000,-46000"
]
)
start &208
end &95
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13418,0
va (VaSet
)
xt "60000,-47200,69600,-46000"
st "s_tx_fl_tready"
blo "60000,-46300"
tm "WireNameMgr"
)
)
on &110
)
*474 (Wire
uid 13421,0
shape (OrthoPolyLine
uid 13422,0
va (VaSet
vasetType 3
)
xt "52000,-44000,71250,-44000"
pts [
"71250,-44000"
"52000,-44000"
]
)
start &211
end &95
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13426,0
va (VaSet
)
xt "60000,-45200,70800,-44000"
st "eth_tx_fl_enable"
blo "60000,-44300"
tm "WireNameMgr"
)
)
on &111
)
*475 (Wire
uid 13429,0
shape (OrthoPolyLine
uid 13430,0
va (VaSet
vasetType 3
)
xt "52000,-43000,71250,-43000"
pts [
"71250,-43000"
"52000,-43000"
]
)
start &204
end &95
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13434,0
va (VaSet
)
xt "60000,-44200,69000,-43000"
st "eth_tx_fl_sel"
blo "60000,-43300"
tm "WireNameMgr"
)
)
on &112
)
*476 (Wire
uid 13437,0
shape (OrthoPolyLine
uid 13438,0
va (VaSet
vasetType 3
)
xt "52000,-16000,71250,-16000"
pts [
"71250,-16000"
"52000,-16000"
]
)
start &240
end &95
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13442,0
va (VaSet
)
xt "60000,-17200,69000,-16000"
st "eth_tx_rl_sel"
blo "60000,-16300"
tm "WireNameMgr"
)
)
on &124
)
*477 (Wire
uid 13445,0
shape (OrthoPolyLine
uid 13446,0
va (VaSet
vasetType 3
)
xt "52000,-17000,71250,-17000"
pts [
"71250,-17000"
"52000,-17000"
]
)
start &243
end &95
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13450,0
va (VaSet
)
xt "60000,-18200,70800,-17000"
st "eth_tx_rl_enable"
blo "60000,-17300"
tm "WireNameMgr"
)
)
on &123
)
*478 (Wire
uid 13453,0
shape (OrthoPolyLine
uid 13454,0
va (VaSet
vasetType 3
)
xt "52000,-19000,71250,-19000"
pts [
"71250,-19000"
"52000,-19000"
]
)
start &239
end &95
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13458,0
va (VaSet
)
xt "60000,-20200,69600,-19000"
st "s_tx_rl_tready"
blo "60000,-19300"
tm "WireNameMgr"
)
)
on &122
)
*479 (Wire
uid 13461,0
shape (OrthoPolyLine
uid 13462,0
va (VaSet
vasetType 3
)
xt "52000,-20000,71250,-20000"
pts [
"71250,-20000"
"52000,-20000"
]
)
start &238
end &95
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13466,0
va (VaSet
)
xt "60000,-21200,69000,-20000"
st "s_tx_rl_tlast"
blo "60000,-20300"
tm "WireNameMgr"
)
)
on &121
)
*480 (Wire
uid 13469,0
shape (OrthoPolyLine
uid 13470,0
va (VaSet
vasetType 3
)
xt "52000,-21000,71250,-21000"
pts [
"71250,-21000"
"52000,-21000"
]
)
start &237
end &95
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13474,0
va (VaSet
)
xt "60000,-22200,69600,-21000"
st "s_tx_rl_tvalid"
blo "60000,-21300"
tm "WireNameMgr"
)
)
on &120
)
*481 (Wire
uid 13477,0
shape (OrthoPolyLine
uid 13478,0
va (VaSet
vasetType 3
)
xt "52000,-22000,71250,-22000"
pts [
"71250,-22000"
"52000,-22000"
]
)
start &236
end &95
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13482,0
va (VaSet
)
xt "60000,-23200,69000,-22000"
st "s_tx_rl_tdata"
blo "60000,-22300"
tm "WireNameMgr"
)
)
on &119
)
*482 (Wire
uid 13483,0
shape (OrthoPolyLine
uid 13484,0
va (VaSet
vasetType 3
)
xt "69000,-29000,71250,-29000"
pts [
"71250,-29000"
"69000,-29000"
]
)
start &189
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13490,0
va (VaSet
isHidden 1
)
xt "65000,-29800,67400,-28600"
st "clk"
blo "65000,-28900"
tm "WireNameMgr"
)
)
on &1
)
*483 (Wire
uid 13491,0
shape (OrthoPolyLine
uid 13492,0
va (VaSet
vasetType 3
)
xt "69000,-28000,70342,-28000"
pts [
"70342,-28000"
"69000,-28000"
]
)
start &191
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13498,0
va (VaSet
isHidden 1
)
xt "64000,-28800,67600,-27600"
st "rst_n"
blo "64000,-27900"
tm "WireNameMgr"
)
)
on &57
)
*484 (Wire
uid 13499,0
shape (OrthoPolyLine
uid 13500,0
va (VaSet
vasetType 3
)
xt "69000,34000,71250,34000"
pts [
"71250,34000"
"69000,34000"
]
)
start &272
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13506,0
va (VaSet
isHidden 1
)
xt "65000,33200,67400,34400"
st "clk"
blo "65000,34100"
tm "WireNameMgr"
)
)
on &1
)
*485 (Wire
uid 13507,0
shape (OrthoPolyLine
uid 13508,0
va (VaSet
vasetType 3
)
xt "69000,35000,70342,35000"
pts [
"70342,35000"
"69000,35000"
]
)
start &274
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13514,0
va (VaSet
isHidden 1
)
xt "64000,34200,67600,35400"
st "rst_n"
blo "64000,35100"
tm "WireNameMgr"
)
)
on &57
)
*486 (Wire
uid 13633,0
shape (OrthoPolyLine
uid 13634,0
va (VaSet
vasetType 3
)
xt "111000,-44000,112000,-44000"
pts [
"111000,-44000"
"112000,-44000"
]
)
start &88
end &105
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13638,0
va (VaSet
isHidden 1
)
xt "113000,-44800,122000,-43600"
st "encryp_bypass"
blo "113000,-43900"
tm "WireNameMgr"
)
)
on &106
)
*487 (Wire
uid 13730,0
shape (OrthoPolyLine
uid 13731,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,42000,71250,42000"
pts [
"71250,42000"
"52000,42000"
]
)
start &261
end &125
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13737,0
va (VaSet
)
xt "59000,41200,68000,42400"
st "m_rx_fl_tdata"
blo "59000,42100"
tm "WireNameMgr"
)
)
on &164
)
*488 (Wire
uid 13738,0
shape (OrthoPolyLine
uid 13739,0
va (VaSet
vasetType 3
)
xt "52000,43000,71250,43000"
pts [
"71250,43000"
"52000,43000"
]
)
start &263
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13745,0
va (VaSet
)
xt "59000,42200,68000,43400"
st "m_rx_fl_tlast"
blo "59000,43100"
tm "WireNameMgr"
)
)
on &165
)
*489 (Wire
uid 13746,0
shape (OrthoPolyLine
uid 13747,0
va (VaSet
vasetType 3
)
xt "52000,47000,71250,47000"
pts [
"71250,47000"
"52000,47000"
]
)
start &267
end &125
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13753,0
va (VaSet
)
xt "59000,46200,69800,47400"
st "eth_rx_fl_enable"
blo "59000,47100"
tm "WireNameMgr"
)
)
on &129
)
*490 (Wire
uid 13754,0
shape (OrthoPolyLine
uid 13755,0
va (VaSet
vasetType 3
)
xt "52000,45000,71250,45000"
pts [
"71250,45000"
"52000,45000"
]
)
start &264
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13761,0
va (VaSet
)
xt "59000,44200,68600,45400"
st "m_rx_fl_tready"
blo "59000,45100"
tm "WireNameMgr"
)
)
on &167
)
*491 (Wire
uid 13762,0
shape (OrthoPolyLine
uid 13763,0
va (VaSet
vasetType 3
)
xt "52000,48000,71250,48000"
pts [
"71250,48000"
"52000,48000"
]
)
start &260
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13769,0
va (VaSet
)
xt "59000,47200,68000,48400"
st "eth_rx_fl_sel"
blo "59000,48100"
tm "WireNameMgr"
)
)
on &130
)
*492 (Wire
uid 13770,0
shape (OrthoPolyLine
uid 13771,0
va (VaSet
vasetType 3
)
xt "52000,44000,71250,44000"
pts [
"71250,44000"
"52000,44000"
]
)
start &262
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13777,0
va (VaSet
)
xt "59000,43200,68600,44400"
st "m_rx_fl_tvalid"
blo "59000,44100"
tm "WireNameMgr"
)
)
on &166
)
*493 (Wire
uid 13844,0
shape (OrthoPolyLine
uid 13845,0
va (VaSet
vasetType 3
)
xt "52000,18000,71250,18000"
pts [
"71250,18000"
"52000,18000"
]
)
start &292
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13851,0
va (VaSet
)
xt "59000,17200,68600,18400"
st "m_rx_rl_tready"
blo "59000,18100"
tm "WireNameMgr"
)
)
on &163
)
*494 (Wire
uid 13852,0
shape (OrthoPolyLine
uid 13853,0
va (VaSet
vasetType 3
)
xt "52000,15000,71250,15000"
pts [
"71250,15000"
"52000,15000"
]
)
start &289
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13859,0
va (VaSet
)
xt "59000,14200,68000,15400"
st "m_rx_rl_tdata"
blo "59000,15100"
tm "WireNameMgr"
)
)
on &160
)
*495 (Wire
uid 13860,0
shape (OrthoPolyLine
uid 13861,0
va (VaSet
vasetType 3
)
xt "52000,16000,71250,16000"
pts [
"71250,16000"
"52000,16000"
]
)
start &290
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13867,0
va (VaSet
)
xt "59000,15200,68600,16400"
st "m_rx_rl_tvalid"
blo "59000,16100"
tm "WireNameMgr"
)
)
on &161
)
*496 (Wire
uid 13868,0
shape (OrthoPolyLine
uid 13869,0
va (VaSet
vasetType 3
)
xt "52000,21000,71250,21000"
pts [
"71250,21000"
"52000,21000"
]
)
start &288
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13875,0
va (VaSet
)
xt "59000,20200,68000,21400"
st "eth_rx_rl_sel"
blo "59000,21100"
tm "WireNameMgr"
)
)
on &132
)
*497 (Wire
uid 13876,0
shape (OrthoPolyLine
uid 13877,0
va (VaSet
vasetType 3
)
xt "52000,20000,71250,20000"
pts [
"71250,20000"
"52000,20000"
]
)
start &295
end &125
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13883,0
va (VaSet
)
xt "59000,19200,69800,20400"
st "eth_rx_rl_enable"
blo "59000,20100"
tm "WireNameMgr"
)
)
on &131
)
*498 (Wire
uid 13884,0
shape (OrthoPolyLine
uid 13885,0
va (VaSet
vasetType 3
)
xt "52000,17000,71250,17000"
pts [
"71250,17000"
"52000,17000"
]
)
start &291
end &125
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13891,0
va (VaSet
)
xt "59000,16200,68000,17400"
st "m_rx_rl_tlast"
blo "59000,17100"
tm "WireNameMgr"
)
)
on &162
)
*499 (Wire
uid 13920,0
shape (OrthoPolyLine
uid 13921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-41000,71250,-40998"
pts [
"71250,-41000"
"65000,-41000"
"58000,-40998"
]
)
start &193
end &371
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13923,0
va (VaSet
)
xt "60000,-42200,67800,-41000"
st "profile_cfg"
blo "60000,-41300"
tm "WireNameMgr"
)
)
on &24
)
*500 (Wire
uid 13932,0
shape (OrthoPolyLine
uid 13933,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,23000,71250,23000"
pts [
"71250,23000"
"58000,23000"
]
)
start &277
end &372
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13939,0
va (VaSet
)
xt "59000,22200,66800,23400"
st "profile_cfg"
blo "59000,23100"
tm "WireNameMgr"
)
)
on &24
)
*501 (Wire
uid 13950,0
shape (OrthoPolyLine
uid 13951,0
va (VaSet
vasetType 3
)
xt "58000,25000,71250,25000"
pts [
"71250,25000"
"58000,25000"
]
)
start &285
end &393
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13953,0
va (VaSet
)
xt "59000,24200,65000,25400"
st "nav_start"
blo "59000,25100"
tm "WireNameMgr"
)
)
on &46
)
*502 (Wire
uid 13968,0
shape (OrthoPolyLine
uid 13969,0
va (VaSet
vasetType 3
)
xt "58000,26000,71250,26000"
pts [
"71250,26000"
"58000,26000"
]
)
start &286
end &392
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13971,0
va (VaSet
)
xt "59000,25200,64400,26400"
st "nav_stop"
blo "59000,26100"
tm "WireNameMgr"
)
)
on &44
)
*503 (Wire
uid 13980,0
shape (OrthoPolyLine
uid 13981,0
va (VaSet
vasetType 3
)
xt "58000,27000,71250,27000"
pts [
"71250,27000"
"58000,27000"
]
)
start &284
end &373
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13983,0
va (VaSet
)
xt "59000,26200,63200,27400"
st "nav_rd"
blo "59000,27100"
tm "WireNameMgr"
)
)
on &30
)
*504 (Wire
uid 13992,0
shape (OrthoPolyLine
uid 13993,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,28000,71250,28000"
pts [
"71250,28000"
"58000,28000"
]
)
start &283
end &374
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13995,0
va (VaSet
)
xt "59000,27200,65000,28400"
st "nav_rdata"
blo "59000,28100"
tm "WireNameMgr"
)
)
on &32
)
*505 (Wire
uid 14004,0
shape (OrthoPolyLine
uid 14005,0
va (VaSet
vasetType 3
)
xt "58000,29000,71250,29000"
pts [
"71250,29000"
"58000,29000"
]
)
start &287
end &391
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14007,0
va (VaSet
)
xt "59000,28200,63800,29400"
st "nav_eop"
blo "59000,29100"
tm "WireNameMgr"
)
)
on &48
)
*506 (Wire
uid 14040,0
shape (OrthoPolyLine
uid 14041,0
va (VaSet
vasetType 3
)
xt "46000,64000,46000,73000"
pts [
"46000,73000"
"46000,64000"
]
)
start &467
end &125
sat 32
eat 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14045,0
ro 270
va (VaSet
)
xt "44800,62800,46000,70000"
st "adt_gdt(1)"
blo "45700,70000"
tm "WireNameMgr"
)
)
on &93
)
*507 (Wire
uid 14048,0
shape (OrthoPolyLine
uid 14049,0
va (VaSet
vasetType 3
)
xt "46000,8000,46000,14000"
pts [
"46000,14000"
"46000,8000"
]
)
start &125
end &95
sat 2
eat 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14055,0
ro 270
va (VaSet
)
xt "44800,5800,46000,13000"
st "adt_gdt(0)"
blo "45700,13000"
tm "WireNameMgr"
)
)
on &93
)
*508 (Wire
uid 14736,0
shape (OrthoPolyLine
uid 14737,0
va (VaSet
vasetType 3
)
xt "10750,78000,12250,78000"
pts [
"12250,78000"
"10750,78000"
]
)
start &314
end &143
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14741,0
va (VaSet
isHidden 1
)
xt "4250,77200,9050,78400"
st "ProcRNW"
blo "4250,78100"
tm "WireNameMgr"
)
)
on &146
)
*509 (Wire
uid 14742,0
shape (OrthoPolyLine
uid 14743,0
va (VaSet
vasetType 3
)
xt "10750,79000,12250,79000"
pts [
"12250,79000"
"10750,79000"
]
)
start &311
end &144
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14747,0
va (VaSet
isHidden 1
)
xt "4250,78200,10250,79400"
st "ProcWrAck"
blo "4250,79100"
tm "WireNameMgr"
)
)
on &147
)
*510 (Wire
uid 14748,0
shape (OrthoPolyLine
uid 14749,0
va (VaSet
vasetType 3
)
xt "10750,80000,12250,80000"
pts [
"12250,80000"
"10750,80000"
]
)
start &327
end &145
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14753,0
va (VaSet
isHidden 1
)
xt "4250,79200,10250,80400"
st "ProcRdAck"
blo "4250,80100"
tm "WireNameMgr"
)
)
on &148
)
*511 (Wire
uid 14754,0
shape (OrthoPolyLine
uid 14755,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10750,74000,12250,74000"
pts [
"12250,74000"
"10750,74000"
]
)
start &310
end &139
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14759,0
va (VaSet
isHidden 1
)
xt "5250,73200,10650,74400"
st "ProcAddr"
blo "5250,74100"
tm "WireNameMgr"
)
)
on &135
)
*512 (Wire
uid 14760,0
shape (OrthoPolyLine
uid 14761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10750,75000,12250,75000"
pts [
"12250,75000"
"10750,75000"
]
)
start &312
end &140
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14765,0
va (VaSet
isHidden 1
)
xt "4250,74200,11450,75400"
st "ProcDatain"
blo "4250,75100"
tm "WireNameMgr"
)
)
on &137
)
*513 (Wire
uid 14766,0
shape (OrthoPolyLine
uid 14767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10750,76000,12250,76000"
pts [
"12250,76000"
"10750,76000"
]
)
start &328
end &141
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14771,0
va (VaSet
isHidden 1
)
xt "3250,75200,11050,76400"
st "ProcDataout"
blo "3250,76100"
tm "WireNameMgr"
)
)
on &136
)
*514 (Wire
uid 14772,0
shape (OrthoPolyLine
uid 14773,0
va (VaSet
vasetType 3
)
xt "10750,77000,12250,77000"
pts [
"12250,77000"
"10750,77000"
]
)
start &313
end &142
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14777,0
va (VaSet
isHidden 1
)
xt "4250,76200,8450,77400"
st "ProcCs"
blo "4250,77100"
tm "WireNameMgr"
)
)
on &138
)
*515 (Wire
uid 15274,0
shape (OrthoPolyLine
uid 15275,0
va (VaSet
vasetType 3
)
xt "111000,19000,112000,19000"
pts [
"111000,19000"
"112000,19000"
]
)
start &80
end &150
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15279,0
va (VaSet
isHidden 1
)
xt "113000,18200,122000,19400"
st "decryp_enable"
blo "113000,19100"
tm "WireNameMgr"
)
)
on &149
)
*516 (Wire
uid 15533,0
shape (OrthoPolyLine
uid 15534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,78000,56000,78000"
pts [
"35750,78000"
"56000,78000"
]
)
start &321
end &375
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15536,0
va (VaSet
)
xt "36000,77200,40200,78400"
st "ch_sel"
blo "36000,78100"
tm "WireNameMgr"
)
)
on &28
)
*517 (Wire
uid 15692,0
shape (OrthoPolyLine
uid 15693,0
va (VaSet
vasetType 3
)
xt "35750,91000,56000,91000"
pts [
"35750,91000"
"56000,91000"
]
)
start &319
end &376
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15695,0
va (VaSet
)
xt "36000,90200,40200,91400"
st "nav_rd"
blo "36000,91100"
tm "WireNameMgr"
)
)
on &30
)
*518 (Wire
uid 15704,0
shape (OrthoPolyLine
uid 15705,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,93000,56000,93000"
pts [
"35750,93000"
"56000,93000"
]
)
start &326
end &377
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15707,0
va (VaSet
)
xt "36000,92200,42000,93400"
st "nav_rdata"
blo "36000,93100"
tm "WireNameMgr"
)
)
on &32
)
*519 (Wire
uid 15716,0
shape (OrthoPolyLine
uid 15717,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,98000,56000,98000"
pts [
"35750,98000"
"56000,98000"
]
)
start &329
end &378
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15719,0
va (VaSet
)
xt "36000,97200,42000,98400"
st "rl_status"
blo "36000,98100"
tm "WireNameMgr"
)
)
on &34
)
*520 (Wire
uid 15728,0
shape (OrthoPolyLine
uid 15729,0
va (VaSet
vasetType 3
)
xt "35750,99000,56000,99000"
pts [
"35750,99000"
"56000,99000"
]
)
start &330
end &379
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15731,0
va (VaSet
)
xt "36000,98200,46200,99400"
st "rl_status_clear"
blo "36000,99100"
tm "WireNameMgr"
)
)
on &36
)
*521 (Wire
uid 15742,0
shape (OrthoPolyLine
uid 15743,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-33000,71250,-32994"
pts [
"71250,-33000"
"64000,-33000"
"64000,-32994"
"58000,-33000"
]
)
start &203
end &383
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15749,0
va (VaSet
)
xt "60000,-34200,65400,-33000"
st "ch_wdata"
blo "60000,-33300"
tm "WireNameMgr"
)
)
on &18
)
*522 (Wire
uid 15750,0
shape (OrthoPolyLine
uid 15751,0
va (VaSet
vasetType 3
)
xt "58000,-36000,71250,-35950"
pts [
"71250,-36000"
"64000,-36000"
"64000,-35994"
"58000,-35950"
]
)
start &199
end &380
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15757,0
va (VaSet
)
xt "60000,-37200,65400,-36000"
st "ch_clear"
blo "60000,-36300"
tm "WireNameMgr"
)
)
on &12
)
*523 (Wire
uid 15758,0
shape (OrthoPolyLine
uid 15759,0
va (VaSet
vasetType 3
)
xt "58000,-35000,71250,-34994"
pts [
"71250,-35000"
"64000,-35000"
"64000,-34994"
"58000,-35000"
]
)
start &200
end &381
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15765,0
va (VaSet
)
xt "60000,-36200,63600,-35000"
st "ch_wr"
blo "60000,-35300"
tm "WireNameMgr"
)
)
on &22
)
*524 (Wire
uid 15766,0
shape (OrthoPolyLine
uid 15767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-32000,71250,-31994"
pts [
"71250,-32000"
"64000,-32000"
"64000,-31994"
"58000,-32000"
]
)
start &202
end &384
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15773,0
va (VaSet
)
xt "60000,-33200,67800,-32000"
st "ch_fl_rdata"
blo "60000,-32300"
tm "WireNameMgr"
)
)
on &16
)
*525 (Wire
uid 15774,0
shape (OrthoPolyLine
uid 15775,0
va (VaSet
vasetType 3
)
xt "58000,-34000,71250,-34000"
pts [
"71250,-34000"
"58000,-34000"
]
)
start &201
end &382
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15781,0
va (VaSet
)
xt "60000,-35200,63600,-34000"
st "ch_rd"
blo "60000,-34300"
tm "WireNameMgr"
)
)
on &14
)
*526 (Wire
uid 15824,0
shape (OrthoPolyLine
uid 15825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,-37000,71250,-36999"
pts [
"71250,-37000"
"65000,-37000"
"58000,-36999"
]
)
start &198
end &385
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15827,0
va (VaSet
)
xt "60000,-38200,64200,-37000"
st "ch_sel"
blo "60000,-37300"
tm "WireNameMgr"
)
)
on &28
)
*527 (Wire
uid 15997,0
shape (OrthoPolyLine
uid 15998,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,84000,56000,84000"
pts [
"35750,84000"
"56000,84000"
]
)
start &331
end &394
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16000,0
va (VaSet
)
xt "36000,83200,43800,84400"
st "ch_rl_rdata"
blo "36000,84100"
tm "WireNameMgr"
)
)
on &38
)
&7
&9
&11
&13
&15
&17
&19
&21
&23
&25
&27
&29
&31
&33
&35
&37
&39
&41
&43
&45
&47
*528 (Wire
uid 16131,0
shape (OrthoPolyLine
uid 16132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,31000,71250,31000"
pts [
"71250,31000"
"58000,31000"
]
)
start &279
end &399
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16134,0
va (VaSet
)
xt "59000,30200,65000,31400"
st "rl_status"
blo "59000,31100"
tm "WireNameMgr"
)
)
on &34
)
&49
*529 (Wire
uid 16143,0
shape (OrthoPolyLine
uid 16144,0
va (VaSet
vasetType 3
)
xt "58000,32000,71250,32000"
pts [
"71250,32000"
"58000,32000"
]
)
start &278
end &400
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16146,0
va (VaSet
)
xt "59000,31200,69200,32400"
st "rl_status_clear"
blo "59000,32100"
tm "WireNameMgr"
)
)
on &36
)
&51
*530 (Wire
uid 16163,0
shape (OrthoPolyLine
uid 16164,0
va (VaSet
vasetType 3
)
xt "95750,-45000,105000,-45000"
pts [
"95750,-45000"
"105000,-45000"
]
)
start &210
end &88
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16170,0
va (VaSet
)
xt "96000,-45800,106800,-44600"
st "encryp_fl_enable"
blo "96000,-44900"
tm "WireNameMgr"
)
)
on &179
)
*531 (Wire
uid 16173,0
shape (OrthoPolyLine
uid 16174,0
va (VaSet
vasetType 3
)
xt "95750,-17000,105000,-17000"
pts [
"95750,-17000"
"105000,-17000"
]
)
start &241
end &88
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16180,0
va (VaSet
)
xt "96000,-18200,106800,-17000"
st "encryp_rl_bypass"
blo "96000,-17300"
tm "WireNameMgr"
)
)
on &180
)
*532 (Wire
uid 16183,0
shape (OrthoPolyLine
uid 16184,0
va (VaSet
vasetType 3
)
xt "95750,19000,105000,19000"
pts [
"95750,19000"
"105000,19000"
]
)
start &294
end &80
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16190,0
va (VaSet
)
xt "96000,18200,106800,19400"
st "decryp_rl_enable"
blo "96000,19100"
tm "WireNameMgr"
)
)
on &181
)
*533 (Wire
uid 16193,0
shape (OrthoPolyLine
uid 16194,0
va (VaSet
vasetType 3
)
xt "95750,46000,105000,46000"
pts [
"95750,46000"
"105000,46000"
]
)
start &266
end &80
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16200,0
va (VaSet
)
xt "96000,45200,106800,46400"
st "decryp_fl_enable"
blo "96000,46100"
tm "WireNameMgr"
)
)
on &182
)
*534 (Wire
uid 19301,0
shape (OrthoPolyLine
uid 19302,0
va (VaSet
vasetType 3
)
xt "111000,-41000,112000,-41000"
pts [
"111000,-41000"
"112000,-41000"
]
)
start &88
end &184
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19306,0
va (VaSet
isHidden 1
)
xt "108000,-42200,117000,-41000"
st "enable_fsi_tx"
blo "108000,-41300"
tm "WireNameMgr"
)
)
on &187
)
*535 (Wire
uid 19315,0
shape (OrthoPolyLine
uid 19316,0
va (VaSet
vasetType 3
)
xt "111000,23000,112000,23000"
pts [
"111000,23000"
"112000,23000"
]
)
start &80
end &185
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19320,0
va (VaSet
isHidden 1
)
xt "111000,21800,120000,23000"
st "enable_fsi_rx"
blo "111000,22700"
tm "WireNameMgr"
)
)
on &186
)
*536 (Wire
uid 20834,0
shape (OrthoPolyLine
uid 20835,0
va (VaSet
vasetType 3
)
xt "35750,75000,111000,75000"
pts [
"111000,75000"
"35750,75000"
]
)
start &300
end &333
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20839,0
va (VaSet
isHidden 1
)
xt "103000,73800,110800,75000"
st "sel_adt_gdt"
blo "103000,74700"
tm "WireNameMgr"
)
)
on &247
)
*537 (Wire
uid 20852,0
shape (OrthoPolyLine
uid 20853,0
va (VaSet
vasetType 3
)
xt "107000,64000,107000,73000"
pts [
"107000,73000"
"107000,64000"
]
)
start &468
end &80
sat 32
eat 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20859,0
ro 270
va (VaSet
)
xt "105800,62800,107000,70000"
st "adt_gdt(1)"
blo "106700,70000"
tm "WireNameMgr"
)
)
on &93
)
*538 (Wire
uid 21185,0
shape (OrthoPolyLine
uid 21186,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,76000,111000,76000"
pts [
"58000,76000"
"111000,76000"
]
)
start &401
end &299
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21188,0
va (VaSet
isHidden 1
)
xt "105000,74800,112800,76000"
st "profile_cfg"
blo "105000,75700"
tm "WireNameMgr"
)
)
on &24
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *539 (PackageList
uid 9,0
stg "VerticalLayoutStrategy"
textVec [
*540 (Text
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,3900,27000,5000"
st "Package List"
blo "20000,4700"
)
*541 (MLText
uid 11,0
va (VaSet
isHidden 1
)
xt "20000,5000,38600,13400"
st "library ieee;
use ieee.std_logic_1164.all;

library fsi_adt_rl;
library fsi_adt_fl;
library fsi_gdt_rl;
library fsi_gdt_fl;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*542 (Text
uid 13,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,30500,1100"
st "Compiler Directives"
blo "20000,800"
)
*543 (Text
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,1100,32500,2200"
st "Pre-module directives:"
blo "20000,1900"
)
*544 (MLText
uid 15,0
va (VaSet
isHidden 1
)
xt "20000,2200,32600,4600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*545 (Text
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,3800,33000,4900"
st "Post-module directives:"
blo "20000,4600"
)
*546 (MLText
uid 17,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*547 (Text
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,4900,32500,6000"
st "End-module directives:"
blo "20000,5700"
)
*548 (MLText
uid 19,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1544,920"
viewArea "26181,1503,133171,63887"
cachedDiagramExtent "0,-55000,199200,325000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "11000,-50000"
lastUid 25769,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Courier New,8,0"
)
xt "450,2150,1450,2950"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Courier New,8,1"
)
xt "1000,1000,4500,2100"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*549 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,3350,6500,4450"
st "<library>"
blo "1500,4150"
tm "BdLibraryNameMgr"
)
*550 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,4450,5500,5550"
st "<block>"
blo "1500,5250"
tm "BlkNameMgr"
)
*551 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,5550,3500,6650"
st "i_0"
blo "1500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "1500,13350,1500,13350"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*552 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
)
*553 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "MWComponent"
blo "750,5250"
)
*554 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*555 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
tm "BdLibraryNameMgr"
)
*556 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "SaComponent"
blo "750,5250"
tm "CptNameMgr"
)
*557 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-250,0,8250,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*558 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,3350,4250,4450"
st "Library"
blo "250,4150"
)
*559 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,4450,7750,5550"
st "VhdlComponent"
blo "250,5250"
)
*560 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,5550,2250,6650"
st "i_0"
blo "250,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6750,1350,-6750,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*561 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,3350,3500,4450"
st "Library"
blo "-500,4150"
)
*562 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,4450,8500,5550"
st "VerilogComponent"
blo "-500,5250"
)
*563 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,5550,1500,6650"
st "i_0"
blo "-500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7500,1350,-7500,1350"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*564 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,3900,5000,5000"
st "eb1"
blo "3000,4700"
tm "HdlTextNameMgr"
)
*565 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,5000,4000,6100"
st "1"
blo "3000,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,-550,500,550"
st "G"
blo "-500,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,1200"
st "sig0"
blo "0,900"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3600,1200"
st "dbus0"
blo "0,900"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4800,1200"
st "bundle0"
blo "0,900"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1800,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,18600,300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "150,50,1350,1250"
st "1"
blo "150,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*566 (Text
va (VaSet
font "Courier New,10,1"
)
xt "12000,20000,24000,21300"
st "Frame Declarations"
blo "12000,21000"
)
*567 (MLText
va (VaSet
)
xt "12000,21300,12000,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,11400,300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "150,50,1350,1250"
st "1"
blo "150,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*568 (Text
va (VaSet
font "Courier New,10,1"
)
xt "12000,20000,24000,21300"
st "Frame Declarations"
blo "12000,21000"
)
*569 (MLText
va (VaSet
)
xt "12000,21300,12000,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,3000,1950"
st "Port"
blo "0,1650"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,3000,1950"
st "Port"
blo "0,1650"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,27000,1100"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,23500,1100"
st "Ports:"
blo "20000,800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,25000,1100"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,29000,1100"
st "Diagram Signals:"
blo "20000,800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,26000,1100"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 456,0
usingSuid 1
emptyRow *570 (LEmptyRow
)
uid 22,0
optionalChildren [
*571 (RefLabelRowHdr
)
*572 (TitleRowHdr
)
*573 (FilterRowHdr
)
*574 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*575 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*576 (GroupColHdr
tm "GroupColHdrMgr"
)
*577 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*578 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*579 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*580 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*581 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*582 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*583 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
eolc "--! Clock signal"
o 5
suid 8,0
)
)
uid 1318,0
)
*584 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trigger_range"
t "STD_LOGIC"
o 106
suid 97,0
)
)
uid 4055,0
)
*585 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fl_status"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 64
suid 107,0
)
)
uid 4075,0
)
*586 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fl_status_clear"
t "std_logic"
o 65
suid 108,0
)
)
uid 4077,0
)
*587 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 10
suid 121,0
)
)
uid 4346,0
)
*588 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rl_ch_wr"
t "std_logic"
o 87
suid 126,0
)
)
uid 4739,0
)
*589 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "decryp_bypass"
t "std_logic"
o 20
suid 178,0
)
)
uid 10672,0
)
*590 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 37
suid 212,0
)
)
uid 11956,0
)
*591 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fl_pmec_sync_out"
t "std_logic"
o 31
suid 218,0
)
)
uid 13227,0
)
*592 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fl_pmec_sync_in"
t "std_logic"
o 6
suid 230,0
)
)
uid 13515,0
)
*593 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "pn_code_gen_trck_st_in"
t "std_logic_vector"
b "(1 downto 0)"
o 9
suid 231,0
)
)
uid 13517,0
)
*594 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_enable"
t "std_logic"
o 25
suid 232,0
)
)
uid 13519,0
)
*595 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "adt_gdt"
t "std_logic_vector"
b "(1 downto 0)"
o 40
suid 252,0
)
)
uid 13533,0
)
*596 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_newkey"
t "std_logic"
o 26
suid 253,0
)
)
uid 13535,0
)
*597 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "m_tx_fl_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 74
suid 281,0
)
)
uid 13778,0
)
*598 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "m_tx_fl_tvalid"
t "std_logic"
o 76
suid 282,0
)
)
uid 13780,0
)
*599 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "m_tx_fl_tready"
t "std_logic"
o 75
suid 283,0
)
)
uid 13782,0
)
*600 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "m_tx_rl_tvalid"
t "std_logic"
o 79
suid 285,0
)
)
uid 13786,0
)
*601 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "m_tx_rl_tready"
t "std_logic"
o 78
suid 286,0
)
)
uid 13788,0
)
*602 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "m_tx_rl_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 77
suid 288,0
)
)
uid 13792,0
)
*603 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_bypass"
t "std_logic"
o 24
suid 290,0
)
)
uid 13794,0
)
*604 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_enable"
t "std_logic"
o 29
suid 305,0
)
)
uid 13796,0
)
*605 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s_tx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 13
suid 307,0
)
)
uid 13798,0
)
*606 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s_tx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 15
suid 308,0
)
)
uid 13800,0
)
*607 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s_tx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 309,0
)
)
uid 13802,0
)
*608 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s_tx_tready"
t "std_logic"
o 39
suid 310,0
)
)
uid 13804,0
)
*609 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_sel"
t "std_logic"
o 30
suid 311,0
)
)
uid 13806,0
)
*610 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_rl_sel"
t "std_logic"
o 63
suid 317,0
)
)
uid 13808,0
)
*611 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_rl_enable"
t "std_logic"
o 62
suid 316,0
)
)
uid 13810,0
)
*612 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_tx_rl_tready"
t "std_logic"
o 104
suid 315,0
)
)
uid 13812,0
)
*613 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_tx_rl_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 314,0
)
)
uid 13814,0
)
*614 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_tx_rl_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 105
suid 313,0
)
)
uid 13816,0
)
*615 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_tx_rl_tdata"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--! Word read from memory"
o 102
suid 312,0
)
)
uid 13818,0
)
*616 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_fl_sel"
t "std_logic"
o 61
suid 304,0
)
)
uid 13820,0
)
*617 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_fl_enable"
t "std_logic"
o 60
suid 303,0
)
)
uid 13822,0
)
*618 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_tx_fl_tready"
t "std_logic"
o 100
suid 302,0
)
)
uid 13824,0
)
*619 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "s_tx_fl_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 101
suid 301,0
)
)
uid 13826,0
)
*620 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_tx_fl_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 300,0
)
)
uid 13828,0
)
*621 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_tx_fl_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 98
suid 299,0
)
)
uid 13830,0
)
*622 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_fl_enable"
t "std_logic"
o 56
suid 334,0
)
)
uid 14068,0
)
*623 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_fl_sel"
t "std_logic"
o 57
suid 335,0
)
)
uid 14070,0
)
*624 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_rl_enable"
t "std_logic"
o 58
suid 340,0
)
)
uid 14080,0
)
*625 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_rl_sel"
t "std_logic"
o 59
suid 341,0
)
)
uid 14082,0
)
*626 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "eth_rx_enable"
t "std_logic"
o 27
suid 346,0
)
)
uid 14092,0
)
*627 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_rx_sel"
t "std_logic"
o 28
suid 347,0
)
)
uid 14094,0
)
*628 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 372,0
)
)
uid 14144,0
)
*629 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ProcDataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
suid 373,0
)
)
uid 14146,0
)
*630 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ProcDatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 374,0
)
)
uid 14150,0
)
*631 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ProcCs"
t "std_logic"
o 2
suid 375,0
)
)
uid 14806,0
)
*632 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 385,0
)
)
uid 14808,0
)
*633 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 388,0
)
)
uid 14810,0
)
*634 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 389,0
)
)
uid 14812,0
)
*635 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "decryp_enable"
t "std_logic"
o 21
suid 390,0
)
)
uid 15294,0
)
*636 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_fl_bypass"
t "std_logic"
o 52
suid 391,0
)
)
uid 15296,0
)
*637 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_rl_enable"
t "std_logic"
o 55
suid 392,0
)
)
uid 15298,0
)
*638 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "m_tx_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 35
suid 393,0
)
)
uid 15356,0
)
*639 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "m_tx_tvalid"
t "std_logic"
o 36
suid 394,0
)
)
uid 15358,0
)
*640 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "m_tx_tready"
t "std_logic"
o 8
suid 395,0
)
)
uid 15360,0
)
*641 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "m_rx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 32
suid 396,0
)
)
uid 15362,0
)
*642 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "m_rx_tlast"
t "std_logic"
o 33
suid 397,0
)
)
uid 15364,0
)
*643 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "m_rx_tvalid"
t "std_logic"
o 34
suid 398,0
)
)
uid 15366,0
)
*644 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "m_rx_tready"
t "std_logic"
o 7
suid 399,0
)
)
uid 15368,0
)
*645 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "m_rx_rl_tdata"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--! Word read from memory"
o 70
suid 400,0
)
)
uid 15370,0
)
*646 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "m_rx_rl_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 73
suid 401,0
)
)
uid 15372,0
)
*647 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "m_rx_rl_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 402,0
)
)
uid 15374,0
)
*648 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "m_rx_rl_tready"
t "std_logic"
o 72
suid 403,0
)
)
uid 15376,0
)
*649 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "m_rx_fl_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 66
suid 404,0
)
)
uid 15378,0
)
*650 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "m_rx_fl_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 405,0
)
)
uid 15380,0
)
*651 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "m_rx_fl_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 69
suid 406,0
)
)
uid 15382,0
)
*652 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "m_rx_fl_tready"
t "std_logic"
o 68
suid 407,0
)
)
uid 15384,0
)
*653 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_rx_rl_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 95
suid 408,0
)
)
uid 15386,0
)
*654 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_rx_rl_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 97
suid 409,0
)
)
uid 15388,0
)
*655 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_rx_rl_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 96
suid 410,0
)
)
uid 15390,0
)
*656 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_rl_bypass"
t "std_logic"
o 50
suid 411,0
)
)
uid 15392,0
)
*657 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s_rx_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 11
suid 412,0
)
)
uid 15394,0
)
*658 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s_rx_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 12
suid 413,0
)
)
uid 15396,0
)
*659 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s_rx_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 38
suid 414,0
)
)
uid 15398,0
)
*660 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_rx_fl_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 92
suid 415,0
)
)
uid 15400,0
)
*661 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "s_rx_fl_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 93
suid 417,0
)
)
uid 15404,0
)
*662 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_fl_bypass"
t "std_logic"
o 48
suid 418,0
)
)
uid 15406,0
)
*663 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ch_sel"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 45
suid 419,0
)
)
uid 15545,0
)
*664 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ch_clear"
t "std_logic"
o 41
suid 421,0
)
)
uid 15836,0
)
*665 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ch_wr"
t "std_logic"
o 47
suid 422,0
)
)
uid 15838,0
)
*666 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ch_rd"
t "std_logic"
o 43
suid 423,0
)
)
uid 15840,0
)
*667 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ch_wdata"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 46
suid 424,0
)
)
uid 15842,0
)
*668 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ch_fl_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 42
suid 425,0
)
)
uid 15844,0
)
*669 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "nav_start"
t "std_logic"
o 83
suid 426,0
)
)
uid 15846,0
)
*670 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "nav_stop"
t "std_logic"
o 84
suid 427,0
)
)
uid 15848,0
)
*671 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "nav_wr"
t "std_logic"
o 86
suid 428,0
)
)
uid 15850,0
)
*672 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "nav_wdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 85
suid 429,0
)
)
uid 15852,0
)
*673 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "nav_rd"
t "std_logic"
o 81
suid 430,0
)
)
uid 15854,0
)
*674 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "nav_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 82
suid 431,0
)
)
uid 15856,0
)
*675 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rl_status"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 88
suid 432,0
)
)
uid 15858,0
)
*676 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rl_status_clear"
t "std_logic"
o 90
suid 433,0
)
)
uid 15860,0
)
*677 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "nav_eop"
t "std_logic"
o 80
suid 434,0
)
)
uid 15862,0
)
*678 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ch_rl_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 44
suid 437,0
)
)
uid 15866,0
)
*679 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rl_status1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 89
suid 439,0
)
)
uid 16153,0
)
*680 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rl_status_clear1"
t "std_logic"
o 91
suid 440,0
)
)
uid 16155,0
)
*681 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "s_rx_fl_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 94
suid 441,0
)
)
uid 16159,0
)
*682 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_fl_enable"
t "std_logic"
o 53
suid 443,0
)
)
uid 16203,0
)
*683 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_rl_bypass"
t "std_logic"
o 54
suid 444,0
)
)
uid 16205,0
)
*684 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_rl_enable"
t "std_logic"
o 51
suid 445,0
)
)
uid 16207,0
)
*685 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_fl_enable"
t "std_logic"
o 49
suid 446,0
)
)
uid 16209,0
)
*686 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "enable_fsi_rx"
t "std_logic"
o 22
suid 451,0
)
)
uid 19339,0
)
*687 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "enable_fsi_tx"
t "std_logic"
o 23
suid 452,0
)
)
uid 19341,0
)
*688 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sel_adt_gdt"
t "std_logic"
o 16
suid 456,0
)
)
uid 20848,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 35,0
optionalChildren [
*689 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *690 (MRCItem
litem &570
pos 106
dimension 20
)
uid 37,0
optionalChildren [
*691 (MRCItem
litem &571
pos 0
dimension 20
uid 38,0
)
*692 (MRCItem
litem &572
pos 1
dimension 23
uid 39,0
)
*693 (MRCItem
litem &573
pos 2
hidden 1
dimension 20
uid 40,0
)
*694 (MRCItem
litem &583
pos 0
dimension 20
uid 1319,0
)
*695 (MRCItem
litem &584
pos 39
dimension 20
uid 4056,0
)
*696 (MRCItem
litem &585
pos 40
dimension 20
uid 4076,0
)
*697 (MRCItem
litem &586
pos 41
dimension 20
uid 4078,0
)
*698 (MRCItem
litem &587
pos 1
dimension 20
uid 4347,0
)
*699 (MRCItem
litem &588
pos 42
dimension 20
uid 4740,0
)
*700 (MRCItem
litem &589
pos 2
dimension 20
uid 10673,0
)
*701 (MRCItem
litem &590
pos 37
dimension 20
uid 11957,0
)
*702 (MRCItem
litem &591
pos 3
dimension 20
uid 13228,0
)
*703 (MRCItem
litem &592
pos 4
dimension 20
uid 13516,0
)
*704 (MRCItem
litem &593
pos 5
dimension 20
uid 13518,0
)
*705 (MRCItem
litem &594
pos 6
dimension 20
uid 13520,0
)
*706 (MRCItem
litem &595
pos 43
dimension 20
uid 13534,0
)
*707 (MRCItem
litem &596
pos 7
dimension 20
uid 13536,0
)
*708 (MRCItem
litem &597
pos 44
dimension 20
uid 13779,0
)
*709 (MRCItem
litem &598
pos 45
dimension 20
uid 13781,0
)
*710 (MRCItem
litem &599
pos 46
dimension 20
uid 13783,0
)
*711 (MRCItem
litem &600
pos 47
dimension 20
uid 13787,0
)
*712 (MRCItem
litem &601
pos 48
dimension 20
uid 13789,0
)
*713 (MRCItem
litem &602
pos 49
dimension 20
uid 13793,0
)
*714 (MRCItem
litem &603
pos 8
dimension 20
uid 13795,0
)
*715 (MRCItem
litem &604
pos 9
dimension 20
uid 13797,0
)
*716 (MRCItem
litem &605
pos 10
dimension 20
uid 13799,0
)
*717 (MRCItem
litem &606
pos 11
dimension 20
uid 13801,0
)
*718 (MRCItem
litem &607
pos 12
dimension 20
uid 13803,0
)
*719 (MRCItem
litem &608
pos 13
dimension 20
uid 13805,0
)
*720 (MRCItem
litem &609
pos 14
dimension 20
uid 13807,0
)
*721 (MRCItem
litem &610
pos 50
dimension 20
uid 13809,0
)
*722 (MRCItem
litem &611
pos 51
dimension 20
uid 13811,0
)
*723 (MRCItem
litem &612
pos 52
dimension 20
uid 13813,0
)
*724 (MRCItem
litem &613
pos 53
dimension 20
uid 13815,0
)
*725 (MRCItem
litem &614
pos 54
dimension 20
uid 13817,0
)
*726 (MRCItem
litem &615
pos 55
dimension 20
uid 13819,0
)
*727 (MRCItem
litem &616
pos 56
dimension 20
uid 13821,0
)
*728 (MRCItem
litem &617
pos 57
dimension 20
uid 13823,0
)
*729 (MRCItem
litem &618
pos 58
dimension 20
uid 13825,0
)
*730 (MRCItem
litem &619
pos 59
dimension 20
uid 13827,0
)
*731 (MRCItem
litem &620
pos 60
dimension 20
uid 13829,0
)
*732 (MRCItem
litem &621
pos 61
dimension 20
uid 13831,0
)
*733 (MRCItem
litem &622
pos 62
dimension 20
uid 14069,0
)
*734 (MRCItem
litem &623
pos 63
dimension 20
uid 14071,0
)
*735 (MRCItem
litem &624
pos 64
dimension 20
uid 14081,0
)
*736 (MRCItem
litem &625
pos 65
dimension 20
uid 14083,0
)
*737 (MRCItem
litem &626
pos 15
dimension 20
uid 14093,0
)
*738 (MRCItem
litem &627
pos 16
dimension 20
uid 14095,0
)
*739 (MRCItem
litem &628
pos 17
dimension 20
uid 14145,0
)
*740 (MRCItem
litem &629
pos 18
dimension 20
uid 14147,0
)
*741 (MRCItem
litem &630
pos 19
dimension 20
uid 14151,0
)
*742 (MRCItem
litem &631
pos 20
dimension 20
uid 14807,0
)
*743 (MRCItem
litem &632
pos 21
dimension 20
uid 14809,0
)
*744 (MRCItem
litem &633
pos 22
dimension 20
uid 14811,0
)
*745 (MRCItem
litem &634
pos 23
dimension 20
uid 14813,0
)
*746 (MRCItem
litem &635
pos 24
dimension 20
uid 15295,0
)
*747 (MRCItem
litem &636
pos 66
dimension 20
uid 15297,0
)
*748 (MRCItem
litem &637
pos 67
dimension 20
uid 15299,0
)
*749 (MRCItem
litem &638
pos 25
dimension 20
uid 15357,0
)
*750 (MRCItem
litem &639
pos 26
dimension 20
uid 15359,0
)
*751 (MRCItem
litem &640
pos 27
dimension 20
uid 15361,0
)
*752 (MRCItem
litem &641
pos 28
dimension 20
uid 15363,0
)
*753 (MRCItem
litem &642
pos 29
dimension 20
uid 15365,0
)
*754 (MRCItem
litem &643
pos 30
dimension 20
uid 15367,0
)
*755 (MRCItem
litem &644
pos 31
dimension 20
uid 15369,0
)
*756 (MRCItem
litem &645
pos 68
dimension 20
uid 15371,0
)
*757 (MRCItem
litem &646
pos 69
dimension 20
uid 15373,0
)
*758 (MRCItem
litem &647
pos 70
dimension 20
uid 15375,0
)
*759 (MRCItem
litem &648
pos 71
dimension 20
uid 15377,0
)
*760 (MRCItem
litem &649
pos 72
dimension 20
uid 15379,0
)
*761 (MRCItem
litem &650
pos 73
dimension 20
uid 15381,0
)
*762 (MRCItem
litem &651
pos 74
dimension 20
uid 15383,0
)
*763 (MRCItem
litem &652
pos 75
dimension 20
uid 15385,0
)
*764 (MRCItem
litem &653
pos 76
dimension 20
uid 15387,0
)
*765 (MRCItem
litem &654
pos 77
dimension 20
uid 15389,0
)
*766 (MRCItem
litem &655
pos 78
dimension 20
uid 15391,0
)
*767 (MRCItem
litem &656
pos 79
dimension 20
uid 15393,0
)
*768 (MRCItem
litem &657
pos 32
dimension 20
uid 15395,0
)
*769 (MRCItem
litem &658
pos 33
dimension 20
uid 15397,0
)
*770 (MRCItem
litem &659
pos 34
dimension 20
uid 15399,0
)
*771 (MRCItem
litem &660
pos 80
dimension 20
uid 15401,0
)
*772 (MRCItem
litem &661
pos 81
dimension 20
uid 15405,0
)
*773 (MRCItem
litem &662
pos 82
dimension 20
uid 15407,0
)
*774 (MRCItem
litem &663
pos 83
dimension 20
uid 15546,0
)
*775 (MRCItem
litem &664
pos 84
dimension 20
uid 15837,0
)
*776 (MRCItem
litem &665
pos 85
dimension 20
uid 15839,0
)
*777 (MRCItem
litem &666
pos 86
dimension 20
uid 15841,0
)
*778 (MRCItem
litem &667
pos 87
dimension 20
uid 15843,0
)
*779 (MRCItem
litem &668
pos 88
dimension 20
uid 15845,0
)
*780 (MRCItem
litem &669
pos 89
dimension 20
uid 15847,0
)
*781 (MRCItem
litem &670
pos 90
dimension 20
uid 15849,0
)
*782 (MRCItem
litem &671
pos 91
dimension 20
uid 15851,0
)
*783 (MRCItem
litem &672
pos 92
dimension 20
uid 15853,0
)
*784 (MRCItem
litem &673
pos 93
dimension 20
uid 15855,0
)
*785 (MRCItem
litem &674
pos 94
dimension 20
uid 15857,0
)
*786 (MRCItem
litem &675
pos 95
dimension 20
uid 15859,0
)
*787 (MRCItem
litem &676
pos 96
dimension 20
uid 15861,0
)
*788 (MRCItem
litem &677
pos 97
dimension 20
uid 15863,0
)
*789 (MRCItem
litem &678
pos 98
dimension 20
uid 15867,0
)
*790 (MRCItem
litem &679
pos 99
dimension 20
uid 16154,0
)
*791 (MRCItem
litem &680
pos 100
dimension 20
uid 16156,0
)
*792 (MRCItem
litem &681
pos 101
dimension 20
uid 16160,0
)
*793 (MRCItem
litem &682
pos 102
dimension 20
uid 16204,0
)
*794 (MRCItem
litem &683
pos 103
dimension 20
uid 16206,0
)
*795 (MRCItem
litem &684
pos 104
dimension 20
uid 16208,0
)
*796 (MRCItem
litem &685
pos 105
dimension 20
uid 16210,0
)
*797 (MRCItem
litem &686
pos 35
dimension 20
uid 19340,0
)
*798 (MRCItem
litem &687
pos 36
dimension 20
uid 19342,0
)
*799 (MRCItem
litem &688
pos 38
dimension 20
uid 20849,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 41,0
optionalChildren [
*800 (MRCItem
litem &574
pos 0
dimension 20
uid 42,0
)
*801 (MRCItem
litem &576
pos 1
dimension 50
uid 43,0
)
*802 (MRCItem
litem &577
pos 2
dimension 100
uid 44,0
)
*803 (MRCItem
litem &578
pos 3
dimension 50
uid 45,0
)
*804 (MRCItem
litem &579
pos 4
dimension 100
uid 46,0
)
*805 (MRCItem
litem &580
pos 5
dimension 100
uid 47,0
)
*806 (MRCItem
litem &581
pos 6
dimension 50
uid 48,0
)
*807 (MRCItem
litem &582
pos 7
dimension 80
uid 49,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 36,0
vaOverrides [
]
)
]
)
uid 21,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *808 (LEmptyRow
)
uid 51,0
optionalChildren [
*809 (RefLabelRowHdr
)
*810 (TitleRowHdr
)
*811 (FilterRowHdr
)
*812 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*813 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*814 (GroupColHdr
tm "GroupColHdrMgr"
)
*815 (NameColHdr
tm "GenericNameColHdrMgr"
)
*816 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*817 (InitColHdr
tm "GenericValueColHdrMgr"
)
*818 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*819 (EolColHdr
tm "GenericEolColHdrMgr"
)
*820 (LogGeneric
generic (GiElement
name "g_add_size"
type "integer"
value "16"
)
uid 21429,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 63,0
optionalChildren [
*821 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *822 (MRCItem
litem &808
pos 1
dimension 20
)
uid 65,0
optionalChildren [
*823 (MRCItem
litem &809
pos 0
dimension 20
uid 66,0
)
*824 (MRCItem
litem &810
pos 1
dimension 23
uid 67,0
)
*825 (MRCItem
litem &811
pos 2
hidden 1
dimension 20
uid 68,0
)
*826 (MRCItem
litem &820
pos 0
dimension 20
uid 21430,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 69,0
optionalChildren [
*827 (MRCItem
litem &812
pos 0
dimension 20
uid 70,0
)
*828 (MRCItem
litem &814
pos 1
dimension 50
uid 71,0
)
*829 (MRCItem
litem &815
pos 2
dimension 100
uid 72,0
)
*830 (MRCItem
litem &816
pos 3
dimension 100
uid 73,0
)
*831 (MRCItem
litem &817
pos 4
dimension 50
uid 74,0
)
*832 (MRCItem
litem &818
pos 5
dimension 50
uid 75,0
)
*833 (MRCItem
litem &819
pos 6
dimension 80
uid 76,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 64,0
vaOverrides [
]
)
]
)
uid 50,0
type 1
)
activeModelName "BlockDiag"
)
