{"vcs1":{"timestamp_begin":1713317563.640321005, "rt":0.64, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1713317564.384839638, "rt":0.69, "ut":0.45, "st":0.20}}
{"link":{"timestamp_begin":1713317565.163935554, "rt":0.33, "ut":0.09, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713317563.099819194}
{"VCS_COMP_START_TIME": 1713317563.099819194}
{"VCS_COMP_END_TIME": 1713317565.590987311}
{"VCS_USER_OPTIONS": "-sverilog mylibrary.sv task2.sv alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv"}
{"vcs1": {"peak_mem": 340160}}
{"stitch_vcselab": {"peak_mem": 239000}}
