Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May 31 14:54:21 2024
| Host         : DESKTOP-F4VS2SM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file average_timing_summary_routed.rpt -pb average_timing_summary_routed.pb -rpx average_timing_summary_routed.rpx -warn_on_violation
| Design       : average
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     148         
LUTAR-1    Warning           LUT drives async reset alert    19          
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (420)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1100)
---------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Length[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Length[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Length[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DG/FrDiv/CLK_OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Displayer/CLKDiv/CLK_OUT_2_reg/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: FDiv/CLK_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[0][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[0][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[0][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[10][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[10][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[10][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[10][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[10][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[10][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[10][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[10][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[11][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[11][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[11][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[11][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[11][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[11][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[11][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[11][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[12][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[12][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[12][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[12][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[12][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[12][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[12][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[12][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[13][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[13][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[13][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[13][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[13][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[13][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[13][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[13][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[14][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[14][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[14][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[14][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[14][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[14][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[14][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[14][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[15][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[15][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[15][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[15][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[15][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[15][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[15][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[15][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[1][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[1][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[1][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[2][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[2][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[2][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[3][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[3][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[3][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[4][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[4][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[4][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[5][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[5][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[5][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[6][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[6][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[6][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[7][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[7][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[7][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[8][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[8][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[8][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[8][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[9][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[9][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[9][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[9][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[9][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[9][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[9][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Filter/number_array_reg[9][7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (420)
--------------------------------------------------
 There are 420 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.659        0.000                      0                  198        0.122        0.000                      0                  198        4.146        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.659        0.000                      0                  125        0.122        0.000                      0                  125        4.146        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.782        0.000                      0                   73        0.684        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 Displayer/CLKDiv/DIV.counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displayer/CLKDiv/CLK_OUT_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.693ns (39.052%)  route 2.642ns (60.948%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.374     4.584    Displayer/CLKDiv/CLK_IBUF_BUFG
    SLICE_X10Y73         FDCE                                         r  Displayer/CLKDiv/DIV.counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.433     5.017 r  Displayer/CLKDiv/DIV.counter_reg[4]/Q
                         net (fo=3, routed)           0.563     5.581    Displayer/CLKDiv/DIV.counter_reg[4]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     6.018 r  Displayer/CLKDiv/CLK_OUT_2_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.018    Displayer/CLKDiv/CLK_OUT_2_reg_i_8_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.116 r  Displayer/CLKDiv/CLK_OUT_2_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.116    Displayer/CLKDiv/CLK_OUT_2_reg_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.381 r  Displayer/CLKDiv/CLK_OUT_2_reg_i_6/O[1]
                         net (fo=1, routed)           0.900     7.281    Displayer/CLKDiv/CLK_OUT_2_reg_i_6_n_6
    SLICE_X12Y73         LUT6 (Prop_lut6_I0_O)        0.250     7.531 r  Displayer/CLKDiv/CLK_OUT_2_i_5/O
                         net (fo=1, routed)           0.327     7.858    Displayer/CLKDiv/CLK_OUT_2_i_5_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.105     7.963 r  Displayer/CLKDiv/CLK_OUT_2_i_2/O
                         net (fo=1, routed)           0.851     8.815    Displayer/CLKDiv/CLK_OUT_2_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.105     8.920 r  Displayer/CLKDiv/CLK_OUT_2_i_1/O
                         net (fo=1, routed)           0.000     8.920    Displayer/CLKDiv/CLK_OUT_2_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  Displayer/CLKDiv/CLK_OUT_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.265    14.317    Displayer/CLKDiv/CLK_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  Displayer/CLKDiv/CLK_OUT_2_reg/C
                         clock pessimism              0.226    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.072    14.579    Displayer/CLKDiv/CLK_OUT_2_reg
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 DG/FrDiv/DIV.counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/FrDiv/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.838ns (45.541%)  route 2.198ns (54.459%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.449     4.659    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  DG/FrDiv/DIV.counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.379     5.038 r  DG/FrDiv/DIV.counter_reg[5]/Q
                         net (fo=3, routed)           0.690     5.728    DG/FrDiv/DIV.counter_reg[5]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.273 r  DG/FrDiv/CLK_OUT_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.273    DG/FrDiv/CLK_OUT_reg_i_13_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.371 r  DG/FrDiv/CLK_OUT_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.371    DG/FrDiv/CLK_OUT_reg_i_10_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.469 r  DG/FrDiv/CLK_OUT_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.469    DG/FrDiv/CLK_OUT_reg_i_9_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.567 r  DG/FrDiv/CLK_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.567    DG/FrDiv/CLK_OUT_reg_i_3_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.832 r  DG/FrDiv/CLK_OUT_reg_i_7/O[1]
                         net (fo=1, routed)           0.679     7.511    DG/FrDiv/CLK_OUT_reg_i_7_n_6
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.250     7.761 r  DG/FrDiv/CLK_OUT_i_6/O
                         net (fo=1, routed)           0.829     8.590    DG/FrDiv/CLK_OUT_i_6_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.105     8.695 r  DG/FrDiv/CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     8.695    DG/FrDiv/CLK_OUT_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  DG/FrDiv/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.337    14.389    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  DG/FrDiv/CLK_OUT_reg/C
                         clock pessimism              0.243    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)        0.072    14.668    DG/FrDiv/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.563ns (41.382%)  route 2.214ns (58.618%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.370     4.580    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.379     4.959 r  FDiv/DIV.counter_reg[1]/Q
                         net (fo=3, routed)           0.366     5.325    FDiv/DIV.counter_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.870 r  FDiv/CLK_OUT_reg_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.870    FDiv/CLK_OUT_reg_i_14__0_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.050 r  FDiv/CLK_OUT_reg_i_13__0/O[0]
                         net (fo=1, routed)           0.655     6.705    FDiv/CLK_OUT_reg_i_13__0_n_7
    SLICE_X54Y92         LUT3 (Prop_lut3_I1_O)        0.249     6.954 r  FDiv/CLK_OUT_i_11__0/O
                         net (fo=1, routed)           0.666     7.620    FDiv/CLK_OUT_i_11__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.105     7.725 r  FDiv/CLK_OUT_i_4__0/O
                         net (fo=1, routed)           0.527     8.252    FDiv/CLK_OUT_i_4__0_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I3_O)        0.105     8.357 r  FDiv/CLK_OUT_i_1__0/O
                         net (fo=1, routed)           0.000     8.357    FDiv/CLK_OUT_i_1__0_n_0
    SLICE_X54Y95         FDRE                                         r  FDiv/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  FDiv/CLK_OUT_reg/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)        0.072    14.591    FDiv/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 DG/S2/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.643ns (27.298%)  route 1.713ns (72.702%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 14.394 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.451     4.661    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  DG/S2/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.433     5.094 r  DG/S2/temp_reg[1]/Q
                         net (fo=1, routed)           0.884     5.978    DG/SW/DATA_reg[3][1]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.105     6.083 r  DG/SW/DATA[1]_i_2/O
                         net (fo=1, routed)           0.829     6.912    DG/SW/DATA[1]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.105     7.017 r  DG/SW/DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     7.017    DG/DATA_0[1]
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.342    14.394    DG/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/C
                         clock pessimism              0.268    14.661    
                         clock uncertainty           -0.035    14.626    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.072    14.698    DG/DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 DG/FrDiv/DIV.counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/FrDiv/DIV.counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 1.696ns (75.952%)  route 0.537ns (24.048%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.450     4.660    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  DG/FrDiv/DIV.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.379     5.039 r  DG/FrDiv/DIV.counter_reg[1]/Q
                         net (fo=3, routed)           0.537     5.576    DG/FrDiv/DIV.counter_reg[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.138 r  DG/FrDiv/DIV.counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.138    DG/FrDiv/DIV.counter_reg[0]_i_1__0_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  DG/FrDiv/DIV.counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    DG/FrDiv/DIV.counter_reg[4]_i_1__0_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  DG/FrDiv/DIV.counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.334    DG/FrDiv/DIV.counter_reg[8]_i_1__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.432 r  DG/FrDiv/DIV.counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.432    DG/FrDiv/DIV.counter_reg[12]_i_1__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.530 r  DG/FrDiv/DIV.counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.530    DG/FrDiv/DIV.counter_reg[16]_i_1__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.628 r  DG/FrDiv/DIV.counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.628    DG/FrDiv/DIV.counter_reg[20]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.893 r  DG/FrDiv/DIV.counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.893    DG/FrDiv/DIV.counter_reg[24]_i_1_n_6
    SLICE_X1Y74          FDCE                                         r  DG/FrDiv/DIV.counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.334    14.386    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  DG/FrDiv/DIV.counter_reg[25]/C
                         clock pessimism              0.243    14.628    
                         clock uncertainty           -0.035    14.593    
    SLICE_X1Y74          FDCE (Setup_fdce_C_D)        0.059    14.652    DG/FrDiv/DIV.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.696ns (77.390%)  route 0.495ns (22.610%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.370     4.580    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.379     4.959 r  FDiv/DIV.counter_reg[1]/Q
                         net (fo=3, routed)           0.495     5.455    FDiv/DIV.counter_reg[1]
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.017 r  FDiv/DIV.counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.017    FDiv/DIV.counter_reg[0]_i_1__1_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.115 r  FDiv/DIV.counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.115    FDiv/DIV.counter_reg[4]_i_1__1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.213 r  FDiv/DIV.counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.213    FDiv/DIV.counter_reg[8]_i_1__1_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.311 r  FDiv/DIV.counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.311    FDiv/DIV.counter_reg[12]_i_1__1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.409 r  FDiv/DIV.counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.409    FDiv/DIV.counter_reg[16]_i_1__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.507 r  FDiv/DIV.counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.507    FDiv/DIV.counter_reg[20]_i_1__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.772 r  FDiv/DIV.counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.772    FDiv/DIV.counter_reg[24]_i_1__0_n_6
    SLICE_X53Y97         FDCE                                         r  FDiv/DIV.counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  FDiv/DIV.counter_reg[25]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X53Y97         FDCE (Setup_fdce_C_D)        0.059    14.578    FDiv/DIV.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 Displayer/CLKDiv/DIV.counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displayer/CLKDiv/DIV.counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 1.539ns (69.713%)  route 0.669ns (30.287%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.376     4.586    Displayer/CLKDiv/CLK_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  Displayer/CLKDiv/DIV.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDCE (Prop_fdce_C_Q)         0.433     5.019 r  Displayer/CLKDiv/DIV.counter_reg[1]/Q
                         net (fo=3, routed)           0.661     5.680    Displayer/CLKDiv/DIV.counter_reg[1]
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     6.229 r  Displayer/CLKDiv/DIV.counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.229    Displayer/CLKDiv/DIV.counter_reg[0]_i_1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.329 r  Displayer/CLKDiv/DIV.counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.329    Displayer/CLKDiv/DIV.counter_reg[4]_i_1_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.429 r  Displayer/CLKDiv/DIV.counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.437    Displayer/CLKDiv/DIV.counter_reg[8]_i_1_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.537 r  Displayer/CLKDiv/DIV.counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.537    Displayer/CLKDiv/DIV.counter_reg[12]_i_1_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.794 r  Displayer/CLKDiv/DIV.counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.794    Displayer/CLKDiv/DIV.counter_reg[16]_i_1_n_6
    SLICE_X10Y76         FDCE                                         r  Displayer/CLKDiv/DIV.counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.266    14.318    Displayer/CLKDiv/CLK_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  Displayer/CLKDiv/DIV.counter_reg[17]/C
                         clock pessimism              0.226    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X10Y76         FDCE (Setup_fdce_C_D)        0.101    14.609    Displayer/CLKDiv/DIV.counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 DG/FrDiv/DIV.counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/FrDiv/DIV.counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.631ns (75.231%)  route 0.537ns (24.769%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.450     4.660    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  DG/FrDiv/DIV.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.379     5.039 r  DG/FrDiv/DIV.counter_reg[1]/Q
                         net (fo=3, routed)           0.537     5.576    DG/FrDiv/DIV.counter_reg[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.138 r  DG/FrDiv/DIV.counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.138    DG/FrDiv/DIV.counter_reg[0]_i_1__0_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  DG/FrDiv/DIV.counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    DG/FrDiv/DIV.counter_reg[4]_i_1__0_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  DG/FrDiv/DIV.counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.334    DG/FrDiv/DIV.counter_reg[8]_i_1__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.432 r  DG/FrDiv/DIV.counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.432    DG/FrDiv/DIV.counter_reg[12]_i_1__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.530 r  DG/FrDiv/DIV.counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.530    DG/FrDiv/DIV.counter_reg[16]_i_1__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.628 r  DG/FrDiv/DIV.counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.628    DG/FrDiv/DIV.counter_reg[20]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.828 r  DG/FrDiv/DIV.counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.828    DG/FrDiv/DIV.counter_reg[24]_i_1_n_5
    SLICE_X1Y74          FDCE                                         r  DG/FrDiv/DIV.counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.334    14.386    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  DG/FrDiv/DIV.counter_reg[26]/C
                         clock pessimism              0.243    14.628    
                         clock uncertainty           -0.035    14.593    
    SLICE_X1Y74          FDCE (Setup_fdce_C_D)        0.059    14.652    DG/FrDiv/DIV.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 DG/FrDiv/DIV.counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/FrDiv/DIV.counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 1.612ns (75.012%)  route 0.537ns (24.988%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.450     4.660    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  DG/FrDiv/DIV.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.379     5.039 r  DG/FrDiv/DIV.counter_reg[1]/Q
                         net (fo=3, routed)           0.537     5.576    DG/FrDiv/DIV.counter_reg[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.138 r  DG/FrDiv/DIV.counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.138    DG/FrDiv/DIV.counter_reg[0]_i_1__0_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  DG/FrDiv/DIV.counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    DG/FrDiv/DIV.counter_reg[4]_i_1__0_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  DG/FrDiv/DIV.counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.334    DG/FrDiv/DIV.counter_reg[8]_i_1__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.432 r  DG/FrDiv/DIV.counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.432    DG/FrDiv/DIV.counter_reg[12]_i_1__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.530 r  DG/FrDiv/DIV.counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.530    DG/FrDiv/DIV.counter_reg[16]_i_1__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.628 r  DG/FrDiv/DIV.counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.628    DG/FrDiv/DIV.counter_reg[20]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.809 r  DG/FrDiv/DIV.counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.809    DG/FrDiv/DIV.counter_reg[24]_i_1_n_7
    SLICE_X1Y74          FDCE                                         r  DG/FrDiv/DIV.counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.334    14.386    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  DG/FrDiv/DIV.counter_reg[24]/C
                         clock pessimism              0.243    14.628    
                         clock uncertainty           -0.035    14.593    
    SLICE_X1Y74          FDCE (Setup_fdce_C_D)        0.059    14.652    DG/FrDiv/DIV.counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  7.843    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 DG/FrDiv/DIV.counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/FrDiv/DIV.counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 1.598ns (74.848%)  route 0.537ns (25.152%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.450     4.660    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  DG/FrDiv/DIV.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.379     5.039 r  DG/FrDiv/DIV.counter_reg[1]/Q
                         net (fo=3, routed)           0.537     5.576    DG/FrDiv/DIV.counter_reg[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.138 r  DG/FrDiv/DIV.counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.138    DG/FrDiv/DIV.counter_reg[0]_i_1__0_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  DG/FrDiv/DIV.counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    DG/FrDiv/DIV.counter_reg[4]_i_1__0_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  DG/FrDiv/DIV.counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.334    DG/FrDiv/DIV.counter_reg[8]_i_1__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.432 r  DG/FrDiv/DIV.counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.432    DG/FrDiv/DIV.counter_reg[12]_i_1__0_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.530 r  DG/FrDiv/DIV.counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.530    DG/FrDiv/DIV.counter_reg[16]_i_1__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.795 r  DG/FrDiv/DIV.counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.795    DG/FrDiv/DIV.counter_reg[20]_i_1_n_6
    SLICE_X1Y73          FDCE                                         r  DG/FrDiv/DIV.counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.335    14.387    DG/FrDiv/CLK_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  DG/FrDiv/DIV.counter_reg[21]/C
                         clock pessimism              0.243    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.059    14.653    DG/FrDiv/DIV.counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DG/S2/memorie2_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/S2/memorie2_reg[4][3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.164ns (71.444%)  route 0.066ns (28.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  DG/S2/memorie2_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  DG/S2/memorie2_reg[5][3]/Q
                         net (fo=2, routed)           0.066     1.746    DG/S2/memorie2_reg[5][3]
    SLICE_X2Y68          SRL16E                                       r  DG/S2/memorie2_reg[4][3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.868     2.033    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y68          SRL16E                                       r  DG/S2/memorie2_reg[4][3]_srl5/CLK
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.624    DG/S2/memorie2_reg[4][3]_srl5
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DG/S1/memorie1_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/S1/memorie1_reg[4][1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.039%)  route 0.067ns (28.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.599     1.518    DG/S1/CLK_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  DG/S1/memorie1_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  DG/S1/memorie1_reg[5][1]/Q
                         net (fo=2, routed)           0.067     1.749    DG/S1/memorie1_reg[5][1]
    SLICE_X2Y66          SRL16E                                       r  DG/S1/memorie1_reg[4][1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.870     2.035    DG/S1/CLK_IBUF_BUFG
    SLICE_X2Y66          SRL16E                                       r  DG/S1/memorie1_reg[4][1]_srl5/CLK
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.627    DG/S1/memorie1_reg[4][1]_srl5
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DG/S2/memorie2_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/S2/memorie2_reg[4][1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.039%)  route 0.067ns (28.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  DG/S2/memorie2_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  DG/S2/memorie2_reg[5][1]/Q
                         net (fo=2, routed)           0.067     1.747    DG/S2/memorie2_reg[5][1]
    SLICE_X2Y68          SRL16E                                       r  DG/S2/memorie2_reg[4][1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.868     2.033    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y68          SRL16E                                       r  DG/S2/memorie2_reg[4][1]_srl5/CLK
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.625    DG/S2/memorie2_reg[4][1]_srl5
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DG/S2/memorie2_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/S2/memorie2_reg[4][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.039%)  route 0.067ns (28.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  DG/S2/memorie2_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  DG/S2/memorie2_reg[5][0]/Q
                         net (fo=2, routed)           0.067     1.747    DG/S2/memorie2_reg[5][0]
    SLICE_X2Y68          SRL16E                                       r  DG/S2/memorie2_reg[4][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.868     2.033    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y68          SRL16E                                       r  DG/S2/memorie2_reg[4][0]_srl5/CLK
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.618    DG/S2/memorie2_reg[4][0]_srl5
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DG/S1/memorie1_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/S1/memorie1_reg[4][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.013%)  route 0.067ns (28.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.599     1.518    DG/S1/CLK_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  DG/S1/memorie1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  DG/S1/memorie1_reg[5][0]/Q
                         net (fo=2, routed)           0.067     1.749    DG/S1/memorie1_reg[5][0]
    SLICE_X2Y66          SRL16E                                       r  DG/S1/memorie1_reg[4][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.870     2.035    DG/S1/CLK_IBUF_BUFG
    SLICE_X2Y66          SRL16E                                       r  DG/S1/memorie1_reg[4][0]_srl5/CLK
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.620    DG/S1/memorie1_reg[4][0]_srl5
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DG/I_shiftmic/OP_INT_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/I_shiftmic/OP_INT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    DG/I_shiftmic/CLK_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  DG/I_shiftmic/OP_INT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  DG/I_shiftmic/OP_INT_reg[0]/Q
                         net (fo=2, routed)           0.067     1.725    DG/I_shiftmic/Q[0]
    SLICE_X3Y67          FDCE                                         r  DG/I_shiftmic/OP_INT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    DG/I_shiftmic/CLK_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  DG/I_shiftmic/OP_INT_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y67          FDCE (Hold_fdce_C_D)         0.075     1.592    DG/I_shiftmic/OP_INT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 DG/S1/memorie1_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/S1/memorie1_reg[4][2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.039%)  route 0.067ns (28.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.599     1.518    DG/S1/CLK_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  DG/S1/memorie1_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  DG/S1/memorie1_reg[5][2]/Q
                         net (fo=2, routed)           0.067     1.749    DG/S1/memorie1_reg[5][2]
    SLICE_X2Y66          SRL16E                                       r  DG/S1/memorie1_reg[4][2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.870     2.035    DG/S1/CLK_IBUF_BUFG
    SLICE_X2Y66          SRL16E                                       r  DG/S1/memorie1_reg[4][2]_srl5/CLK
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.612    DG/S1/memorie1_reg[4][2]_srl5
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 DG/S2/memorie2_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/S2/memorie2_reg[4][2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.013%)  route 0.067ns (28.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  DG/S2/memorie2_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  DG/S2/memorie2_reg[5][2]/Q
                         net (fo=2, routed)           0.067     1.747    DG/S2/memorie2_reg[5][2]
    SLICE_X2Y68          SRL16E                                       r  DG/S2/memorie2_reg[4][2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.868     2.033    DG/S2/CLK_IBUF_BUFG
    SLICE_X2Y68          SRL16E                                       r  DG/S2/memorie2_reg[4][2]_srl5/CLK
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.610    DG/S2/memorie2_reg[4][2]_srl5
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DG/I_shiftmare/OP_INT_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.641%)  route 0.126ns (40.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.515    DG/I_shiftmare/CLK_IBUF_BUFG
    SLICE_X5Y68          FDPE                                         r  DG/I_shiftmare/OP_INT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  DG/I_shiftmare/OP_INT_reg[1]/Q
                         net (fo=2, routed)           0.126     1.782    DG/SW/Q[1]
    SLICE_X2Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  DG/SW/DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    DG/DATA_0[1]
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    DG/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.120     1.674    DG/DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DG/I_shiftmare/OP_INT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/I_shiftmare/OP_INT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.997%)  route 0.082ns (39.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.515    DG/I_shiftmare/CLK_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  DG/I_shiftmare/OP_INT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.128     1.643 r  DG/I_shiftmare/OP_INT_reg[3]/Q
                         net (fo=3, routed)           0.082     1.725    DG/I_shiftmare/OP_INT_reg_n_0_[3]
    SLICE_X5Y68          FDCE                                         r  DG/I_shiftmare/OP_INT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.865     2.030    DG/I_shiftmare/CLK_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  DG/I_shiftmare/OP_INT_reg[2]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y68          FDCE (Hold_fdce_C_D)         0.016     1.544    DG/I_shiftmare/OP_INT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y68     DG/DATA_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67     DG/DATA_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y68     DG/DATA_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y68     DG/DATA_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y70     DG/DATA_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y70     DG/DATA_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y70     DG/DATA_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y70     DG/DATA_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y72     DG/FrDiv/CLK_OUT_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y68     DG/S2/memorie2_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y68     DG/S2/memorie2_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y68     DG/S2/memorie2_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y68     DG/S2/memorie2_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y66     DG/S1/memorie1_reg[4][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y68     DG/S2/memorie2_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y68     DG/S2/memorie2_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y68     DG/S2/memorie2_reg[4][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y68     DG/S2/memorie2_reg[4][1]_srl5/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.694ns (18.150%)  route 3.130ns (81.850%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          1.147     8.406    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y97         FDCE                                         f  FDiv/DIV.counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  FDiv/DIV.counter_reg[24]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X53Y97         FDCE (Recov_fdce_C_CLR)     -0.331    14.188    FDiv/DIV.counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.694ns (18.150%)  route 3.130ns (81.850%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          1.147     8.406    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y97         FDCE                                         f  FDiv/DIV.counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  FDiv/DIV.counter_reg[25]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X53Y97         FDCE (Recov_fdce_C_CLR)     -0.331    14.188    FDiv/DIV.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.694ns (18.150%)  route 3.130ns (81.850%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          1.147     8.406    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y97         FDCE                                         f  FDiv/DIV.counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  FDiv/DIV.counter_reg[26]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X53Y97         FDCE (Recov_fdce_C_CLR)     -0.331    14.188    FDiv/DIV.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.694ns (18.697%)  route 3.018ns (81.303%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          1.035     8.294    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y96         FDCE                                         f  FDiv/DIV.counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[20]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.331    14.216    FDiv/DIV.counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.694ns (18.697%)  route 3.018ns (81.303%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          1.035     8.294    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y96         FDCE                                         f  FDiv/DIV.counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.331    14.216    FDiv/DIV.counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.694ns (18.697%)  route 3.018ns (81.303%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          1.035     8.294    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y96         FDCE                                         f  FDiv/DIV.counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[22]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.331    14.216    FDiv/DIV.counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.694ns (18.697%)  route 3.018ns (81.303%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          1.035     8.294    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y96         FDCE                                         f  FDiv/DIV.counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[23]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.331    14.216    FDiv/DIV.counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.694ns (19.326%)  route 2.897ns (80.674%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.914     8.173    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y95         FDCE                                         f  FDiv/DIV.counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  FDiv/DIV.counter_reg[16]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X53Y95         FDCE (Recov_fdce_C_CLR)     -0.331    14.188    FDiv/DIV.counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.694ns (19.326%)  route 2.897ns (80.674%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.914     8.173    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y95         FDCE                                         f  FDiv/DIV.counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  FDiv/DIV.counter_reg[17]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X53Y95         FDCE (Recov_fdce_C_CLR)     -0.331    14.188    FDiv/DIV.counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 FDiv/DIV.counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.694ns (19.326%)  route 2.897ns (80.674%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.372     4.582    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FDiv/DIV.counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 f  FDiv/DIV.counter_reg[21]/Q
                         net (fo=3, routed)           0.852     5.813    FDiv/DIV.counter_reg[21]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.918 f  FDiv/DIV.counter[0]_i_8__0/O
                         net (fo=1, routed)           0.594     6.513    FDiv/DIV.counter[0]_i_8__0_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105     6.618 f  FDiv/DIV.counter[0]_i_4__1/O
                         net (fo=1, routed)           0.537     7.154    FDiv/DIV.counter[0]_i_4__1_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105     7.259 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.914     8.173    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y95         FDCE                                         f  FDiv/DIV.counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.260    14.312    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  FDiv/DIV.counter_reg[18]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X53Y95         FDCE (Recov_fdce_C_CLR)     -0.331    14.188    FDiv/DIV.counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  6.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 FDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.602%)  route 0.422ns (69.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.482    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  FDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.794    FDiv/DIV.counter_reg[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.839 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.251     2.090    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y92         FDCE                                         f  FDiv/DIV.counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y92         FDCE                                         r  FDiv/DIV.counter_reg[4]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    FDiv/DIV.counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 FDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.602%)  route 0.422ns (69.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.482    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  FDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.794    FDiv/DIV.counter_reg[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.839 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.251     2.090    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y92         FDCE                                         f  FDiv/DIV.counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y92         FDCE                                         r  FDiv/DIV.counter_reg[5]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    FDiv/DIV.counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 FDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.602%)  route 0.422ns (69.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.482    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  FDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.794    FDiv/DIV.counter_reg[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.839 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.251     2.090    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y92         FDCE                                         f  FDiv/DIV.counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y92         FDCE                                         r  FDiv/DIV.counter_reg[6]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    FDiv/DIV.counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 FDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.602%)  route 0.422ns (69.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.482    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  FDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.794    FDiv/DIV.counter_reg[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.839 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.251     2.090    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y92         FDCE                                         f  FDiv/DIV.counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y92         FDCE                                         r  FDiv/DIV.counter_reg[7]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    FDiv/DIV.counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 FDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.888%)  route 0.416ns (69.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.482    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  FDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.794    FDiv/DIV.counter_reg[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.839 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.245     2.085    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y91         FDCE                                         f  FDiv/DIV.counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    FDiv/DIV.counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 FDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.888%)  route 0.416ns (69.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.482    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  FDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.794    FDiv/DIV.counter_reg[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.839 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.245     2.085    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y91         FDCE                                         f  FDiv/DIV.counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    FDiv/DIV.counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 FDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.888%)  route 0.416ns (69.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.482    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  FDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.794    FDiv/DIV.counter_reg[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.839 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.245     2.085    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y91         FDCE                                         f  FDiv/DIV.counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    FDiv/DIV.counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 FDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDiv/DIV.counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.888%)  route 0.416ns (69.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.482    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  FDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.794    FDiv/DIV.counter_reg[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.839 f  FDiv/DIV.counter[0]_i_2__1/O
                         net (fo=27, routed)          0.245     2.085    FDiv/DIV.counter[0]_i_2__1_n_0
    SLICE_X53Y91         FDCE                                         f  FDiv/DIV.counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    FDiv/CLK_IBUF_BUFG
    SLICE_X53Y91         FDCE                                         r  FDiv/DIV.counter_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    FDiv/DIV.counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 Displayer/CLKDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displayer/CLKDiv/DIV.counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.235%)  route 0.439ns (67.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.565     1.484    Displayer/CLKDiv/CLK_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  Displayer/CLKDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  Displayer/CLKDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.229     1.878    Displayer/CLKDiv/DIV.counter_reg[0]
    SLICE_X11Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.923 f  Displayer/CLKDiv/DIV.counter[0]_i_2/O
                         net (fo=19, routed)          0.210     2.133    Displayer/CLKDiv/DIV.counter[0]_i_2_n_0
    SLICE_X10Y72         FDCE                                         f  Displayer/CLKDiv/DIV.counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    Displayer/CLKDiv/CLK_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  Displayer/CLKDiv/DIV.counter_reg[0]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X10Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    Displayer/CLKDiv/DIV.counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 Displayer/CLKDiv/DIV.counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displayer/CLKDiv/DIV.counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.235%)  route 0.439ns (67.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.565     1.484    Displayer/CLKDiv/CLK_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  Displayer/CLKDiv/DIV.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  Displayer/CLKDiv/DIV.counter_reg[0]/Q
                         net (fo=3, routed)           0.229     1.878    Displayer/CLKDiv/DIV.counter_reg[0]
    SLICE_X11Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.923 f  Displayer/CLKDiv/DIV.counter[0]_i_2/O
                         net (fo=19, routed)          0.210     2.133    Displayer/CLKDiv/DIV.counter[0]_i_2_n_0
    SLICE_X10Y72         FDCE                                         f  Displayer/CLKDiv/DIV.counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     1.998    Displayer/CLKDiv/CLK_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  Displayer/CLKDiv/DIV.counter_reg[1]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X10Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    Displayer/CLKDiv/DIV.counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.715    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           424 Endpoints
Min Delay           424 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.984ns  (logic 5.873ns (39.194%)  route 9.111ns (60.806%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=1 LUT3=5 LUT4=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.736 r  Filter/plusOp_inferred__1/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.464     9.200    Filter/p_0_in1_in[3]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.267     9.467 r  Filter/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.568    10.034    Filter/i___0_carry__0_i_1__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.268    10.302 r  Filter/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.302    Filter/i___0_carry__0_i_5__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.634 r  Filter/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.008    10.642    Filter/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.822 r  Filter/plusOp_inferred__2/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.733    11.555    Filter/plusOp_inferred__2/i___0_carry__1_n_7
    SLICE_X9Y75          LUT3 (Prop_lut3_I2_O)        0.268    11.823 r  Filter/i___84_carry__1_i_1/O
                         net (fo=2, routed)           0.671    12.494    Filter/i___84_carry__1_i_1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.654    13.148 r  Filter/plusOp_inferred__2/i___84_carry__1/O[3]
                         net (fo=2, routed)           0.922    14.070    Filter/p_0_in2_in[7]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.257    14.327 f  Filter/average_reg[7]_LDC_i_2/O
                         net (fo=1, routed)           0.657    14.984    Filter/average_reg[7]_LDC_i_2_n_0
    SLICE_X6Y79          LDCE                                         f  Filter/average_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[7]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.743ns  (logic 5.886ns (39.924%)  route 8.857ns (60.076%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=1 LUT3=5 LUT4=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.736 r  Filter/plusOp_inferred__1/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.464     9.200    Filter/p_0_in1_in[3]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.267     9.467 r  Filter/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.568    10.034    Filter/i___0_carry__0_i_1__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.268    10.302 r  Filter/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.302    Filter/i___0_carry__0_i_5__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.634 r  Filter/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.008    10.642    Filter/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.822 r  Filter/plusOp_inferred__2/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.733    11.555    Filter/plusOp_inferred__2/i___0_carry__1_n_7
    SLICE_X9Y75          LUT3 (Prop_lut3_I2_O)        0.268    11.823 r  Filter/i___84_carry__1_i_1/O
                         net (fo=2, routed)           0.671    12.494    Filter/i___84_carry__1_i_1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.654    13.148 f  Filter/plusOp_inferred__2/i___84_carry__1/O[3]
                         net (fo=2, routed)           0.922    14.070    Filter/p_0_in2_in[7]
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.270    14.340 f  Filter/average_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.403    14.743    Filter/average_reg[7]_LDC_i_1_n_0
    SLICE_X5Y79          FDPE                                         f  Filter/average_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.563ns  (logic 5.819ns (39.957%)  route 8.744ns (60.043%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=1 LUT3=5 LUT4=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.736 r  Filter/plusOp_inferred__1/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.464     9.200    Filter/p_0_in1_in[3]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.267     9.467 r  Filter/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.568    10.034    Filter/i___0_carry__0_i_1__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.268    10.302 r  Filter/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.302    Filter/i___0_carry__0_i_5__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.634 r  Filter/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.008    10.642    Filter/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.822 r  Filter/plusOp_inferred__2/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.733    11.555    Filter/plusOp_inferred__2/i___0_carry__1_n_7
    SLICE_X9Y75          LUT3 (Prop_lut3_I2_O)        0.268    11.823 r  Filter/i___84_carry__1_i_1/O
                         net (fo=2, routed)           0.671    12.494    Filter/i___84_carry__1_i_1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.604    13.098 r  Filter/plusOp_inferred__2/i___84_carry__1/O[2]
                         net (fo=2, routed)           0.697    13.795    Filter/p_0_in2_in[6]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.253    14.048 f  Filter/average_reg[6]_LDC_i_2/O
                         net (fo=1, routed)           0.515    14.563    Filter/average_reg[6]_LDC_i_2_n_0
    SLICE_X4Y79          LDCE                                         f  Filter/average_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.473ns  (logic 5.822ns (40.227%)  route 8.651ns (59.773%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=1 LUT3=5 LUT4=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.736 r  Filter/plusOp_inferred__1/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.464     9.200    Filter/p_0_in1_in[3]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.267     9.467 r  Filter/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.568    10.034    Filter/i___0_carry__0_i_1__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.268    10.302 r  Filter/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.302    Filter/i___0_carry__0_i_5__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.634 r  Filter/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.008    10.642    Filter/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.822 r  Filter/plusOp_inferred__2/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.733    11.555    Filter/plusOp_inferred__2/i___0_carry__1_n_7
    SLICE_X9Y75          LUT3 (Prop_lut3_I2_O)        0.268    11.823 r  Filter/i___84_carry__1_i_1/O
                         net (fo=2, routed)           0.671    12.494    Filter/i___84_carry__1_i_1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.604    13.098 f  Filter/plusOp_inferred__2/i___84_carry__1/O[2]
                         net (fo=2, routed)           0.697    13.795    Filter/p_0_in2_in[6]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.256    14.051 f  Filter/average_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.421    14.473    Filter/average_reg[6]_LDC_i_1_n_0
    SLICE_X2Y79          FDPE                                         f  Filter/average_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.343ns  (logic 5.414ns (37.747%)  route 8.929ns (62.253%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=5 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.736 r  Filter/plusOp_inferred__1/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.464     9.200    Filter/p_0_in1_in[3]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.267     9.467 r  Filter/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.568    10.034    Filter/i___0_carry__0_i_1__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.268    10.302 r  Filter/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.302    Filter/i___0_carry__0_i_5__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.508 r  Filter/plusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=2, routed)           0.736    11.244    Filter/plusOp_inferred__2/i___0_carry__0_n_4
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.275    11.519 r  Filter/i___84_carry__1_i_2/O
                         net (fo=2, routed)           0.496    12.015    Filter/i___84_carry__1_i_2_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I3_O)        0.274    12.289 r  Filter/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.289    Filter/i___84_carry__1_i_5_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    12.496 f  Filter/plusOp_inferred__2/i___84_carry__1/O[0]
                         net (fo=2, routed)           0.775    13.271    Filter/p_0_in2_in[4]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.270    13.541 f  Filter/average_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.802    14.343    Filter/average_reg[4]_LDC_i_1_n_0
    SLICE_X3Y75          FDPE                                         f  Filter/average_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.038ns  (logic 5.535ns (39.428%)  route 8.503ns (60.572%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=5 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.736 r  Filter/plusOp_inferred__1/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.464     9.200    Filter/p_0_in1_in[3]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.267     9.467 r  Filter/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.568    10.034    Filter/i___0_carry__0_i_1__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.268    10.302 r  Filter/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.302    Filter/i___0_carry__0_i_5__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.508 r  Filter/plusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=2, routed)           0.736    11.244    Filter/plusOp_inferred__2/i___0_carry__0_n_4
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.275    11.519 r  Filter/i___84_carry__1_i_2/O
                         net (fo=2, routed)           0.496    12.015    Filter/i___84_carry__1_i_2_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I3_O)        0.274    12.289 r  Filter/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.289    Filter/i___84_carry__1_i_5_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    12.632 f  Filter/plusOp_inferred__2/i___84_carry__1/O[1]
                         net (fo=2, routed)           0.637    13.269    Filter/p_0_in2_in[5]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.255    13.524 f  Filter/average_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.514    14.038    Filter/average_reg[5]_LDC_i_1_n_0
    SLICE_X3Y76          FDPE                                         f  Filter/average_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.903ns  (logic 5.530ns (39.777%)  route 8.373ns (60.223%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=5 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.736 r  Filter/plusOp_inferred__1/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.464     9.200    Filter/p_0_in1_in[3]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.267     9.467 r  Filter/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.568    10.034    Filter/i___0_carry__0_i_1__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.268    10.302 r  Filter/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.302    Filter/i___0_carry__0_i_5__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.508 r  Filter/plusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=2, routed)           0.736    11.244    Filter/plusOp_inferred__2/i___0_carry__0_n_4
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.275    11.519 r  Filter/i___84_carry__1_i_2/O
                         net (fo=2, routed)           0.496    12.015    Filter/i___84_carry__1_i_2_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I3_O)        0.274    12.289 r  Filter/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.289    Filter/i___84_carry__1_i_5_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    12.632 r  Filter/plusOp_inferred__2/i___84_carry__1/O[1]
                         net (fo=2, routed)           0.637    13.269    Filter/p_0_in2_in[5]
    SLICE_X5Y77          LUT4 (Prop_lut4_I3_O)        0.250    13.519 f  Filter/average_reg[5]_LDC_i_2/O
                         net (fo=1, routed)           0.383    13.903    Filter/average_reg[5]_LDC_i_2_n_0
    SLICE_X4Y76          LDCE                                         f  Filter/average_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.797ns  (logic 5.393ns (39.088%)  route 8.404ns (60.912%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=5 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.736 r  Filter/plusOp_inferred__1/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.464     9.200    Filter/p_0_in1_in[3]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.267     9.467 r  Filter/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.568    10.034    Filter/i___0_carry__0_i_1__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.268    10.302 r  Filter/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.302    Filter/i___0_carry__0_i_5__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.508 r  Filter/plusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=2, routed)           0.736    11.244    Filter/plusOp_inferred__2/i___0_carry__0_n_4
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.275    11.519 r  Filter/i___84_carry__1_i_2/O
                         net (fo=2, routed)           0.496    12.015    Filter/i___84_carry__1_i_2_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I3_O)        0.274    12.289 r  Filter/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.289    Filter/i___84_carry__1_i_5_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    12.496 r  Filter/plusOp_inferred__2/i___84_carry__1/O[0]
                         net (fo=2, routed)           0.775    13.271    Filter/p_0_in2_in[4]
    SLICE_X5Y77          LUT4 (Prop_lut4_I3_O)        0.249    13.520 f  Filter/average_reg[4]_LDC_i_2/O
                         net (fo=1, routed)           0.277    13.797    Filter/average_reg[4]_LDC_i_2_n_0
    SLICE_X3Y77          LDCE                                         f  Filter/average_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.327ns  (logic 5.092ns (38.208%)  route 8.235ns (61.792%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=5 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     8.447 r  Filter/plusOp_inferred__1/i___29_carry__0/O[1]
                         net (fo=2, routed)           0.661     9.108    Filter/p_0_in1_in[2]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.255     9.363 r  Filter/i___0_carry__0_i_2__1/O
                         net (fo=2, routed)           0.220     9.582    Filter/i___0_carry__0_i_2__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.275     9.857 r  Filter/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     9.857    Filter/i___0_carry__0_i_6__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.064 r  Filter/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.735    10.800    Filter/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.266    11.066 r  Filter/i___84_carry__0_i_1/O
                         net (fo=2, routed)           0.330    11.396    Filter/i___84_carry__0_i_1_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I3_O)        0.268    11.664 r  Filter/i___84_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.664    Filter/i___84_carry__0_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    11.870 r  Filter/plusOp_inferred__2/i___84_carry__0/O[3]
                         net (fo=2, routed)           0.685    12.555    Filter/p_0_in2_in[3]
    SLICE_X4Y78          LUT4 (Prop_lut4_I3_O)        0.257    12.812 f  Filter/average_reg[3]_LDC_i_2/O
                         net (fo=1, routed)           0.515    13.327    Filter/average_reg[3]_LDC_i_2_n_0
    SLICE_X4Y78          LDCE                                         f  Filter/average_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/average_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.237ns  (logic 5.095ns (38.492%)  route 8.142ns (61.508%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=5 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  Filter/number_array_reg[1][0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Filter/number_array_reg[1][0]/Q
                         net (fo=2, routed)           0.803     1.182    Filter/number_array_reg[1][0]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.105     1.287 r  Filter/i___0_carry_i_12/O
                         net (fo=1, routed)           0.000     1.287    Filter/i___0_carry_i_12_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     1.494 r  Filter/i___0_carry_i_8/O[0]
                         net (fo=2, routed)           0.514     2.008    Filter/number_array[0]1_out[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.268     2.276 r  Filter/i___0_carry_i_3/O
                         net (fo=2, routed)           0.361     2.637    Filter/i___0_carry_i_3_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.267     2.904 r  Filter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.904    Filter/i___0_carry_i_6_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     3.385 r  Filter/plusOp_inferred__0/i___0_carry/O[2]
                         net (fo=2, routed)           0.619     4.004    Filter/p_0_in0_in[0]
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.275     4.279 r  Filter/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.891     5.170    Filter/i___0_carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     5.651 r  Filter/plusOp_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.651    Filter/plusOp_inferred__1/i___0_carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.832 r  Filter/plusOp_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.957     6.790    Filter/plusOp_inferred__1/i___0_carry__0_n_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I0_O)        0.259     7.049 r  Filter/i___29_carry__0_i_3/O
                         net (fo=2, routed)           0.943     7.992    Filter/i___29_carry__0_i_3_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.264     8.256 r  Filter/i___29_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.256    Filter/i___29_carry__0_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     8.447 r  Filter/plusOp_inferred__1/i___29_carry__0/O[1]
                         net (fo=2, routed)           0.661     9.108    Filter/p_0_in1_in[2]
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.255     9.363 r  Filter/i___0_carry__0_i_2__1/O
                         net (fo=2, routed)           0.220     9.582    Filter/i___0_carry__0_i_2__1_n_0
    SLICE_X7Y74          LUT4 (Prop_lut4_I3_O)        0.275     9.857 r  Filter/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     9.857    Filter/i___0_carry__0_i_6__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.064 r  Filter/plusOp_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.735    10.800    Filter/plusOp_inferred__2/i___0_carry__0_n_5
    SLICE_X9Y74          LUT3 (Prop_lut3_I2_O)        0.266    11.066 r  Filter/i___84_carry__0_i_1/O
                         net (fo=2, routed)           0.330    11.396    Filter/i___84_carry__0_i_1_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I3_O)        0.268    11.664 r  Filter/i___84_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.664    Filter/i___84_carry__0_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    11.870 f  Filter/plusOp_inferred__2/i___84_carry__0/O[3]
                         net (fo=2, routed)           0.685    12.555    Filter/p_0_in2_in[3]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.260    12.815 f  Filter/average_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.421    13.237    Filter/average_reg[3]_LDC_i_1_n_0
    SLICE_X3Y78          FDPE                                         f  Filter/average_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Filter/number_array_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.951%)  route 0.070ns (33.049%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  Filter/number_array_reg[3][3]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filter/number_array_reg[3][3]/Q
                         net (fo=3, routed)           0.070     0.211    Filter/number_array_reg[3][3]
    SLICE_X4Y70          FDRE                                         r  Filter/number_array_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[5][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.015%)  route 0.118ns (47.985%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  Filter/number_array_reg[4][3]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Filter/number_array_reg[4][3]/Q
                         net (fo=3, routed)           0.118     0.246    Filter/number_array_reg[4][3]
    SLICE_X5Y70          FDRE                                         r  Filter/number_array_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[11][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[12][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.648%)  route 0.117ns (45.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE                         0.000     0.000 r  Filter/number_array_reg[11][2]/C
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filter/number_array_reg[11][2]/Q
                         net (fo=3, routed)           0.117     0.258    Filter/number_array_reg[11][2]
    SLICE_X8Y71          FDRE                                         r  Filter/number_array_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[7][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[8][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.538%)  route 0.094ns (36.462%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  Filter/number_array_reg[7][7]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Filter/number_array_reg[7][7]/Q
                         net (fo=3, routed)           0.094     0.258    Filter/number_array_reg[7][7]
    SLICE_X7Y75          FDRE                                         r  Filter/number_array_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[13][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[14][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE                         0.000     0.000 r  Filter/number_array_reg[13][0]/C
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filter/number_array_reg[13][0]/Q
                         net (fo=3, routed)           0.120     0.261    Filter/number_array_reg[13][0]
    SLICE_X10Y70         FDRE                                         r  Filter/number_array_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[12][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[13][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.580%)  route 0.122ns (46.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE                         0.000     0.000 r  Filter/number_array_reg[12][3]/C
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filter/number_array_reg[12][3]/Q
                         net (fo=3, routed)           0.122     0.263    Filter/number_array_reg[12][3]
    SLICE_X10Y70         FDRE                                         r  Filter/number_array_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.016%)  route 0.125ns (46.984%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  Filter/number_array_reg[0][4]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filter/number_array_reg[0][4]/Q
                         net (fo=3, routed)           0.125     0.266    Filter/number_array_reg[0][4]
    SLICE_X4Y72          FDRE                                         r  Filter/number_array_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[7][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  Filter/number_array_reg[6][2]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filter/number_array_reg[6][2]/Q
                         net (fo=3, routed)           0.126     0.267    Filter/number_array_reg[6][2]
    SLICE_X5Y70          FDRE                                         r  Filter/number_array_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[9][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[10][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.148ns (54.463%)  route 0.124ns (45.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE                         0.000     0.000 r  Filter/number_array_reg[9][1]/C
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Filter/number_array_reg[9][1]/Q
                         net (fo=3, routed)           0.124     0.272    Filter/number_array_reg[9][1]
    SLICE_X8Y69          FDRE                                         r  Filter/number_array_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filter/number_array_reg[8][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filter/number_array_reg[9][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.148ns (54.045%)  route 0.126ns (45.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE                         0.000     0.000 r  Filter/number_array_reg[8][4]/C
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Filter/number_array_reg[8][4]/Q
                         net (fo=3, routed)           0.126     0.274    Filter/number_array_reg[8][4]
    SLICE_X6Y74          FDRE                                         r  Filter/number_array_reg[9][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DG/DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.511ns  (logic 0.433ns (28.658%)  route 1.078ns (71.342%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.451     4.661    DG/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.433     5.094 r  DG/DATA_reg[1]/Q
                         net (fo=1, routed)           1.078     6.172    DG/DATA[1]
    SLICE_X0Y71          FDRE                                         r  DG/DATA1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.195ns  (logic 0.379ns (31.727%)  route 0.816ns (68.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.448     4.658    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  DG/DATA_reg[5]/Q
                         net (fo=1, routed)           0.816     5.853    DG/DATA[5]
    SLICE_X0Y71          FDRE                                         r  DG/DATA1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.053ns  (logic 0.379ns (36.000%)  route 0.674ns (64.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.448     4.658    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  DG/DATA_reg[4]/Q
                         net (fo=1, routed)           0.674     5.711    DG/DATA[4]
    SLICE_X0Y71          FDRE                                         r  DG/DATA1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.022ns  (logic 0.379ns (37.076%)  route 0.643ns (62.924%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.450     4.660    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  DG/DATA_reg[0]/Q
                         net (fo=1, routed)           0.643     5.683    DG/DATA[0]
    SLICE_X0Y71          FDRE                                         r  DG/DATA1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.934ns  (logic 0.379ns (40.569%)  route 0.555ns (59.431%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.450     4.660    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  DG/DATA_reg[3]/Q
                         net (fo=1, routed)           0.555     5.595    DG/DATA[3]
    SLICE_X2Y73          FDRE                                         r  DG/DATA1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.379ns (43.894%)  route 0.484ns (56.106%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.450     4.660    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  DG/DATA_reg[2]/Q
                         net (fo=1, routed)           0.484     5.524    DG/DATA[2]
    SLICE_X3Y72          FDRE                                         r  DG/DATA1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.852ns  (logic 0.379ns (44.476%)  route 0.473ns (55.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.448     4.658    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  DG/DATA_reg[7]/Q
                         net (fo=1, routed)           0.473     5.511    DG/DATA[7]
    SLICE_X2Y73          FDRE                                         r  DG/DATA1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.645ns  (logic 0.379ns (58.784%)  route 0.266ns (41.216%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.448     4.658    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  DG/DATA_reg[6]/Q
                         net (fo=1, routed)           0.266     5.303    DG/DATA[6]
    SLICE_X3Y72          FDRE                                         r  DG/DATA1_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DG/DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     1.514    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DG/DATA_reg[6]/Q
                         net (fo=1, routed)           0.115     1.770    DG/DATA[6]
    SLICE_X3Y72          FDRE                                         r  DG/DATA1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.141ns (39.480%)  route 0.216ns (60.520%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     1.514    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DG/DATA_reg[7]/Q
                         net (fo=1, routed)           0.216     1.871    DG/DATA[7]
    SLICE_X2Y73          FDRE                                         r  DG/DATA1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.141ns (38.795%)  route 0.222ns (61.205%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  DG/DATA_reg[2]/Q
                         net (fo=1, routed)           0.222     1.880    DG/DATA[2]
    SLICE_X3Y72          FDRE                                         r  DG/DATA1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.141ns (37.182%)  route 0.238ns (62.818%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  DG/DATA_reg[3]/Q
                         net (fo=1, routed)           0.238     1.896    DG/DATA[3]
    SLICE_X2Y73          FDRE                                         r  DG/DATA1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.795%)  route 0.264ns (65.205%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  DG/DATA_reg[0]/Q
                         net (fo=1, routed)           0.264     1.922    DG/DATA[0]
    SLICE_X0Y71          FDRE                                         r  DG/DATA1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.141ns (34.408%)  route 0.269ns (65.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     1.514    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DG/DATA_reg[4]/Q
                         net (fo=1, routed)           0.269     1.924    DG/DATA[4]
    SLICE_X0Y71          FDRE                                         r  DG/DATA1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.141ns (30.352%)  route 0.324ns (69.648%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.595     1.514    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DG/DATA_reg[5]/Q
                         net (fo=1, routed)           0.324     1.979    DG/DATA[5]
    SLICE_X0Y71          FDRE                                         r  DG/DATA1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DG/DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DG/DATA1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.164ns (23.068%)  route 0.547ns (76.932%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    DG/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  DG/DATA_reg[1]/Q
                         net (fo=1, routed)           0.547     2.228    DG/DATA[1]
    SLICE_X0Y71          FDRE                                         r  DG/DATA1_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Control[1]
                            (input port)
  Destination:            DG/DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 1.638ns (37.557%)  route 2.724ns (62.443%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Control[1] (IN)
                         net (fo=0)                   0.000     0.000    Control[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  Control_IBUF[1]_inst/O
                         net (fo=12, routed)          2.078     3.507    DG/I_shiftmare/Control_IBUF[1]
    SLICE_X4Y68          LUT5 (Prop_lut5_I2_O)        0.105     3.612 r  DG/I_shiftmare/DATA[3]_i_2/O
                         net (fo=1, routed)           0.646     4.257    DG/SW/DATA_reg[3]_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.105     4.362 r  DG/SW/DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     4.362    DG/DATA_0[3]
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.341     4.393    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[3]/C

Slack:                    inf
  Source:                 Control[1]
                            (input port)
  Destination:            DG/DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.253ns  (logic 1.638ns (38.521%)  route 2.615ns (61.479%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Control[1] (IN)
                         net (fo=0)                   0.000     0.000    Control[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  Control_IBUF[1]_inst/O
                         net (fo=12, routed)          1.786     3.214    DG/SW/Control_IBUF[1]
    SLICE_X2Y67          LUT6 (Prop_lut6_I3_O)        0.105     3.319 r  DG/SW/DATA[1]_i_2/O
                         net (fo=1, routed)           0.829     4.148    DG/SW/DATA[1]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.105     4.253 r  DG/SW/DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     4.253    DG/DATA_0[1]
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.342     4.394    DG/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/C

Slack:                    inf
  Source:                 Control[1]
                            (input port)
  Destination:            DG/DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.638ns (40.568%)  route 2.400ns (59.432%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Control[1] (IN)
                         net (fo=0)                   0.000     0.000    Control[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  Control_IBUF[1]_inst/O
                         net (fo=12, routed)          1.854     3.282    DG/SW/Control_IBUF[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.105     3.387 r  DG/SW/DATA[0]_i_2/O
                         net (fo=1, routed)           0.546     3.934    DG/SW/DATA[0]_i_2_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.105     4.039 r  DG/SW/DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     4.039    DG/DATA_0[0]
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.341     4.393    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/I_shiftmare/OP_INT_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.409ns (38.487%)  route 2.251ns (61.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 f  RST_IBUF_inst/O
                         net (fo=21, routed)          2.251     3.660    DG/I_shiftmare/AR[0]
    SLICE_X4Y68          FDCE                                         f  DG/I_shiftmare/OP_INT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.339     4.391    DG/I_shiftmare/CLK_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  DG/I_shiftmare/OP_INT_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/I_shiftmare/OP_INT_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.409ns (38.487%)  route 2.251ns (61.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 f  RST_IBUF_inst/O
                         net (fo=21, routed)          2.251     3.660    DG/I_shiftmare/AR[0]
    SLICE_X4Y68          FDCE                                         f  DG/I_shiftmare/OP_INT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.339     4.391    DG/I_shiftmare/CLK_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  DG/I_shiftmare/OP_INT_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/SW/OP_INT_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.409ns (38.487%)  route 2.251ns (61.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 f  RST_IBUF_inst/O
                         net (fo=21, routed)          2.251     3.660    DG/SW/AR[0]
    SLICE_X4Y68          FDCE                                         f  DG/SW/OP_INT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.339     4.391    DG/SW/CLK_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  DG/SW/OP_INT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/SW/OP_INT_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.409ns (38.487%)  route 2.251ns (61.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 f  RST_IBUF_inst/O
                         net (fo=21, routed)          2.251     3.660    DG/SW/AR[0]
    SLICE_X4Y68          FDCE                                         f  DG/SW/OP_INT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.339     4.391    DG/SW/CLK_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  DG/SW/OP_INT_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/I_shiftmare/OP_INT_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.409ns (38.526%)  route 2.248ns (61.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 f  RST_IBUF_inst/O
                         net (fo=21, routed)          2.248     3.656    DG/I_shiftmare/AR[0]
    SLICE_X5Y68          FDPE                                         f  DG/I_shiftmare/OP_INT_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.339     4.391    DG/I_shiftmare/CLK_IBUF_BUFG
    SLICE_X5Y68          FDPE                                         r  DG/I_shiftmare/OP_INT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/I_shiftmare/OP_INT_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.409ns (38.526%)  route 2.248ns (61.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 f  RST_IBUF_inst/O
                         net (fo=21, routed)          2.248     3.656    DG/I_shiftmare/AR[0]
    SLICE_X5Y68          FDPE                                         f  DG/I_shiftmare/OP_INT_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.339     4.391    DG/I_shiftmare/CLK_IBUF_BUFG
    SLICE_X5Y68          FDPE                                         r  DG/I_shiftmare/OP_INT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/I_shiftmare/OP_INT_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.409ns (38.526%)  route 2.248ns (61.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 f  RST_IBUF_inst/O
                         net (fo=21, routed)          2.248     3.656    DG/I_shiftmare/AR[0]
    SLICE_X5Y68          FDCE                                         f  DG/I_shiftmare/OP_INT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.339     4.391    DG/I_shiftmare/CLK_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  DG/I_shiftmare/OP_INT_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Control[2]
                            (input port)
  Destination:            DG/DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.307ns (38.103%)  route 0.498ns (61.897%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Control[2] (IN)
                         net (fo=0)                   0.000     0.000    Control[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Control_IBUF[2]_inst/O
                         net (fo=12, routed)          0.498     0.760    DG/SW/Control_IBUF[2]
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.045     0.805 r  DG/SW/DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.805    DG/DATA_0[1]
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.869     2.034    DG/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  DG/DATA_reg[1]/C

Slack:                    inf
  Source:                 Control[0]
                            (input port)
  Destination:            DG/DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.305ns (37.024%)  route 0.519ns (62.976%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  Control[0] (IN)
                         net (fo=0)                   0.000     0.000    Control[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  Control_IBUF[0]_inst/O
                         net (fo=12, routed)          0.519     0.780    DG/SW/Control_IBUF[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.045     0.825 r  DG/SW/DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.825    DG/DATA_0[3]
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.868     2.033    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[3]/C

Slack:                    inf
  Source:                 Control[0]
                            (input port)
  Destination:            DG/DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.305ns (34.449%)  route 0.581ns (65.551%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  Control[0] (IN)
                         net (fo=0)                   0.000     0.000    Control[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  Control_IBUF[0]_inst/O
                         net (fo=12, routed)          0.581     0.841    DG/SW/Control_IBUF[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     0.886 r  DG/SW/DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.886    DG/DATA_0[0]
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.868     2.033    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[0]/C

Slack:                    inf
  Source:                 Control[0]
                            (input port)
  Destination:            DG/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.305ns (33.527%)  route 0.605ns (66.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  Control[0] (IN)
                         net (fo=0)                   0.000     0.000    Control[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  Control_IBUF[0]_inst/O
                         net (fo=12, routed)          0.605     0.866    DG/SW/Control_IBUF[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     0.911 r  DG/SW/DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.911    DG/DATA_0[2]
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.868     2.033    DG/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DG/DATA_reg[2]/C

Slack:                    inf
  Source:                 Control[2]
                            (input port)
  Destination:            DG/DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.307ns (32.413%)  route 0.640ns (67.587%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Control[2] (IN)
                         net (fo=0)                   0.000     0.000    Control[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Control_IBUF[2]_inst/O
                         net (fo=12, routed)          0.640     0.902    DG/SW/Control_IBUF[2]
    SLICE_X3Y70          LUT5 (Prop_lut5_I2_O)        0.045     0.947 r  DG/SW/DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.947    DG/DATA_0[6]
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.866     2.031    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[6]/C

Slack:                    inf
  Source:                 Control[1]
                            (input port)
  Destination:            DG/DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.310ns (32.025%)  route 0.658ns (67.975%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Control[1] (IN)
                         net (fo=0)                   0.000     0.000    Control[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  Control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.658     0.923    DG/SW/Control_IBUF[1]
    SLICE_X3Y70          LUT5 (Prop_lut5_I1_O)        0.045     0.968 r  DG/SW/DATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.968    DG/DATA_0[7]
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.866     2.031    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[7]/C

Slack:                    inf
  Source:                 Control[1]
                            (input port)
  Destination:            DG/DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.310ns (31.031%)  route 0.689ns (68.969%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Control[1] (IN)
                         net (fo=0)                   0.000     0.000    Control[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  Control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.689     0.954    DG/SW/Control_IBUF[1]
    SLICE_X3Y70          LUT5 (Prop_lut5_I1_O)        0.045     0.999 r  DG/SW/DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.999    DG/DATA_0[5]
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.866     2.031    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[5]/C

Slack:                    inf
  Source:                 Control[1]
                            (input port)
  Destination:            DG/DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.310ns (29.496%)  route 0.741ns (70.504%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Control[1] (IN)
                         net (fo=0)                   0.000     0.000    Control[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  Control_IBUF[1]_inst/O
                         net (fo=12, routed)          0.741     1.006    DG/SW/Control_IBUF[1]
    SLICE_X3Y70          LUT5 (Prop_lut5_I1_O)        0.045     1.051 r  DG/SW/DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     1.051    DG/DATA_0[4]
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.866     2.031    DG/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DG/DATA_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/SW/OP_INT_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.245ns (21.171%)  route 0.914ns (78.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=21, routed)          0.914     1.159    DG/SW/AR[0]
    SLICE_X2Y70          FDCE                                         f  DG/SW/OP_INT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.866     2.031    DG/SW/CLK_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  DG/SW/OP_INT_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DG/SW/OP_INT_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.245ns (21.171%)  route 0.914ns (78.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=21, routed)          0.914     1.159    DG/SW/AR[0]
    SLICE_X2Y70          FDCE                                         f  DG/SW/OP_INT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.866     2.031    DG/SW/CLK_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  DG/SW/OP_INT_reg[5]/C





