attach ./modelgen_0.so

attach ../vams/vsine.so

verilog

`modelgen
module test_ddt1(p, n);
	(* desc="" *) real dv1;
	(* desc="" *) real dv2;
	electrical p, n;
	analog begin
		dv1 = ddt(V(p,n));
	end
endmodule

!make test_ddt1.so > /dev/null
attach ./test_ddt1.so

verilog
parameter r=1
parameter v=0

test_ddt1 #() dut(1,0);
vsine #(.phase(-3.1415/2.), .dc(v), .ampl(1)) v1(1, 0);

list

print tran v(1) dv1(dut) dv2(dut) i(dut._b*) iter(0)
// y(dut.ddt_0) iof(dut.ddt_0) iter(0)
tran 1 .1 trace=a

options noincmode
options nobypass
tran 0 1 .1 trace=a

status notime
end
