{
    "output/multiple_declarations/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "output/multiple_declarations/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "AST multiple_declarations.v:3 Odin does not handle signed nets (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "output/multiple_declarations/k6_N10_40nm": {
        "test_name": "output/multiple_declarations/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "AST multiple_declarations.v:3 Odin does not handle signed nets (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "output/multiple_declarations/k6_N10_mem32K_40nm": {
        "test_name": "output/multiple_declarations/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "AST multiple_declarations.v:3 Odin does not handle signed nets (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "output/multiple_declarations/no_arch": {
        "test_name": "output/multiple_declarations/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "AST multiple_declarations.v:3 Odin does not handle signed nets (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "output/output_port_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "output/output_port_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "AST output_port_failure.v:5 Module already has output with this name b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "output/output_port_failure/k6_N10_40nm": {
        "test_name": "output/output_port_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "AST output_port_failure.v:5 Module already has output with this name b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "output/output_port_failure/k6_N10_mem32K_40nm": {
        "test_name": "output/output_port_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "AST output_port_failure.v:5 Module already has output with this name b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "output/output_port_failure/no_arch": {
        "test_name": "output/output_port_failure/no_arch",
        "architecture": "n/a",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "AST output_port_failure.v:5 Module already has output with this name b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
