Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: NES_Nexys4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NES_Nexys4.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NES_Nexys4"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : NES_Nexys4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\font_rom.v" into library work
Parsing module <font_rom>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\dual_port_ram_sync.v" into library work
Parsing module <xilinx_dual_port_ram_sync>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\compat.v" into library work
Parsing module <MUXCY>.
Parsing module <MUXCY_L>.
Parsing module <MUXCY_D>.
Parsing module <XORCY>.
Parsing module <XOR2>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\video_sync.v" into library work
Parsing module <video_sync>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\text_menu_gen.v" into library work
Parsing module <text_menu_gen>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" into library work
Parsing module <packet_demux>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hq2x.v" into library work
Parsing module <DiffCheck>.
Parsing module <InnerBlend>.
Parsing module <Blend>.
Parsing module <Hq2x>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v" into library work
Parsing module <async_transmitter>.
INFO:HDLCompiler:693 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v" Line 28. parameter declaration becomes local in async_transmitter with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v" Line 29. parameter declaration becomes local in async_transmitter with formal parameter declaration list
Parsing module <async_receiver>.
INFO:HDLCompiler:693 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v" Line 95. parameter declaration becomes local in async_receiver with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v" Line 96. parameter declaration becomes local in async_receiver with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v" Line 98. parameter declaration becomes local in async_receiver with formal parameter declaration list
Parsing module <ASSERTION_ERROR>.
Parsing module <BaudTickGen>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\sigma_delta_dac.v" into library work
Parsing module <sigma_delta_dac>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" into library work
Parsing module <joypad_buttons>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\nes.v" into library work
Parsing verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/cpu.v" included at line 4.
Parsing verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/MicroCode.v" included at line 4.
Parsing module <MicroCodeTableInner>.
Parsing module <MicroCodeTable>.
Parsing module <MyAddSub>.
Parsing module <NewAlu>.
Parsing module <AddressGenerator>.
Parsing module <ProgramCounter>.
Parsing module <CPU>.
Parsing verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" included at line 5.
Parsing module <LenCtr_Lookup>.
Parsing module <SquareChan>.
Parsing module <TriangleChan>.
Parsing module <NoiseChan>.
Parsing module <DmcChan>.
Parsing module <ApuLookupTable>.
Parsing module <APU>.
Parsing verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" included at line 6.
Parsing module <LoopyGen>.
Parsing module <ClockGen>.
Parsing module <Sprite>.
Parsing module <SpriteSet>.
Parsing module <SpriteRAM>.
Parsing module <SpriteAddressGen>.
Parsing module <BgPainter>.
Parsing module <PixelMuxer>.
Parsing module <PaletteRam>.
Parsing module <PPU>.
Parsing verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" included at line 7.
Parsing module <MMC0>.
Parsing module <MMC1>.
Parsing module <MMC2>.
Parsing module <MMC3>.
Parsing module <MMC5>.
Parsing module <Rambo1>.
Parsing module <Mapper13>.
Parsing module <Mapper15>.
Parsing module <Mapper28>.
Parsing module <Mapper66>.
Parsing module <Mapper34>.
Parsing module <Mapper41>.
Parsing module <Mapper68>.
Parsing module <Mapper69>.
Parsing module <Mapper71>.
Parsing module <Mapper79>.
Parsing module <NesEvent>.
Parsing module <Mapper228>.
Parsing module <Mapper234>.
Parsing module <MultiMapper>.
Parsing module <DmaController>.
Parsing module <MemoryMultiplex>.
Parsing module <NES>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" into library work
Parsing module <UartDemux>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" into library work
Parsing module <MemoryController>.
Parsing module <GameLoader>.
Parsing module <NES_Nexys4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 240: Port reset is not connected to this instance

Elaborating module <NES_Nexys4>.
Reading initialization file \":\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/nes_palette.txt\".

Elaborating module <clk_wiz_v3_6>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=6,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=28,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=12,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=24,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\clk_wiz_v3_6.v" Line 126: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\clk_wiz_v3_6.v" Line 127: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\clk_wiz_v3_6.v" Line 128: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 205: Assignment to clock_locked ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 207: Assignment to sw ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" Line 99: Port RxD_idle is not connected to this instance

Elaborating module <UartDemux>.

Elaborating module <async_receiver>.

Elaborating module <BaudTickGen(ClkFrequency=25000000,Baud=115200,Oversampling=8)>.

Elaborating module <async_transmitter>.

Elaborating module <BaudTickGen(ClkFrequency=25000000,Baud=115200)>.
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" Line 103: Assignment to txdfx_busy ignored, since the identifier is never used

Elaborating module <packet_demux>.
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" Line 88. $display state = idle
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" Line 103. $display state = checksum
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" Line 118. $display state = address
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" Line 134. $display state = count
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" Line 152. $display state = data
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" Line 156: Result of 32-bit expression is truncated to fit in 8-bit target.
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" Line 168. $display state = validate
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v" Line 169. $display checksum = 8'b........
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" Line 106: Assignment to demux_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" Line 107: Assignment to demux_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" Line 183: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" Line 127: Assignment to done_tick ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 228: Assignment to loader_conf ignored, since the identifier is never used

Elaborating module <joypad_buttons>.

Elaborating module <debounce(N=21)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\debounce.v" Line 65: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\debounce.v" Line 92: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" Line 41: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" Line 45: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" Line 49: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" Line 53: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" Line 57: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" Line 61: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" Line 65: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v" Line 69: Input port reset is not connected on this instance

Elaborating module <GameLoader>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 133: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 137: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 142: Result of 32-bit expression is truncated to fit in 22-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 143: Result of 23-bit expression is truncated to fit in 22-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 303: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <NES>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\nes.v" Line 160: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <CPU>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/cpu.v" Line 214: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <AddressGenerator>.

Elaborating module <MicroCodeTable>.

Elaborating module <MicroCodeTableInner>.

Elaborating module <NewAlu>.

Elaborating module <MyAddSub>.

Elaborating module <MUXCY_L>.

Elaborating module <MUXCY_D>.

Elaborating module <MUXCY>.

Elaborating module <XORCY>.

Elaborating module <XOR2>.

Elaborating module <ProgramCounter>.

Elaborating module <DmaController>.

Elaborating module <APU>.

Elaborating module <LenCtr_Lookup>.

Elaborating module <SquareChan>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 134: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 136: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 141: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 151: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 167: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 169: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 678: Size mismatch in connection of port <sq2>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 679: Size mismatch in connection of port <sq2>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <TriangleChan>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 255: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 260: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 268: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 279: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <NoiseChan>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 374: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 378: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 389: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 393: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 399: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <DmcChan>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 515: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 526: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 536: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 537: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 715: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v" Line 718: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <ApuLookupTable>.

Elaborating module <PPU>.

Elaborating module <ClockGen>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 129: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 142: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <LoopyGen>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 37: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 43: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 49: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 90: Result of 32-bit expression is truncated to fit in 15-bit target.

Elaborating module <BgPainter>.

Elaborating module <SpriteRAM>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 307: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <SpriteAddressGen>.

Elaborating module <SpriteSet>.

Elaborating module <Sprite>.
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 203: Assignment to load_out0 ignored, since the identifier is never used

Elaborating module <PixelMuxer>.

Elaborating module <PaletteRam>.
Reading initialization file \":\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/oam_palette.txt\".
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 656. $write Disabling playfield at cycle 0\n
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" Line 634: Assignment to color_intensity ignored, since the identifier is never used

Elaborating module <MultiMapper>.

Elaborating module <MMC0>.

Elaborating module <MMC1>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 71: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <Mapper28>.

Elaborating module <MMC2>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 217: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 218: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MMC3>.

Elaborating module <MMC5>.
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 451. $write 0 <= 0 (0)\n
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 499: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 542: Result of 32-bit expression is truncated to fit in 6-bit target.
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 602. $write Inserting filltile!\n
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 690. $write In vertical split!\n
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 693. $write In exram thingy!\n

Elaborating module <Mapper13>.

Elaborating module <Mapper15>.

Elaborating module <Mapper34>.

Elaborating module <Mapper41>.

Elaborating module <Mapper66>.

Elaborating module <Mapper68>.

Elaborating module <Mapper69>.

Elaborating module <Mapper71>.
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 1330. $write 0 <= 0 (bank = 0)\n

Elaborating module <Mapper79>.

Elaborating module <Mapper228>.

Elaborating module <Mapper234>.

Elaborating module <Rambo1>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 770: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 808: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <NesEvent>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 1418: Result of 32-bit expression is truncated to fit in 30-bit target.
"C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v" Line 1421. $write NESEV Control Bits: 0 => 0 (0)\n
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\nes.v" Line 267: Assignment to vram_a10 ignored, since the identifier is never used

Elaborating module <MemoryMultiplex>.
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 315: Assignment to dbgadr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 316: Assignment to dbgctr ignored, since the identifier is never used

Elaborating module <MemoryController>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 77: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 329: Size mismatch in connection of port <MemAdr>. Formal port size is 23-bit while actual signal size is 19-bit.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\debounce.v" Line 65: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\debounce.v" Line 92: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 116: Port RxD_idle is not connected to this instance

Elaborating module <Display>.

Elaborating module <Hq2x>.

Elaborating module <DiffCheck>.

Elaborating module <Blend>.

Elaborating module <InnerBlend>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 80: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 82: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 83: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <async_receiver(CLK_FREQ=25000000)>.

Elaborating module <async_transmitter(CLK_FREQ=25000000)>.
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 120: Assignment to txd_busy ignored, since the identifier is never used

Elaborating module <video_sync(VID_HD=512)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\video_sync.v" Line 78: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\video_sync.v" Line 88: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <text_menu_gen>.

Elaborating module <font_rom>.

Elaborating module <xilinx_dual_port_ram_sync(ADDR_WIDTH=12,DATA_WIDTH=7)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\text_menu_gen.v" Line 79: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\text_menu_gen.v" Line 84: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 186: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 187: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 188: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 194: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 195: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 196: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" Line 124: Input port reset is not connected on this instance
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 388: Assignment to led_enable ignored, since the identifier is never used

Elaborating module <sigma_delta_dac>.
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 240: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" Line 343: Input port reset is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NES_Nexys4>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v".
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'buttons', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_toggle_menu', is tied to GND.
WARNING:Xst:647 - Input <SW<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UART_RXD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MemWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 205: Output port <CLK_OUT1> of the instance <sys_clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 205: Output port <LOCKED> of the instance <sys_clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 305: Output port <dbgadr> of the instance <nes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 305: Output port <dbgctr> of the instance <nes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 343: Output port <db_level> of the instance <deb_toggle_menu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 363: Output port <tft_r> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 363: Output port <tft_g> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 363: Output port <tft_b> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 363: Output port <tft_h> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 363: Output port <tft_v> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 363: Output port <tft_pclk> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 363: Output port <tft_de> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v" line 363: Output port <tft_on> of the instance <display> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'pallut', unconnected in block 'NES_Nexys4', is tied to its initial value.
    Found 64x15-bit single-port Read Only RAM <Mram_pallut> for signal <pallut>.
    Found 1-bit register for signal <toggle_menu>.
    Found 8-bit register for signal <loader_btn_2>.
    Found 8-bit register for signal <joypad_bits>.
    Found 8-bit register for signal <joypad_bits2>.
    Found 2-bit register for signal <last_joypad_clock>.
    Found 2-bit register for signal <nes_ce>.
    Found 1-bit register for signal <ramfail>.
    Found 2-bit adder for signal <nes_ce[1]_GND_1_o_add_21_OUT> created at line 303.
WARNING:Xst:737 - Found 1-bit latch for signal <loader_btn<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loader_btn<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loader_btn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loader_btn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loader_btn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loader_btn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loader_btn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loader_btn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   4 Multiplexer(s).
Unit <NES_Nexys4> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\clk_wiz_v3_6.v".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

Synthesizing Unit <UartDemux>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v".
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" line 99: Output port <RxD_idle> of the instance <uart_receiverfx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" line 99: Output port <RxD_endofpacket> of the instance <uart_receiverfx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" line 102: Output port <TxD_busy> of the instance <uart_transmitterfx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" line 106: Output port <current_state> of the instance <packet_demux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hw_uart.v" line 106: Output port <current_count> of the instance <packet_demux> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <num_packets_reg>.
    Found 4-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_10_OUT<15:0>> created at line 183.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UartDemux> synthesized.

Synthesizing Unit <async_receiver>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v".
        CLK_FREQ = 25000000
    Found 2-bit register for signal <Filter_cnt>.
    Found 1-bit register for signal <RxD_bit>.
    Found 3-bit register for signal <OversamplingCnt>.
    Found 4-bit register for signal <RxD_state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 6-bit register for signal <GapCnt>.
    Found 1-bit register for signal <RxD_endofpacket>.
    Found 2-bit register for signal <RxD_sync>.
    Found finite state machine <FSM_1> for signal <RxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <Filter_cnt[1]_GND_7_o_sub_10_OUT> created at line 131.
    Found 2-bit adder for signal <Filter_cnt[1]_GND_7_o_add_6_OUT> created at line 129.
    Found 3-bit adder for signal <OversamplingCnt[2]_GND_7_o_add_18_OUT> created at line 142.
    Found 6-bit adder for signal <GapCnt[5]_GND_7_o_add_44_OUT> created at line 177.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <async_receiver> synthesized.

Synthesizing Unit <BaudTickGen_1>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v".
        ClkFrequency = 25000000
        Baud = 115200
        Oversampling = 8
    Found 17-bit register for signal <Acc>.
    Found 17-bit adder for signal <n0007> created at line 205.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BaudTickGen_1> synthesized.

Synthesizing Unit <async_transmitter>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v".
        CLK_FREQ = 25000000
    Found 4-bit register for signal <TxD_state>.
    Found 8-bit register for signal <TxD_shift>.
INFO:Xst:1799 - State 0011 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 1011 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 1100 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 1101 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 1110 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 1111 is never reached in FSM <TxD_state>.
INFO:Xst:1799 - State 0010 is never reached in FSM <TxD_state>.
    Found finite state machine <FSM_2> for signal <TxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 1                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <async_transmitter> synthesized.

Synthesizing Unit <BaudTickGen_2>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v".
        ClkFrequency = 25000000
        Baud = 115200
        Oversampling = 1
    Found 17-bit register for signal <Acc>.
    Found 17-bit adder for signal <n0007> created at line 205.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BaudTickGen_2> synthesized.

Synthesizing Unit <packet_demux>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\packet_demux.v".
    Found 8-bit register for signal <count_reg>.
    Found 8-bit register for signal <checksum_reg>.
    Found 4-bit register for signal <state_reg>.
    Found finite state machine <FSM_3> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 24                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <checksum_reg[7]_rx_data[7]_add_23_OUT> created at line 157.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_23_OUT<7:0>> created at line 156.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <packet_demux> synthesized.

Synthesizing Unit <joypad_buttons>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\joypad_buttons.v".
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_unit1', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_unit2', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_unit3', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_unit4', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_unit5', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_unit6', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_unit7', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'deb_unit8', is tied to GND.
    Found 8-bit register for signal <joypad_reg>.
    Found 8-bit comparator not equal for signal <n0003> created at line 94
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <joypad_buttons> synthesized.

Synthesizing Unit <debounce_1>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\debounce.v".
        N = 21
    Found 21-bit register for signal <q_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_4> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <_n0040> created at line 67.
    Found 21-bit 4-to-1 multiplexer for signal <q_next> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debounce_1> synthesized.

Synthesizing Unit <GameLoader>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v".
    Found 1-bit register for signal <done>.
    Found 4-bit register for signal <ctr>.
    Found 22-bit register for signal <mem_addr>.
    Found 22-bit register for signal <bytes_left>.
    Found 128-bit register for signal <n0129[127:0]>.
    Found 2-bit register for signal <state>.
    Found 4-bit adder for signal <ctr[3]_GND_38_o_add_39_OUT> created at line 133.
    Found 22-bit adder for signal <mem_addr[21]_GND_38_o_add_70_OUT> created at line 143.
    Found 22-bit subtractor for signal <GND_38_o_GND_38_o_sub_70_OUT<21:0>> created at line 142.
    Found 8-bit comparator lessequal for signal <n0008> created at line 104
    Found 8-bit comparator lessequal for signal <n0010> created at line 105
    Found 8-bit comparator lessequal for signal <n0012> created at line 106
    Found 8-bit comparator lessequal for signal <n0014> created at line 107
    Found 8-bit comparator lessequal for signal <n0016> created at line 108
    Found 8-bit comparator lessequal for signal <n0018> created at line 109
    Found 8-bit comparator lessequal for signal <n0020> created at line 110
    Found 8-bit comparator lessequal for signal <n0029> created at line 112
    Found 8-bit comparator lessequal for signal <n0031> created at line 113
    Found 8-bit comparator lessequal for signal <n0033> created at line 114
    Found 8-bit comparator lessequal for signal <n0035> created at line 115
    Found 8-bit comparator lessequal for signal <n0037> created at line 116
    Found 8-bit comparator lessequal for signal <n0039> created at line 117
    Found 8-bit comparator lessequal for signal <n0041> created at line 118
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 179 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <GameLoader> synthesized.

Synthesizing Unit <NES>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\nes.v".
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\nes.v" line 265: Output port <vram_a10> of the instance <multi_mapper> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dbgadr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbgctr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <nmi_active>.
    Found 1-bit register for signal <mapper_irq_delayed>.
    Found 1-bit register for signal <apu_irq_delayed>.
    Found 2-bit register for signal <cpu_cycle_counter>.
    Found 3-bit adder for signal <n0117[2:0]> created at line 160.
    Found 16-bit comparator greater for signal <n0021> created at line 214
    Found 16-bit comparator greater for signal <addr[15]_GND_39_o_LessThan_15_o> created at line 214
    Found 16-bit comparator lessequal for signal <n0036> created at line 241
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <NES> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/cpu.v".
    Found 8-bit register for signal <X>.
    Found 8-bit register for signal <Y>.
    Found 1-bit register for signal <IsNMIInterrupt>.
    Found 1-bit register for signal <LastNMI>.
    Found 3-bit register for signal <State>.
    Found 8-bit register for signal <IR>.
    Found 1-bit register for signal <GotInterrupt>.
    Found 1-bit register for signal <IsResetInterrupt>.
    Found 1-bit register for signal <P<7>>.
    Found 1-bit register for signal <P<6>>.
    Found 1-bit register for signal <P<3>>.
    Found 1-bit register for signal <P<2>>.
    Found 1-bit register for signal <P<1>>.
    Found 1-bit register for signal <P<0>>.
    Found 8-bit register for signal <SP>.
    Found 8-bit register for signal <T>.
    Found 1-bit register for signal <JumpTaken>.
    Found 8-bit register for signal <A>.
    Found 3-bit adder for signal <State[2]_GND_40_o_add_13_OUT> created at line 212.
    Found 8-bit adder for signal <SP[7]_LoadSP[0]_add_42_OUT> created at line 308.
    Found 3-bit 4-to-1 multiplexer for signal <NextState> created at line 211.
    Found 8-bit 4-to-1 multiplexer for signal <dout> created at line 269.
    Found 16-bit 4-to-1 multiplexer for signal <aout> created at line 280.
    Found 1-bit 8-to-1 multiplexer for signal <DIN[7]_P[1]_Mux_54_o> created at line 335.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <AddressGenerator>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/cpu.v".
    Found 8-bit register for signal <AL>.
    Found 8-bit register for signal <AH>.
    Found 1-bit register for signal <SavedCarry>.
    Found 9-bit adder for signal <n0044> created at line 124.
    Found 8-bit adder for signal <TmpAdd> created at line 128.
    Found 8-bit 4-to-1 multiplexer for signal <ALCtrl[1]_T[7]_wide_mux_9_OUT> created at line 133.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <AddressGenerator> synthesized.

Synthesizing Unit <MicroCodeTable>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/MicroCode.v".
WARNING:Xst:2999 - Signal 'A', unconnected in block 'MicroCodeTable', is tied to its initial value.
WARNING:Xst:2999 - Signal 'B', unconnected in block 'MicroCodeTable', is tied to its initial value.
    Found 32x15-bit single-port Read Only RAM <Mram_A> for signal <A>.
    Found 256x19-bit single-port Read Only RAM <Mram_B> for signal <B>.
    Found 19-bit register for signal <AluFlags>.
    Summary:
	inferred   2 RAM(s).
	inferred  19 D-type flip-flop(s).
Unit <MicroCodeTable> synthesized.

Synthesizing Unit <MicroCodeTableInner>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/MicroCode.v".
WARNING:Xst:2999 - Signal 'L', unconnected in block 'MicroCodeTableInner', is tied to its initial value.
    Found 2048x9-bit single-port Read Only RAM <Mram_L> for signal <L>.
    Found 9-bit register for signal <M>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <MicroCodeTableInner> synthesized.

Synthesizing Unit <NewAlu>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/cpu.v".
    Found 8-bit adder for signal <o_right_input[1]_PWR_42_o_add_5_OUT> created at line 77.
    Found 8-bit 4-to-1 multiplexer for signal <L> created at line 60.
    Found 8-bit 4-to-1 multiplexer for signal <R> created at line 66.
    Found 8-bit 4-to-1 multiplexer for signal <IntR> created at line 73.
    Found 1-bit 3-to-1 multiplexer for signal <CR> created at line 73.
    Found 8-bit 6-to-1 multiplexer for signal <Result> created at line 85.
    Found 1-bit 4-to-1 multiplexer for signal <_n0108> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 Multiplexer(s).
Unit <NewAlu> synthesized.

Synthesizing Unit <MyAddSub>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/cpu.v".
    Summary:
Unit <MyAddSub> synthesized.

Synthesizing Unit <MUXCY_L>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\compat.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUXCY_L> synthesized.

Synthesizing Unit <MUXCY_D>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\compat.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUXCY_D> synthesized.

Synthesizing Unit <MUXCY>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\compat.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUXCY> synthesized.

Synthesizing Unit <XORCY>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\compat.v".
    Summary:
Unit <XORCY> synthesized.

Synthesizing Unit <XOR2>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\compat.v".
    Summary:
Unit <XOR2> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/cpu.v".
    Found 16-bit register for signal <PC>.
    Found 16-bit adder for signal <PC[15]_GND_51_o_add_2_OUT> created at line 161.
    Found 16-bit adder for signal <PC[15]_T[7]_add_3_OUT> created at line 163.
    Found 16-bit 3-to-1 multiplexer for signal <NewPC> created at line 160.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <DmaController>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\nes.v".
    Found 2-bit register for signal <spr_state>.
    Found 8-bit register for signal <sprite_dma_lastval>.
    Found 16-bit register for signal <sprite_dma_addr>.
    Found 1-bit register for signal <dmc_state>.
    Found finite state machine <FSM_5> for signal <spr_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <n0077> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DmaController> synthesized.

Synthesizing Unit <APU>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v".
    Found 1-bit register for signal <DisableFrameInterrupt>.
    Found 1-bit register for signal <FrameInterrupt>.
    Found 4-bit register for signal <Enabled>.
    Found 1-bit register for signal <InternalClock>.
    Found 1-bit register for signal <Wrote4017>.
    Found 1-bit register for signal <ClkE>.
    Found 1-bit register for signal <ClkL>.
    Found 16-bit register for signal <Cycles>.
    Found 2-bit register for signal <IrqCtr>.
    Found 1-bit register for signal <FrameSeqMode>.
    Found finite state machine <FSM_6> for signal <IrqCtr>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <Cycles[15]_GND_53_o_add_11_OUT> created at line 718.
    Found 8-bit adder for signal <GND_53_o_GND_53_o_add_48_OUT> created at line 787.
    Found 6-bit adder for signal <n0208[5:0]> created at line 789.
    Found 8-bit adder for signal <n0212> created at line 789.
    Found 8-bit adder for signal <GND_53_o_GND_53_o_add_54_OUT> created at line 789.
    Found 3-bit comparator lessequal for signal <n0008> created at line 657
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <APU> synthesized.

Synthesizing Unit <LenCtr_Lookup>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v".
    Found 32x7-bit Read Only RAM for signal <Y>
    Summary:
	inferred   1 RAM(s).
Unit <LenCtr_Lookup> synthesized.

Synthesizing Unit <SquareChan>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v".
    Found 2-bit register for signal <Duty>.
    Found 1-bit register for signal <EnvDoReset>.
    Found 1-bit register for signal <EnvLoop>.
    Found 1-bit register for signal <EnvDisable>.
    Found 4-bit register for signal <Volume>.
    Found 4-bit register for signal <Envelope>.
    Found 4-bit register for signal <EnvDivider>.
    Found 1-bit register for signal <SweepEnable>.
    Found 1-bit register for signal <SweepNegate>.
    Found 1-bit register for signal <SweepReset>.
    Found 3-bit register for signal <SweepPeriod>.
    Found 3-bit register for signal <SweepDivider>.
    Found 3-bit register for signal <SweepShift>.
    Found 11-bit register for signal <Period>.
    Found 12-bit register for signal <TimerCtr>.
    Found 3-bit register for signal <SeqPos>.
    Found 8-bit register for signal <LenCtr>.
    Found 11-bit adder for signal <ShiftedPeriod[10]_GND_55_o_add_3_OUT> created at line 72.
    Found 12-bit adder for signal <n0247> created at line 73.
    Found 3-bit subtractor for signal <GND_55_o_GND_55_o_sub_30_OUT<2:0>> created at line 134.
    Found 12-bit subtractor for signal <GND_55_o_GND_55_o_sub_31_OUT<11:0>> created at line 136.
    Found 8-bit subtractor for signal <GND_55_o_GND_55_o_sub_35_OUT<7:0>> created at line 141.
    Found 3-bit subtractor for signal <GND_55_o_GND_55_o_sub_40_OUT<2:0>> created at line 151.
    Found 4-bit subtractor for signal <GND_55_o_GND_55_o_sub_48_OUT<3:0>> created at line 167.
    Found 4-bit subtractor for signal <GND_55_o_GND_55_o_sub_50_OUT<3:0>> created at line 169.
    Found 11-bit shifter logical right for signal <ShiftedPeriod> created at line 71
    Found 1-bit 4-to-1 multiplexer for signal <DutyEnabled> created at line 181.
    Found 8-bit comparator lessequal for signal <n0008> created at line 74
    Found 3-bit comparator greater for signal <n0130> created at line 183
    Found 3-bit comparator lessequal for signal <n0132> created at line 184
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <SquareChan> synthesized.

Synthesizing Unit <TriangleChan>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v".
    Found 11-bit register for signal <TimerCtr>.
    Found 5-bit register for signal <SeqPos>.
    Found 7-bit register for signal <LinCtrPeriod>.
    Found 7-bit register for signal <LinCtr>.
    Found 1-bit register for signal <LinCtrl>.
    Found 1-bit register for signal <LinHalt>.
    Found 8-bit register for signal <LenCtr>.
    Found 11-bit register for signal <Period>.
    Found 5-bit adder for signal <SeqPos[4]_GND_56_o_add_22_OUT> created at line 279.
    Found 11-bit subtractor for signal <GND_56_o_GND_56_o_sub_13_OUT<10:0>> created at line 255.
    Found 8-bit subtractor for signal <GND_56_o_GND_56_o_sub_15_OUT<7:0>> created at line 260.
    Found 7-bit subtractor for signal <GND_56_o_GND_56_o_sub_17_OUT<6:0>> created at line 268.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <TriangleChan> synthesized.

Synthesizing Unit <NoiseChan>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v".
WARNING:Xst:647 - Input <DIN<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <EnvDisable>.
    Found 1-bit register for signal <EnvDoReset>.
    Found 4-bit register for signal <Volume>.
    Found 4-bit register for signal <Envelope>.
    Found 4-bit register for signal <EnvDivider>.
    Found 8-bit register for signal <LenCtr>.
    Found 1-bit register for signal <ShortMode>.
    Found 15-bit register for signal <Shift>.
    Found 4-bit register for signal <Period>.
    Found 12-bit register for signal <TimerCtr>.
    Found 1-bit register for signal <EnvLoop>.
    Found 12-bit subtractor for signal <GND_57_o_GND_57_o_sub_15_OUT<11:0>> created at line 374.
    Found 8-bit subtractor for signal <GND_57_o_GND_57_o_sub_19_OUT<7:0>> created at line 378.
    Found 4-bit subtractor for signal <GND_57_o_GND_57_o_sub_23_OUT<3:0>> created at line 389.
    Found 4-bit subtractor for signal <GND_57_o_GND_57_o_sub_26_OUT<3:0>> created at line 393.
    Found 16x12-bit Read Only RAM for signal <NoisePeriod>
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <NoiseChan> synthesized.

Synthesizing Unit <DmcChan>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v".
WARNING:Xst:2999 - Signal 'NewPeriod', unconnected in block 'DmcChan', is tied to its initial value.
    Found 16x9-bit single-port Read Only RAM <Mram_NewPeriod> for signal <NewPeriod>.
    Found 1-bit register for signal <IrqActive>.
    Found 1-bit register for signal <Loop>.
    Found 4-bit register for signal <Freq>.
    Found 7-bit register for signal <Dac>.
    Found 8-bit register for signal <SampleAddress>.
    Found 8-bit register for signal <SampleLen>.
    Found 8-bit register for signal <ShiftReg>.
    Found 9-bit register for signal <Cycles>.
    Found 15-bit register for signal <Address>.
    Found 12-bit register for signal <BytesLeft>.
    Found 3-bit register for signal <BitsUsed>.
    Found 8-bit register for signal <SampleBuffer>.
    Found 1-bit register for signal <HasSampleBuffer>.
    Found 1-bit register for signal <HasShiftReg>.
    Found 1-bit register for signal <DmcEnabled>.
    Found 2-bit register for signal <ActivationDelay>.
    Found 1-bit register for signal <IrqEnable>.
    Found finite state machine <FSM_7> for signal <ActivationDelay>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 25                                             |
    | Inputs             | 8                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <Dac[6]_GND_58_o_add_32_OUT> created at line 520.
    Found 6-bit adder for signal <Dac[6]_PWR_61_o_add_35_OUT> created at line 522.
    Found 3-bit adder for signal <BitsUsed[2]_GND_58_o_add_37_OUT> created at line 526.
    Found 15-bit adder for signal <Address[14]_GND_58_o_add_43_OUT> created at line 536.
    Found 9-bit subtractor for signal <GND_58_o_GND_58_o_sub_29_OUT<8:0>> created at line 515.
    Found 12-bit subtractor for signal <GND_58_o_GND_58_o_sub_45_OUT<11:0>> created at line 537.
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DmcChan> synthesized.

Synthesizing Unit <ApuLookupTable>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/apu.v".
WARNING:Xst:2999 - Signal 'lookup', unconnected in block 'ApuLookupTable', is tied to its initial value.
    Found 512x16-bit dual-port Read Only RAM <Mram_lookup> for signal <lookup>.
    Found 16-bit register for signal <tmp_b>.
    Found 16-bit register for signal <tmp_a>.
    Found 16-bit adder for signal <out> created at line 620.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <ApuLookupTable> synthesized.

Synthesizing Unit <PPU>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
    Found 1-bit register for signal <obj_patt>.
    Found 1-bit register for signal <bg_patt>.
    Found 1-bit register for signal <obj_size>.
    Found 1-bit register for signal <vbl_enable>.
    Found 1-bit register for signal <grayscale>.
    Found 1-bit register for signal <playfield_clip>.
    Found 1-bit register for signal <object_clip>.
    Found 1-bit register for signal <enable_playfield>.
    Found 1-bit register for signal <enable_objects>.
    Found 1-bit register for signal <nmi_occured>.
    Found 8-bit register for signal <vram_latch>.
    Found 1-bit register for signal <vram_read_delayed>.
    Found 1-bit register for signal <sprite0_hit_bg>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <PPU> synthesized.

Synthesizing Unit <ClockGen>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
    Found 1-bit register for signal <is_in_vblank>.
    Found 9-bit register for signal <scanline>.
    Found 1-bit register for signal <is_pre_render>.
    Found 1-bit register for signal <second_frame>.
    Found 9-bit register for signal <cycle>.
    Found 10-bit adder for signal <n0052[9:0]> created at line 129.
    Found 10-bit adder for signal <n0054[9:0]> created at line 142.
    Found 32-bit comparator equal for signal <GND_61_o_GND_61_o_equal_3_o> created at line 117
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ClockGen> synthesized.

Synthesizing Unit <LoopyGen>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
    Found 15-bit register for signal <loopy_t>.
    Found 1-bit register for signal <ppu_incr>.
    Found 3-bit register for signal <loopy_x>.
    Found 1-bit register for signal <ppu_address_latch>.
    Found 15-bit register for signal <loopy_v>.
    Found 5-bit adder for signal <loopy_v[4]_GND_62_o_add_5_OUT> created at line 37.
    Found 3-bit adder for signal <loopy_v[14]_GND_62_o_add_8_OUT> created at line 43.
    Found 5-bit adder for signal <loopy_v[9]_GND_62_o_add_11_OUT> created at line 49.
    Found 32-bit adder for signal <n0131> created at line 90.
    Found 9-bit comparator greater for signal <cycle[8]_PWR_66_o_LessThan_3_o> created at line 36
    Found 9-bit comparator lessequal for signal <n0002> created at line 36
    Found 9-bit comparator greater for signal <cycle[8]_PWR_66_o_LessThan_5_o> created at line 36
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  56 Multiplexer(s).
Unit <LoopyGen> synthesized.

Synthesizing Unit <BgPainter>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
WARNING:Xst:647 - Input <loopy<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <loopy<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <loopy<14:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <current_attribute_table>.
    Found 8-bit register for signal <bg0>.
    Found 16-bit register for signal <playfield_pipe_1>.
    Found 16-bit register for signal <playfield_pipe_2>.
    Found 9-bit register for signal <playfield_pipe_3>.
    Found 9-bit register for signal <playfield_pipe_4>.
    Found 8-bit register for signal <current_name_table>.
    Found 4-bit 16-to-1 multiplexer for signal <pixel> created at line 387.
    Summary:
	inferred  68 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <BgPainter> synthesized.

Synthesizing Unit <SpriteRAM>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
WARNING:Xst:647 - Input <cycle<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x8-bit single-port RAM <Mram_sprtemp> for signal <sprtemp>.
    Found 256x8-bit single-port RAM <Mram_oam> for signal <oam>.
    Found 1-bit register for signal <spr_overflow>.
    Found 1-bit register for signal <sprite0_curr>.
    Found 3-bit register for signal <p>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <sprite0>.
    Found 8-bit register for signal <oam_ptr>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0228 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <spr_y_coord> created at line 238.
    Found 2-bit adder for signal <new_oam_ptr<1:0>> created at line 281.
    Found 7-bit adder for signal <n0182> created at line 282.
    Found 3-bit adder for signal <p[2]_GND_64_o_add_36_OUT> created at line 307.
    Found 5-bit 3-to-1 multiplexer for signal <sprtemp_ptr> created at line 248.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SpriteRAM> synthesized.

Synthesizing Unit <SpriteAddressGen>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
    Found 8-bit register for signal <temp_tile>.
    Found 1-bit register for signal <dummy_sprite>.
    Found 1-bit register for signal <flip_x>.
    Found 1-bit register for signal <flip_y>.
    Found 4-bit register for signal <temp_y>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <SpriteAddressGen> synthesized.

Synthesizing Unit <SpriteSet>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v" line 203: Output port <load_out> of the instance <sprite0> is unconnected or connected to loadless signal.
    Summary:
	inferred   7 Multiplexer(s).
Unit <SpriteSet> synthesized.

Synthesizing Unit <Sprite>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
    Found 8-bit register for signal <pix1>.
    Found 8-bit register for signal <pix2>.
    Found 1-bit register for signal <aprio>.
    Found 2-bit register for signal <upper_color>.
    Found 8-bit register for signal <x_coord>.
    Found 8-bit subtractor for signal <x_coord[7]_GND_67_o_sub_3_OUT> created at line 168.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Sprite> synthesized.

Synthesizing Unit <PixelMuxer>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <PixelMuxer> synthesized.

Synthesizing Unit <PaletteRam>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/ppu.v".
    Found 32x6-bit single-port RAM <Mram_palette> for signal <palette>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <PaletteRam> synthesized.

Synthesizing Unit <MultiMapper>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
    Found 16-bit comparator greater for signal <prg_ain[15]_GND_70_o_LessThan_57_o> created at line 1748
    Summary:
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <MultiMapper> synthesized.

Synthesizing Unit <MMC0>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MMC0> synthesized.

Synthesizing Unit <MMC1>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<6:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <control>.
    Found 5-bit register for signal <prg_bank>.
    Found 5-bit register for signal <chr_bank_1>.
    Found 5-bit register for signal <chr_bank_0>.
    Found 5-bit register for signal <shift>.
    Found 5-bit 3-to-1 multiplexer for signal <chrsel> created at line 106.
    Found 1-bit 4-to-1 multiplexer for signal <vram_a10_t> created at line 117.
    Found 16-bit comparator lessequal for signal <n0042> created at line 127
    Found 16-bit comparator greater for signal <prg_ain[15]_PWR_76_o_LessThan_43_o> created at line 127
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <MMC1> synthesized.

Synthesizing Unit <Mapper28>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<13:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <outer>.
    Found 4-bit register for signal <inner>.
    Found 2-bit register for signal <selreg>.
    Found 2-bit register for signal <a53chr>.
    Found 6-bit register for signal <mode>.
    Found 1-bit 3-to-1 multiplexer for signal <vram_a10> created at line 1005.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Mapper28> synthesized.

Synthesizing Unit <MMC2>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <chr_bank_1b>.
    Found 5-bit register for signal <chr_bank_1a>.
    Found 5-bit register for signal <chr_bank_0b>.
    Found 5-bit register for signal <chr_bank_0a>.
    Found 4-bit register for signal <prg_bank>.
    Found 1-bit register for signal <latch_0>.
    Found 1-bit register for signal <latch_1>.
    Found 1-bit register for signal <mirroring>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <MMC2> synthesized.

Synthesizing Unit <MMC3>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <bank_select>.
    Found 1-bit register for signal <prg_rom_bank_mode>.
    Found 1-bit register for signal <chr_a12_invert>.
    Found 1-bit register for signal <mirroring>.
    Found 1-bit register for signal <irq_reload>.
    Found 1-bit register for signal <irq_enable>.
    Found 8-bit register for signal <counter>.
    Found 8-bit register for signal <irq_latch>.
    Found 1-bit register for signal <ram_protect>.
    Found 1-bit register for signal <ram_enable>.
    Found 7-bit register for signal <chr_bank_1>.
    Found 7-bit register for signal <chr_bank_0>.
    Found 8-bit register for signal <chr_bank_5>.
    Found 8-bit register for signal <chr_bank_4>.
    Found 8-bit register for signal <chr_bank_3>.
    Found 8-bit register for signal <chr_bank_2>.
    Found 6-bit register for signal <prg_bank_1>.
    Found 6-bit register for signal <prg_bank_0>.
    Found 4-bit register for signal <a12_ctr>.
    Found 1-bit register for signal <mapper47_multicart>.
    Found 1-bit register for signal <irq>.
    Found 9-bit subtractor for signal <GND_75_o_GND_75_o_sub_5_OUT> created at line 287.
    Found 4-bit subtractor for signal <a12_ctr[3]_GND_75_o_sub_49_OUT> created at line 349.
    Found 8-bit 6-to-1 multiplexer for signal <chrsel> created at line 370.
    Found 16-bit comparator lessequal for signal <n0164> created at line 388
    Found 16-bit comparator greater for signal <prg_ain[15]_PWR_79_o_LessThan_92_o> created at line 388
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <MMC3> synthesized.

Synthesizing Unit <MMC5>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x8-bit dual-port RAM <Mram_expansion_ram> for signal <expansion_ram>.
    Found 2-bit register for signal <chr_mode>.
    Found 1-bit register for signal <prg_protect_1>.
    Found 1-bit register for signal <prg_protect_2>.
    Found 2-bit register for signal <extended_ram_mode>.
    Found 8-bit register for signal <mirroring>.
    Found 8-bit register for signal <fill_tile>.
    Found 2-bit register for signal <fill_attr>.
    Found 3-bit register for signal <prg_ram_bank>.
    Found 8-bit register for signal <prg_bank_0>.
    Found 8-bit register for signal <prg_bank_1>.
    Found 8-bit register for signal <prg_bank_2>.
    Found 7-bit register for signal <prg_bank_3>.
    Found 10-bit register for signal <chr_bank_0>.
    Found 10-bit register for signal <chr_bank_1>.
    Found 10-bit register for signal <chr_bank_2>.
    Found 10-bit register for signal <chr_bank_3>.
    Found 10-bit register for signal <chr_bank_4>.
    Found 10-bit register for signal <chr_bank_5>.
    Found 10-bit register for signal <chr_bank_6>.
    Found 10-bit register for signal <chr_bank_7>.
    Found 10-bit register for signal <chr_bank_8>.
    Found 10-bit register for signal <chr_bank_9>.
    Found 10-bit register for signal <chr_bank_a>.
    Found 10-bit register for signal <chr_bank_b>.
    Found 2-bit register for signal <upper_chr_bank_bits>.
    Found 5-bit register for signal <vsplit_startstop>.
    Found 1-bit register for signal <vsplit_side>.
    Found 1-bit register for signal <vsplit_enable>.
    Found 8-bit register for signal <vsplit_scroll>.
    Found 8-bit register for signal <vsplit_bank>.
    Found 8-bit register for signal <irq_scanline>.
    Found 1-bit register for signal <irq_enable>.
    Found 8-bit register for signal <multiplier_1>.
    Found 8-bit register for signal <multiplier_2>.
    Found 1-bit register for signal <chr_last>.
    Found 1-bit register for signal <irq_pending>.
    Found 1-bit register for signal <irq_trig>.
    Found 1-bit register for signal <last_scanline>.
    Found 1-bit register for signal <last_in_split_area>.
    Found 6-bit register for signal <cur_tile>.
    Found 8-bit register for signal <vscroll>.
    Found 8-bit register for signal <last_read_ram>.
    Found 2-bit register for signal <prg_mode>.
    Found 7-bit adder for signal <n0645[6:0]> created at line 542.
    Found 8-bit adder for signal <vscroll[7]_GND_76_o_add_206_OUT> created at line 562.
    Found 8x8-bit multiplier for signal <multiply_result> created at line 435.
    Found 2-bit 4-to-1 multiplexer for signal <mirrbits> created at line 570.
    Found 10-bit comparator lessequal for signal <n0079> created at line 490
    Found 10-bit comparator greater for signal <prg_ain[9]_GND_76_o_LessThan_79_o> created at line 490
    Found 8-bit comparator greater for signal <irq_scanline[7]_PWR_80_o_LessThan_187_o> created at line 527
    Found 9-bit comparator equal for signal <ppu_scanline[8]_GND_76_o_equal_188_o> created at line 527
    Found 1-bit comparator not equal for signal <n0219> created at line 529
    Found 9-bit comparator greater for signal <ppu_cycle[8]_PWR_80_o_LessThan_194_o> created at line 544
    Found 6-bit comparator equal for signal <GND_76_o_GND_76_o_equal_196_o> created at line 547
    Found 16-bit comparator lessequal for signal <n0378> created at line 706
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 257 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  53 Multiplexer(s).
Unit <MMC5> synthesized.

Synthesizing Unit <Mapper13>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <chr_bank>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mapper13> synthesized.

Synthesizing Unit <Mapper15>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prg_rom_bank_lowbit>.
    Found 1-bit register for signal <mirroring>.
    Found 6-bit register for signal <prg_rom_bank>.
    Found 2-bit register for signal <prg_rom_bank_mode>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Mapper15> synthesized.

Synthesizing Unit <Mapper34>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <chr_bank_0>.
    Found 4-bit register for signal <chr_bank_1>.
    Found 2-bit register for signal <prg_bank>.
    Found 16-bit comparator lessequal for signal <n0045> created at line 1111
    Found 16-bit comparator greater for signal <prg_ain[15]_PWR_83_o_LessThan_29_o> created at line 1111
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Mapper34> synthesized.

Synthesizing Unit <Mapper41>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <chr_outer_bank>.
    Found 2-bit register for signal <chr_inner_bank>.
    Found 1-bit register for signal <mirroring>.
    Found 3-bit register for signal <prg_bank>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mapper41> synthesized.

Synthesizing Unit <Mapper66>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<13:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <chr_bank>.
    Found 2-bit register for signal <prg_bank>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Mapper66> synthesized.

Synthesizing Unit <Mapper68>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <chr_bank_1>.
    Found 7-bit register for signal <chr_bank_2>.
    Found 7-bit register for signal <chr_bank_3>.
    Found 7-bit register for signal <nametable_0>.
    Found 7-bit register for signal <nametable_1>.
    Found 3-bit register for signal <prg_bank>.
    Found 1-bit register for signal <use_chr_rom>.
    Found 1-bit register for signal <mirroring>.
    Found 7-bit register for signal <chr_bank_0>.
    Found 1-bit 4-to-1 multiplexer for signal <chrout<6>> created at line 1213.
    Found 1-bit 4-to-1 multiplexer for signal <chrout<5>> created at line 1213.
    Found 1-bit 4-to-1 multiplexer for signal <chrout<4>> created at line 1213.
    Found 1-bit 4-to-1 multiplexer for signal <chrout<3>> created at line 1213.
    Found 1-bit 4-to-1 multiplexer for signal <chrout<2>> created at line 1213.
    Found 1-bit 4-to-1 multiplexer for signal <chrout<1>> created at line 1213.
    Found 1-bit 4-to-1 multiplexer for signal <chrout<0>> created at line 1213.
    Summary:
	inferred  47 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <Mapper68> synthesized.

Synthesizing Unit <Mapper69>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <n0098[19:0]>.
    Found 2-bit register for signal <mirroring>.
    Found 1-bit register for signal <irq_countdown>.
    Found 1-bit register for signal <irq_trigger>.
    Found 16-bit register for signal <irq_counter>.
    Found 4-bit register for signal <addr>.
    Found 1-bit register for signal <ram_enable>.
    Found 1-bit register for signal <ram_select>.
    Found 1-bit register for signal <irq>.
    Found 64-bit register for signal <n0097[63:0]>.
    Found 17-bit subtractor for signal <new_irq_counter> created at line 1239.
    Found 1-bit 3-to-1 multiplexer for signal <vram_a10> created at line 1284.
    Found 5-bit 5-to-1 multiplexer for signal <prgout> created at line 1293.
    Found 8-bit 8-to-1 multiplexer for signal <chrout> created at line 1301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <Mapper69> synthesized.

Synthesizing Unit <Mapper71>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<13:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ciram_select>.
    Found 4-bit register for signal <prg_bank>.
    Found 4-bit 3-to-1 multiplexer for signal <prgout> created at line 1341.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Mapper71> synthesized.

Synthesizing Unit <Mapper79>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<13:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <chr_bank>.
    Found 1-bit register for signal <mirroring>.
    Found 3-bit register for signal <prg_bank>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mapper79> synthesized.

Synthesizing Unit <Mapper228>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_din<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <prg_bank>.
    Found 2-bit register for signal <prg_chip>.
    Found 1-bit register for signal <mirroring>.
    Found 6-bit register for signal <chr_bank>.
    Found 1-bit register for signal <prg_bank_mode>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mapper228> synthesized.

Synthesizing Unit <Mapper234>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mirroring>.
    Found 1-bit register for signal <mode>.
    Found 3-bit register for signal <inner_chr>.
    Found 1-bit register for signal <inner_prg>.
    Found 3-bit register for signal <block>.
    Found 7-bit comparator greater for signal <prg_ain[6]_GND_88_o_LessThan_3_o> created at line 1502
    Found 7-bit comparator lessequal for signal <n0010> created at line 1508
    Found 7-bit comparator greater for signal <prg_ain[6]_PWR_93_o_LessThan_7_o> created at line 1508
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Mapper234> synthesized.

Synthesizing Unit <Rambo1>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <flags<14:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prg_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <a12_ctr>.
    Found 4-bit register for signal <bank_select>.
    Found 1-bit register for signal <prg_rom_bank_mode>.
    Found 1-bit register for signal <chr_K>.
    Found 1-bit register for signal <chr_a12_invert>.
    Found 1-bit register for signal <mirroring>.
    Found 1-bit register for signal <irq_reload>.
    Found 1-bit register for signal <irq_enable>.
    Found 8-bit register for signal <counter>.
    Found 8-bit register for signal <irq_latch>.
    Found 1-bit register for signal <want_irq>.
    Found 8-bit register for signal <chr_bank_1>.
    Found 8-bit register for signal <chr_bank_0>.
    Found 8-bit register for signal <chr_bank_5>.
    Found 8-bit register for signal <chr_bank_4>.
    Found 8-bit register for signal <chr_bank_3>.
    Found 8-bit register for signal <chr_bank_2>.
    Found 8-bit register for signal <chr_bank_9>.
    Found 8-bit register for signal <chr_bank_8>.
    Found 6-bit register for signal <prg_bank_2>.
    Found 6-bit register for signal <prg_bank_1>.
    Found 6-bit register for signal <prg_bank_0>.
    Found 1-bit register for signal <irq_cycle_mode>.
    Found 2-bit register for signal <cycle_counter>.
    Found 1-bit register for signal <irq>.
    Found 1-bit register for signal <old_a12_edge>.
    Found 2-bit subtractor for signal <a12_ctr[1]_GND_89_o_sub_5_OUT> created at line 750.
    Found 2-bit adder for signal <cycle_counter[1]_GND_89_o_add_9_OUT> created at line 770.
    Found 8-bit subtractor for signal <GND_89_o_GND_89_o_sub_60_OUT<7:0>> created at line 808.
    Found 8-bit 12-to-1 multiplexer for signal <chrsel> created at line 834.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 116 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <Rambo1> synthesized.

Synthesizing Unit <NesEvent>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\/mmu.v".
WARNING:Xst:647 - Input <chr_ain<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <unlocked>.
    Found 30-bit register for signal <counter>.
    Found 1-bit register for signal <old_val>.
    Found 31-bit adder for signal <n0041[30:0]> created at line 1418.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <NesEvent> synthesized.

Synthesizing Unit <MemoryMultiplex>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\nes.v".
    Found 1-bit register for signal <saved_prg_write>.
    Found 1-bit register for signal <saved_prg_read>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <MemoryMultiplex> synthesized.

Synthesizing Unit <MemoryController>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\NES_Nexys4.v".
    Found 1-bit register for signal <RamUB>.
    Found 1-bit register for signal <RamLB>.
    Found 1-bit register for signal <RamCS>.
    Found 1-bit register for signal <MemWR>.
    Found 1-bit register for signal <MemOE>.
    Found 1-bit register for signal <busy>.
    Found 8-bit register for signal <data_to_write>.
    Found 2-bit register for signal <cycles>.
    Found 1-bit register for signal <r_read_a>.
    Found 8-bit register for signal <dout_a>.
    Found 8-bit register for signal <dout_b>.
    Found 23-bit register for signal <MemAdr>.
    Found 2-bit adder for signal <cycles[1]_GND_92_o_add_15_OUT> created at line 77.
    Found 1-bit tristate buffer for signal <MemDB<15>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<14>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<13>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<12>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<11>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<10>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<9>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<8>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<7>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<6>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<5>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<4>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<3>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<2>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<1>> created at line 35
    Found 1-bit tristate buffer for signal <MemDB<0>> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <MemoryController> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\debounce.v".
        N = 21
    Found 21-bit register for signal <q_reg>.
    Found 2-bit register for signal <state_reg>.
    Found 21-bit subtractor for signal <_n0040> created at line 67.
    Found 4x1-bit Read Only RAM for signal <db_level>
    Found 21-bit 4-to-1 multiplexer for signal <q_next> created at line 49.
    Found 2-bit 4-to-1 multiplexer for signal <state_next> created at line 49.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_reg> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v".
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'vsync_unit', is tied to GND.
WARNING:Xst:647 - Input <joypad<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" line 116: Output port <RxD_idle> of the instance <uart_receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" line 116: Output port <RxD_endofpacket> of the instance <uart_receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\display.v" line 119: Output port <TxD_busy> of the instance <uart_transmitter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tft_r> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tft_g> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tft_b> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tft_h> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tft_v> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tft_pclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tft_de> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tft_on> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <v_reg>.
    Found 1-bit register for signal <h_reg>.
    Found 10-bit register for signal <v>.
    Found 4-bit register for signal <r_reg>.
    Found 4-bit register for signal <g_reg>.
    Found 4-bit register for signal <b_reg>.
    Found 3-bit register for signal <rgb_reg>.
    Found 10-bit register for signal <h>.
    Found 11-bit adder for signal <n0164[10:0]> created at line 59.
    Found 11-bit adder for signal <n0166[10:0]> created at line 82.
    Found 10-bit comparator greater for signal <hpicture> created at line 45
    Found 10-bit comparator greater for signal <vpicture> created at line 50
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <Display> synthesized.

Synthesizing Unit <Hq2x>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hq2x.v".
WARNING:Xst:2999 - Signal 'hqTable', unconnected in block 'Hq2x', is tied to its initial value.
    Found 256x6-bit single-port Read Only RAM <Mram_hqTable> for signal <hqTable>.
    Found 512x15-bit dual-port RAM <Mram_inbuf> for signal <inbuf>.
    Found 2048x15-bit dual-port RAM <Mram_outbuf> for signal <outbuf>.
    Found 15-bit register for signal <Curr2>.
    Found 15-bit register for signal <Prev2>.
    Found 15-bit register for signal <Next2>.
    Found 8-bit register for signal <nextpatt>.
    Found 15-bit register for signal <D>.
    Found 15-bit register for signal <H>.
    Found 15-bit register for signal <F>.
    Found 15-bit register for signal <B>.
    Found 15-bit register for signal <G>.
    Found 15-bit register for signal <A>.
    Found 15-bit register for signal <Prev1>.
    Found 15-bit register for signal <Prev0>.
    Found 15-bit register for signal <Curr1>.
    Found 15-bit register for signal <Curr0>.
    Found 15-bit register for signal <Next1>.
    Found 15-bit register for signal <Next0>.
    Found 15-bit register for signal <outpixel>.
    Found 9-bit register for signal <offs>.
    Found 1-bit register for signal <first_pixel>.
    Found 2-bit register for signal <i>.
    Found 1-bit register for signal <writestep>.
    Found 8-bit register for signal <y>.
    Found 2-bit register for signal <yshort>.
    Found 1-bit register for signal <last_line>.
    Found 1-bit register for signal <last_reset_line>.
    Found 6-bit register for signal <pattern<7:2>>.
    Found 9-bit adder for signal <offs[8]_GND_111_o_add_74_OUT> created at line 242.
    Found 2-bit adder for signal <i[1]_GND_111_o_add_76_OUT> created at line 245.
    Found 9-bit adder for signal <n0206> created at line 254.
    Found 2-bit adder for signal <yshort[1]_GND_111_o_add_80_OUT> created at line 255.
    Found 15-bit 4-to-1 multiplexer for signal <Next1[14]_Prev0[14]_mux_6_OUT> created at line 195.
    Found 15-bit 4-to-1 multiplexer for signal <Next2[14]_Prev1[14]_mux_12_OUT> created at line 196.
    Found 15-bit 4-to-1 multiplexer for signal <X> created at line 216.
    Found 2-bit comparator lessequal for signal <n0001> created at line 190
    Found 9-bit comparator lessequal for signal <n0014> created at line 201
    Found 9-bit comparator greater for signal <offs[8]_GND_111_o_LessThan_18_o> created at line 201
    Found 9-bit comparator lessequal for signal <n0090> created at line 256
    Summary:
	inferred   3 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 279 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <Hq2x> synthesized.

Synthesizing Unit <DiffCheck>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hq2x.v".
    Found 6-bit subtractor for signal <r> created at line 5.
    Found 6-bit subtractor for signal <g> created at line 6.
    Found 6-bit subtractor for signal <b> created at line 7.
    Found 7-bit subtractor for signal <u> created at line 11.
    Found 8-bit subtractor for signal <v> created at line 12.
    Found 7-bit adder for signal <t> created at line 8.
    Found 8-bit adder for signal <y> created at line 10.
    Found 8-bit comparator greater for signal <y[7]_GND_112_o_LessThan_9_o> created at line 14
    Found 8-bit comparator lessequal for signal <n0009> created at line 14
    Found 7-bit comparator greater for signal <u[6]_GND_112_o_LessThan_11_o> created at line 16
    Found 7-bit comparator lessequal for signal <n0013> created at line 16
    Found 8-bit comparator greater for signal <v[7]_GND_112_o_LessThan_13_o> created at line 18
    Found 8-bit comparator lessequal for signal <n0017> created at line 18
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <DiffCheck> synthesized.

Synthesizing Unit <Blend>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hq2x.v".
    Found 32x11-bit Read Only RAM for signal <_n0070>
    Summary:
	inferred   1 RAM(s).
	inferred   6 Multiplexer(s).
Unit <Blend> synthesized.

Synthesizing Unit <InnerBlend>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\hq2x.v".
    Found 9-bit adder for signal <n0035> created at line 30.
    Found 9-bit adder for signal <Res> created at line 30.
    Found 5x3-bit multiplier for signal <Amul> created at line 24.
    Found 5x2-bit multiplier for signal <Bmul> created at line 25.
    Found 5x2-bit multiplier for signal <Cmul> created at line 26.
    Summary:
	inferred   3 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <InnerBlend> synthesized.

Synthesizing Unit <async_receiver_1>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v".
        CLK_FREQ = 25000000
    Found 2-bit register for signal <Filter_cnt>.
    Found 1-bit register for signal <RxD_bit>.
    Found 3-bit register for signal <OversamplingCnt>.
    Found 4-bit register for signal <RxD_state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 6-bit register for signal <GapCnt>.
    Found 1-bit register for signal <RxD_endofpacket>.
    Found 2-bit register for signal <RxD_sync>.
    Found finite state machine <FSM_11> for signal <RxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <Filter_cnt[1]_GND_117_o_sub_10_OUT> created at line 131.
    Found 2-bit adder for signal <Filter_cnt[1]_GND_117_o_add_6_OUT> created at line 129.
    Found 3-bit adder for signal <OversamplingCnt[2]_GND_117_o_add_18_OUT> created at line 142.
    Found 6-bit adder for signal <GapCnt[5]_GND_117_o_add_44_OUT> created at line 177.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <async_receiver_1> synthesized.

Synthesizing Unit <async_transmitter_1>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\src\async.v".
        CLK_FREQ = 25000000
    Found 4-bit register for signal <TxD_state>.
    Found 8-bit register for signal <TxD_shift>.
    Found finite state machine <FSM_12> for signal <TxD_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <async_transmitter_1> synthesized.

Synthesizing Unit <video_sync>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\video_sync.v".
        VID_HD = 512
        VID_HF = 48
        VID_HB = 16
        VID_HR = 96
        VID_VD = 480
        VID_VF = 10
        VID_VB = 33
        VID_VR = 2
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <h_count_reg[9]_GND_119_o_add_4_OUT> created at line 78.
    Found 10-bit adder for signal <v_count_reg[9]_GND_119_o_add_7_OUT> created at line 88.
    Found 10-bit comparator lessequal for signal <n0015> created at line 94
    Found 10-bit comparator lessequal for signal <n0017> created at line 95
    Found 10-bit comparator lessequal for signal <n0020> created at line 97
    Found 10-bit comparator lessequal for signal <n0022> created at line 98
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_108_o_LessThan_15_o> created at line 101
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_119_o_LessThan_16_o> created at line 101
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <video_sync> synthesized.

Synthesizing Unit <text_menu_gen>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\text_menu_gen.v".
WARNING:Xst:647 - Input <btn_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\text_menu_gen.v" line 49: Output port <dout_a> of the instance <video_ram> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cur_y_reg>.
    Found 10-bit register for signal <pix_x1_reg>.
    Found 3-bit register for signal <pix_x2_reg<2:0>>.
    Found 10-bit register for signal <pix_y1_reg>.
    Found 5-bit register for signal <pix_y2_reg<8:4>>.
    Found 7-bit register for signal <cur_x_reg>.
    Found 6-bit subtractor for signal <GND_120_o_GND_120_o_sub_35_OUT> created at line 90.
    Found 8-bit adder for signal <n0125[7:0]> created at line 81.
    Found 6-bit adder for signal <n0127[5:0]> created at line 88.
    Found 1-bit 8-to-1 multiplexer for signal <font_bit> created at line 76.
WARNING:Xst:737 - Found 1-bit latch for signal <show_cursor>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greater for signal <cur_y_reg[4]_PWR_109_o_LessThan_30_o> created at line 86
    Found 5-bit comparator equal for signal <pix_y2_reg[8]_cur_y_reg[4]_equal_50_o> created at line 102
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <text_menu_gen> synthesized.

Synthesizing Unit <font_rom>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\font_rom.v".
    Found 11-bit register for signal <addr_reg>.
    Found 2048x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.

Synthesizing Unit <xilinx_dual_port_ram_sync>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\dual_port_ram_sync.v".
        ADDR_WIDTH = 12
        DATA_WIDTH = 7
    Found 12-bit register for signal <addr_b_reg>.
    Found 12-bit register for signal <addr_a_reg>.
    Found 4096x7-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   2 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <xilinx_dual_port_ram_sync> synthesized.

Synthesizing Unit <sigma_delta_dac>.
    Related source file is "C:\Users\Stache\Documents\Xilinx_Projects\spartan_mini\nes\nexys3_ver4b\handyvgs2\xilinx\sigma_delta_dac.v".
        MSBI = 7
    Found 1-bit register for signal <DACout>.
    Found 10-bit register for signal <SigmaLatch>.
    Found 10-bit adder for signal <DeltaAdder> created at line 19.
    Found 10-bit adder for signal <SigmaAdder> created at line 22.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <sigma_delta_dac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 1024x8-bit dual-port RAM                              : 1
 16x12-bit single-port Read Only RAM                   : 1
 16x9-bit single-port Read Only RAM                    : 1
 2048x15-bit dual-port RAM                             : 1
 2048x8-bit single-port Read Only RAM                  : 1
 2048x9-bit single-port Read Only RAM                  : 1
 256x19-bit single-port Read Only RAM                  : 1
 256x6-bit single-port Read Only RAM                   : 1
 256x8-bit single-port RAM                             : 1
 32x11-bit single-port Read Only RAM                   : 1
 32x15-bit single-port Read Only RAM                   : 1
 32x6-bit single-port RAM                              : 1
 32x7-bit single-port Read Only RAM                    : 1
 32x8-bit single-port RAM                              : 1
 4096x7-bit dual-port RAM                              : 2
 4x1-bit single-port Read Only RAM                     : 1
 512x15-bit dual-port RAM                              : 1
 512x16-bit dual-port Read Only RAM                    : 1
 64x15-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 10
 5x2-bit multiplier                                    : 6
 5x3-bit multiplier                                    : 3
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 138
 10-bit adder                                          : 6
 11-bit adder                                          : 4
 11-bit subtractor                                     : 1
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 15-bit adder                                          : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 17-bit adder                                          : 4
 17-bit subtractor                                     : 1
 2-bit adder                                           : 6
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 1
 21-bit subtractor                                     : 9
 22-bit adder                                          : 1
 22-bit subtractor                                     : 1
 3-bit adder                                           : 7
 3-bit subtractor                                      : 4
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 7
 5-bit adder                                           : 3
 6-bit adder                                           : 6
 6-bit subtractor                                      : 10
 7-bit adder                                           : 5
 7-bit subtractor                                      : 4
 8-bit adder                                           : 12
 8-bit subtractor                                      : 17
 9-bit adder                                           : 10
 9-bit subtractor                                      : 3
# Registers                                            : 461
 1-bit register                                        : 156
 10-bit register                                       : 19
 11-bit register                                       : 5
 12-bit register                                       : 6
 128-bit register                                      : 1
 15-bit register                                       : 20
 16-bit register                                       : 9
 17-bit register                                       : 4
 19-bit register                                       : 1
 2-bit register                                        : 40
 20-bit register                                       : 1
 21-bit register                                       : 9
 22-bit register                                       : 2
 23-bit register                                       : 1
 3-bit register                                        : 23
 30-bit register                                       : 1
 4-bit register                                        : 27
 5-bit register                                        : 14
 6-bit register                                        : 12
 64-bit register                                       : 1
 7-bit register                                        : 14
 8-bit register                                        : 88
 9-bit register                                        : 7
# Latches                                              : 25
 1-bit latch                                           : 25
# Comparators                                          : 79
 1-bit comparator not equal                            : 1
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 5
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 5
 2-bit comparator lessequal                            : 1
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 3
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 6-bit comparator equal                                : 1
 7-bit comparator greater                              : 5
 7-bit comparator lessequal                            : 4
 8-bit comparator greater                              : 7
 8-bit comparator lessequal                            : 22
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 4
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 742
 1-bit 2-to-1 multiplexer                              : 302
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 11
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 16
 12-bit 2-to-1 multiplexer                             : 5
 14-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 25
 15-bit 4-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 34
 2-bit 4-to-1 multiplexer                              : 2
 21-bit 2-to-1 multiplexer                             : 36
 21-bit 4-to-1 multiplexer                             : 9
 22-bit 2-to-1 multiplexer                             : 16
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 11
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 24
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 21
 5-bit 3-to-1 multiplexer                              : 2
 5-bit 5-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 17
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 113
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 6-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 2
 11-bit shifter logical right                          : 2
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 18
# Xors                                                 : 21
 1-bit xor2                                            : 15
 32-bit xor2                                           : 1
 4-bit xor2                                            : 2
 8-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <outpixel_0> of sequential type is unconnected in block <hq2x>.
WARNING:Xst:2677 - Node <outpixel_5> of sequential type is unconnected in block <hq2x>.
WARNING:Xst:2677 - Node <outpixel_10> of sequential type is unconnected in block <hq2x>.
WARNING:Xst:2677 - Node <pix_x1_reg_3> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_x1_reg_4> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_x1_reg_5> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_x1_reg_6> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_x1_reg_7> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_x1_reg_8> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_x1_reg_9> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_0> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_1> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_2> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_3> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_9> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <r_reg_2> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <r_reg_3> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <g_reg_2> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <g_reg_3> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <b_reg_2> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <b_reg_3> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <prg_bank_4> of sequential type is unconnected in block <mmc1>.
WARNING:Xst:2677 - Node <outer_4> of sequential type is unconnected in block <map28>.
WARNING:Xst:2677 - Node <outer_5> of sequential type is unconnected in block <map28>.
WARNING:Xst:2677 - Node <MemAdr_19> of sequential type is unconnected in block <memory>.
WARNING:Xst:2677 - Node <MemAdr_20> of sequential type is unconnected in block <memory>.
WARNING:Xst:2677 - Node <MemAdr_21> of sequential type is unconnected in block <memory>.
WARNING:Xst:2677 - Node <MemAdr_22> of sequential type is unconnected in block <memory>.

Synthesizing (advanced) Unit <Blend>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0070> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(is_diff_INV_378_o,rule<5:2>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Blend> synthesized (advanced).

Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into accumulator <SP>: 1 register on signal <SP>.
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <DmcChan>.
The following registers are absorbed into counter <BitsUsed>: 1 register on signal <BitsUsed>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Freq> prevents it from being combined with the RAM <Mram_NewPeriod> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Freq>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DmcChan> synthesized (advanced).

Synthesizing (advanced) Unit <GameLoader>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
Unit <GameLoader> synthesized (advanced).

Synthesizing (advanced) Unit <Hq2x>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <offs>: 1 register on signal <offs>.
The following registers are absorbed into counter <yshort>: 1 register on signal <yshort>.
INFO:Xst:3226 - The RAM <Mram_outbuf> will be implemented as a BLOCK RAM, absorbing the following register(s): <outpixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 15-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <offs<8>>       | low      |
    |     addrA          | connected to signal <(y<0>,i<1>,offs<7:0>,i[1]_i[0]_XOR_281_o)> |          |
    |     diA            | connected to signal <blend_result>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 15-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <(writebuf,read_x)> |          |
    |     doB            | connected to signal <outpixel>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_hqTable> will be implemented as a BLOCK RAM, absorbing the following register(s): <nextpatt>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <new_pattern[7]_nextpatt[5]_mux_46_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_inbuf> will be implemented as a BLOCK RAM, absorbing the following register(s): <Curr2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 15-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <(writebuf,offs<7:0>)> |          |
    |     diA            | connected to signal <inputpixel>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 15-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to internal node          | low      |
    |     addrB          | connected to signal <(inbuf_rd_addr,offs<7:0>)> |          |
    |     doB            | connected to signal <Curr2>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Hq2x> synthesized (advanced).

Synthesizing (advanced) Unit <LenCtr_Lookup>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <X>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Y>             |          |
    -----------------------------------------------------------------------
Unit <LenCtr_Lookup> synthesized (advanced).

Synthesizing (advanced) Unit <MMC3>.
The following registers are absorbed into counter <a12_ctr>: 1 register on signal <a12_ctr>.
Unit <MMC3> synthesized (advanced).

Synthesizing (advanced) Unit <MMC5>.
The following registers are absorbed into counter <vscroll>: 1 register on signal <vscroll>.
INFO:Xst:3226 - The RAM <Mram_expansion_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <last_read_ram>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <n0121_0_0>     | high     |
    |     addrA          | connected to signal <prg_ain<9:0>>  |          |
    |     diA            | connected to signal <n0499>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <exram_read_addr> |          |
    |     doB            | connected to signal <last_read_ram> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MMC5> synthesized (advanced).

Synthesizing (advanced) Unit <MicroCodeTable>.
INFO:Xst:3226 - The RAM <Mram_B> will be implemented as a BLOCK RAM, absorbing the following register(s): <AluFlags>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 19-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce_0>          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AluFlags>      |          |
    |     dorstA         | connected to signal <reset>         | high     |
    | reset value        | 0000000000000000000                            |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_A> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M<4:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MicroCodeTable> synthesized (advanced).

Synthesizing (advanced) Unit <MicroCodeTableInner>.
INFO:Xst:3226 - The RAM <Mram_L> will be implemented as a BLOCK RAM, absorbing the following register(s): <M>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce_0>          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(IR,State)>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <M>             |          |
    |     dorstA         | connected to signal <reset>         | high     |
    | reset value        | 000000000                                      |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MicroCodeTableInner> synthesized (advanced).

Synthesizing (advanced) Unit <NES_Nexys4>.
The following registers are absorbed into counter <nes_ce>: 1 register on signal <nes_ce>.
INFO:Xst:3226 - The RAM <nes/apu/lookup/Mram_lookup> will be implemented as a BLOCK RAM, absorbing the following register(s): <nes/apu/lookup/tmp_b> <nes/apu/lookup/tmp_a>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("1",nes/apu/GND_53_o_GND_53_o_add_54_OUT)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <nes/apu/lookup/tmp_b> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <("0",nes/apu/GND_53_o_GND_53_o_add_48_OUT)> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <nes/apu/lookup/tmp_a> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_pallut> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <color>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <NES_Nexys4> synthesized (advanced).

Synthesizing (advanced) Unit <NoiseChan>.
The following registers are absorbed into counter <LenCtr>: 1 register on signal <LenCtr>.
The following registers are absorbed into counter <TimerCtr>: 1 register on signal <TimerCtr>.
The following registers are absorbed into counter <Envelope>: 1 register on signal <Envelope>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Period> prevents it from being combined with the RAM <Mram_NoisePeriod> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Period>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <NoisePeriod>   |          |
    -----------------------------------------------------------------------
Unit <NoiseChan> synthesized (advanced).

Synthesizing (advanced) Unit <PaletteRam>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_palette> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND_69_o_GND_69_o_AND_274_o_0> | low      |
    |     addrA          | connected to signal <n0013>         |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PaletteRam> synthesized (advanced).

Synthesizing (advanced) Unit <Rambo1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <a12_ctr>: 1 register on signal <a12_ctr>.
Unit <Rambo1> synthesized (advanced).

Synthesizing (advanced) Unit <Sprite>.
The following registers are absorbed into counter <x_coord>: 1 register on signal <x_coord>.
Unit <Sprite> synthesized (advanced).

Synthesizing (advanced) Unit <SpriteRAM>.
The following registers are absorbed into counter <p>: 1 register on signal <p>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <oam_ptr> prevents it from being combined with the RAM <Mram_oam> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <oam_load_0>    | high     |
    |     addrA          | connected to signal <oam_ptr>       |          |
    |     diA            | connected to signal <data_in[7]_data_in[7]_mux_27_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sprtemp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <state<1>_0>    | low      |
    |     addrA          | connected to signal <sprtemp_ptr>   |          |
    |     diA            | connected to signal <oam_bus>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_oam> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <SpriteRAM> synthesized (advanced).

Synthesizing (advanced) Unit <SquareChan>.
The following registers are absorbed into counter <LenCtr>: 1 register on signal <LenCtr>.
The following registers are absorbed into counter <TimerCtr>: 1 register on signal <TimerCtr>.
The following registers are absorbed into counter <SeqPos>: 1 register on signal <SeqPos>.
The following registers are absorbed into counter <Envelope>: 1 register on signal <Envelope>.
Unit <SquareChan> synthesized (advanced).

Synthesizing (advanced) Unit <TriangleChan>.
The following registers are absorbed into counter <LenCtr>: 1 register on signal <LenCtr>.
The following registers are absorbed into counter <TimerCtr>: 1 register on signal <TimerCtr>.
The following registers are absorbed into counter <SeqPos>: 1 register on signal <SeqPos>.
The following registers are absorbed into counter <LinCtr>: 1 register on signal <LinCtr>.
Unit <TriangleChan> synthesized (advanced).

Synthesizing (advanced) Unit <async_receiver>.
The following registers are absorbed into counter <OversamplingCnt>: 1 register on signal <OversamplingCnt>.
The following registers are absorbed into counter <Filter_cnt>: 1 register on signal <Filter_cnt>.
The following registers are absorbed into counter <GapCnt>: 1 register on signal <GapCnt>.
Unit <async_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <async_receiver_1>.
The following registers are absorbed into counter <OversamplingCnt>: 1 register on signal <OversamplingCnt>.
The following registers are absorbed into counter <Filter_cnt>: 1 register on signal <Filter_cnt>.
The following registers are absorbed into counter <GapCnt>: 1 register on signal <GapCnt>.
Unit <async_receiver_1> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
INFO:Xst:3231 - The small RAM <Mram_db_level> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state_reg>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <db_level>      |          |
    -----------------------------------------------------------------------
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_reg>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <packet_demux>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <packet_demux> synthesized (advanced).

Synthesizing (advanced) Unit <sigma_delta_dac>.
The following registers are absorbed into accumulator <SigmaLatch>: 1 register on signal <SigmaLatch>.
Unit <sigma_delta_dac> synthesized (advanced).

Synthesizing (advanced) Unit <video_sync>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <video_sync> synthesized (advanced).

Synthesizing (advanced) Unit <xilinx_dual_port_ram_sync>.
INFO:Xst:3227 - The RAM <Mram_ram>, combined with <Mram_ram1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_a_reg> <addr_b_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 7-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <dout_a>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 7-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to signal <dout_b>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <xilinx_dual_port_ram_sync> synthesized (advanced).
WARNING:Xst:2677 - Node <g_reg_2> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <g_reg_3> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <r_reg_2> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <r_reg_3> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <b_reg_2> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <b_reg_3> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <pix_x1_reg_3> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_x1_reg_4> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_x1_reg_5> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_x1_reg_6> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_x1_reg_7> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_x1_reg_8> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_x1_reg_9> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_0> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_1> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_2> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_3> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_9> of sequential type is unconnected in block <text_menu_gen>.
WARNING:Xst:2677 - Node <prg_bank_4> of sequential type is unconnected in block <MMC1>.
WARNING:Xst:2677 - Node <outer_4> of sequential type is unconnected in block <Mapper28>.
WARNING:Xst:2677 - Node <outer_5> of sequential type is unconnected in block <Mapper28>.
WARNING:Xst:2677 - Node <ines_15_0> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_1> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_2> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_3> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_4> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_5> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_6> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_7> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_8> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_9> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_10> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_11> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_12> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_13> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_14> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_15> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_16> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_17> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_18> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_19> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_20> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_21> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_22> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_23> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_24> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_25> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_26> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_27> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_28> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_29> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_30> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_31> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_32> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_33> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_34> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_35> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_36> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_37> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_38> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_39> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_40> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_41> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_42> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_43> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_44> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_45> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_46> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_47> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_48> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_49> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_50> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_51> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_52> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_53> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_54> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_55> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_56> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_57> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_58> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_59> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_60> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_61> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_62> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_63> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_64> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_65> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_66> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_67> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_15_73> of sequential type is unconnected in block <GameLoader>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 1024x8-bit dual-port block RAM                        : 1
 16x12-bit single-port distributed Read Only RAM       : 1
 16x9-bit single-port distributed Read Only RAM        : 1
 2048x15-bit dual-port block RAM                       : 1
 2048x8-bit single-port distributed Read Only RAM      : 1
 2048x9-bit single-port block Read Only RAM            : 1
 256x19-bit single-port block Read Only RAM            : 1
 256x6-bit single-port block Read Only RAM             : 1
 256x8-bit single-port distributed RAM                 : 1
 32x11-bit single-port distributed Read Only RAM       : 1
 32x15-bit single-port distributed Read Only RAM       : 1
 32x6-bit single-port distributed RAM                  : 1
 32x7-bit single-port distributed Read Only RAM        : 1
 32x8-bit single-port distributed RAM                  : 1
 4096x7-bit dual-port block RAM                        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 512x15-bit dual-port block RAM                        : 1
 512x16-bit dual-port block Read Only RAM              : 1
 64x15-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 10
 5x2-bit multiplier                                    : 6
 5x3-bit multiplier                                    : 3
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 93
 10-bit adder                                          : 3
 11-bit adder                                          : 4
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 17-bit adder                                          : 4
 17-bit subtractor                                     : 1
 2-bit adder                                           : 3
 21-bit subtractor                                     : 9
 22-bit adder                                          : 1
 22-bit subtractor                                     : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 2
 31-bit adder                                          : 1
 4-bit subtractor                                      : 3
 5-bit adder                                           : 2
 6-bit adder                                           : 4
 6-bit subtractor                                      : 10
 7-bit adder                                           : 5
 7-bit subtractor                                      : 3
 8-bit adder                                           : 10
 8-bit subtractor                                      : 3
 9-bit adder                                           : 9
 9-bit subtractor                                      : 3
# Counters                                             : 43
 10-bit up counter                                     : 2
 11-bit down counter                                   : 1
 12-bit down counter                                   : 3
 2-bit down counter                                    : 1
 2-bit up counter                                      : 3
 2-bit updown counter                                  : 2
 3-bit down counter                                    : 2
 3-bit up counter                                      : 4
 4-bit down counter                                    : 4
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 14
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 10-bit up accumulator                                 : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 2266
 Flip-Flops                                            : 2266
# Comparators                                          : 79
 1-bit comparator not equal                            : 1
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 5
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 5
 2-bit comparator lessequal                            : 1
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 3
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 6-bit comparator equal                                : 1
 7-bit comparator greater                              : 5
 7-bit comparator lessequal                            : 4
 8-bit comparator greater                              : 7
 8-bit comparator lessequal                            : 22
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 4
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1066
 1-bit 2-to-1 multiplexer                              : 666
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 49
 1-bit 8-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 15
 12-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 21
 15-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 31
 2-bit 4-to-1 multiplexer                              : 2
 21-bit 2-to-1 multiplexer                             : 36
 21-bit 4-to-1 multiplexer                             : 9
 22-bit 2-to-1 multiplexer                             : 16
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 22
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 17
 5-bit 3-to-1 multiplexer                              : 1
 5-bit 5-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 56
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 6-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 11-bit shifter logical right                          : 2
# FSMs                                                 : 18
# Xors                                                 : 21
 1-bit xor2                                            : 15
 32-bit xor2                                           : 1
 4-bit xor2                                            : 2
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <IrqCtr[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <buttons/deb_unit1/FSM_4> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <buttons/deb_unit2/FSM_4> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <buttons/deb_unit3/FSM_4> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <buttons/deb_unit4/FSM_4> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <buttons/deb_unit5/FSM_4> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <buttons/deb_unit6/FSM_4> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <buttons/deb_unit7/FSM_4> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <buttons/deb_unit8/FSM_4> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_demux/FSM_2> on signal <TxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0011  | unreached
 1000  | unreached
 1001  | unreached
 1010  | unreached
 1011  | unreached
 1100  | unreached
 1101  | unreached
 1110  | unreached
 1111  | unreached
 0010  | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_demux/FSM_0> on signal <state_reg[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_demux/uart_receiverfx/FSM_1> on signal <RxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_demux/packet_demux/FSM_3> on signal <state_reg[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <display/uart_receiver/FSM_11> on signal <RxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <display/uart_transmitter/FSM_12> on signal <TxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0100
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <nes/apu/Dmc/FSM_7> on signal <ActivationDelay[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <nes/dma/FSM_5> on signal <spr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <nes/ppu/sprite_ram/FSM_8> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_16> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_15> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_14> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_13> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_12> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_11> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_10> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_9> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_8> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_7> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_6> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_5> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_4> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_3> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_2> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_1> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <uart_transmitterfx/tickgen/Acc_0> of sequential type is unconnected in block <UartDemux>.
WARNING:Xst:2677 - Node <tickgen/Acc_3> of sequential type is unconnected in block <async_receiver>.
WARNING:Xst:2677 - Node <tickgen/Acc_2> of sequential type is unconnected in block <async_receiver>.
WARNING:Xst:2677 - Node <tickgen/Acc_1> of sequential type is unconnected in block <async_receiver>.
WARNING:Xst:2677 - Node <tickgen/Acc_0> of sequential type is unconnected in block <async_receiver>.
WARNING:Xst:2677 - Node <tickgen/Acc_3> of sequential type is unconnected in block <async_receiver_1>.
WARNING:Xst:2677 - Node <tickgen/Acc_2> of sequential type is unconnected in block <async_receiver_1>.
WARNING:Xst:2677 - Node <tickgen/Acc_1> of sequential type is unconnected in block <async_receiver_1>.
WARNING:Xst:2677 - Node <tickgen/Acc_0> of sequential type is unconnected in block <async_receiver_1>.
WARNING:Xst:2677 - Node <tickgen/Acc_0> of sequential type is unconnected in block <async_transmitter_1>.
INFO:Xst:1901 - Instance sys_clocks/pll_base_inst in unit sys_clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2677 - Node <memory/MemAdr_22> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <memory/MemAdr_21> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <memory/MemAdr_20> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <memory/MemAdr_19> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    show_cursor in unit <text_menu_gen>


Optimizing unit <NES_Nexys4> ...

Optimizing unit <joypad_buttons> ...

Optimizing unit <debounce_1> ...

Optimizing unit <UartDemux> ...

Optimizing unit <async_receiver> ...

Optimizing unit <packet_demux> ...

Optimizing unit <Display> ...

Optimizing unit <Hq2x> ...

Optimizing unit <Blend> ...

Optimizing unit <InnerBlend> ...

Optimizing unit <DiffCheck> ...

Optimizing unit <async_receiver_1> ...

Optimizing unit <async_transmitter_1> ...

Optimizing unit <text_menu_gen> ...

Optimizing unit <font_rom> ...

Optimizing unit <video_sync> ...

Optimizing unit <debounce> ...

Optimizing unit <MultiMapper> ...

Optimizing unit <MMC5> ...

Optimizing unit <MMC1> ...

Optimizing unit <Mapper28> ...

Optimizing unit <MMC2> ...

Optimizing unit <MMC3> ...

Optimizing unit <Mapper15> ...

Optimizing unit <Mapper34> ...

Optimizing unit <Mapper41> ...

Optimizing unit <Mapper66> ...

Optimizing unit <Mapper68> ...

Optimizing unit <Mapper69> ...

Optimizing unit <Mapper71> ...

Optimizing unit <Mapper79> ...

Optimizing unit <Mapper228> ...

Optimizing unit <Mapper234> ...

Optimizing unit <Rambo1> ...

Optimizing unit <NesEvent> ...

Optimizing unit <TriangleChan> ...

Optimizing unit <NoiseChan> ...

Optimizing unit <DmcChan> ...

Optimizing unit <CPU> ...

Optimizing unit <AddressGenerator> ...

Optimizing unit <NewAlu> ...

Optimizing unit <MyAddSub> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <DmaController> ...

Optimizing unit <PPU> ...

Optimizing unit <LoopyGen> ...

Optimizing unit <SpriteRAM> ...

Optimizing unit <BgPainter> ...

Optimizing unit <SpriteAddressGen> ...

Optimizing unit <ClockGen> ...

Optimizing unit <SpriteSet> ...

Optimizing unit <Sprite> ...

Optimizing unit <MemoryMultiplex> ...

Optimizing unit <GameLoader> ...
WARNING:Xst:1710 - FF/Latch <display/rgb_reg_2> (without init value) has a constant value of 0 in block <NES_Nexys4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <display/rgb_reg_0> (without init value) has a constant value of 0 in block <NES_Nexys4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <uart_demux/uart_receiverfx/GapCnt_5> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <uart_demux/uart_receiverfx/GapCnt_4> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <uart_demux/uart_receiverfx/GapCnt_3> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <uart_demux/uart_receiverfx/GapCnt_2> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <uart_demux/uart_receiverfx/GapCnt_1> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <uart_demux/uart_receiverfx/GapCnt_0> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <uart_demux/uart_receiverfx/RxD_endofpacket> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <display/uart_receiver/GapCnt_5> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <display/uart_receiver/GapCnt_4> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <display/uart_receiver/GapCnt_3> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <display/uart_receiver/GapCnt_2> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <display/uart_receiver/GapCnt_1> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <display/uart_receiver/GapCnt_0> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <display/uart_receiver/RxD_endofpacket> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <loader/mem_addr_21> of sequential type is unconnected in block <NES_Nexys4>.
WARNING:Xst:2677 - Node <loader/mem_addr_20> of sequential type is unconnected in block <NES_Nexys4>.
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/chr_a12_invert> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/chr_a12_invert> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/bank_select_0> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/bank_select_0> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/prg_rom_bank_mode> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/prg_rom_bank_mode> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/bank_select_1> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/bank_select_1> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/bank_select_2> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/bank_select_2> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/map13/chr_bank_0> in Unit <NES_Nexys4> is equivalent to the following 2 FFs/Latches, which will be removed : <nes/multi_mapper/map15/prg_rom_bank_0> <nes/multi_mapper/map228/chr_bank_0> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/map13/chr_bank_1> in Unit <NES_Nexys4> is equivalent to the following 2 FFs/Latches, which will be removed : <nes/multi_mapper/map15/prg_rom_bank_1> <nes/multi_mapper/map228/chr_bank_1> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/map15/prg_rom_bank_mode_0> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/map228/chr_bank_2> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/map15/prg_rom_bank_mode_1> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/map228/chr_bank_3> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/mirroring> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/mirroring> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_10> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_10> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_11> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_11> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_12> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_12> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_13> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_13> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_14> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_14> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_15> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_15> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_16> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_16> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_latch_0> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_latch_0> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_latch_1> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_latch_1> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_4> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_4> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_latch_2> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_latch_2> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_5> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_5> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_latch_3> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_latch_3> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_6> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_6> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_latch_4> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_latch_4> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_7> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_7> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_latch_5> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_latch_5> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_enable> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_enable> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_8> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_8> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_latch_6> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_latch_6> 
INFO:Xst:2261 - The FF/Latch <uart_demux/uart_receiverfx/tickgen/Acc_9> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <display/uart_receiver/tickgen/Acc_9> 
INFO:Xst:2261 - The FF/Latch <nes/multi_mapper/mmc3/irq_latch_7> in Unit <NES_Nexys4> is equivalent to the following FF/Latch, which will be removed : <nes/multi_mapper/rambo1/irq_latch_7> 
INFO:Xst:3203 - The FF/Latch <memory/RamCS> in Unit <NES_Nexys4> is the opposite to the following FF/Latch, which will be removed : <memory/busy> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NES_Nexys4, actual ratio is 110.
Optimizing block <NES_Nexys4> to meet ratio 100 (+ 5) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <NES_Nexys4>, final ratio is 112.
FlipFlop nes/apu/InternalClock has been replicated 4 time(s)
FlipFlop nes/dma/dmc_state has been replicated 4 time(s)
FlipFlop nes/dma/spr_state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop nes/ppu/clock/cycle_4 has been replicated 1 time(s)
FlipFlop nes/ppu/clock/cycle_5 has been replicated 1 time(s)
FlipFlop nes/ppu/clock/cycle_6 has been replicated 1 time(s)
FlipFlop nes/ppu/clock/scanline_8 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <NES_Nexys4> :
	Found 2-bit shift register for signal <uart_demux/uart_receiverfx/RxD_sync_1>.
	Found 2-bit shift register for signal <display/uart_receiver/RxD_sync_1>.
	Found 2-bit shift register for signal <display/text_gen_unit/pix_y2_reg_8>.
	Found 2-bit shift register for signal <display/text_gen_unit/pix_y2_reg_7>.
	Found 2-bit shift register for signal <display/text_gen_unit/pix_y2_reg_6>.
	Found 2-bit shift register for signal <display/text_gen_unit/pix_y2_reg_5>.
	Found 2-bit shift register for signal <display/text_gen_unit/pix_y2_reg_4>.
	Found 2-bit shift register for signal <display/text_gen_unit/pix_x2_reg_2>.
	Found 2-bit shift register for signal <display/text_gen_unit/pix_x2_reg_1>.
	Found 2-bit shift register for signal <display/text_gen_unit/pix_x2_reg_0>.
	Found 8-bit shift register for signal <nes/apu/Noi/Shift_6>.
	Found 5-bit shift register for signal <nes/apu/Noi/Shift_1>.
Unit <NES_Nexys4> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2481
 Flip-Flops                                            : 2481
# Shift Registers                                      : 12
 2-bit shift register                                  : 10
 5-bit shift register                                  : 1
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NES_Nexys4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7020
#      GND                         : 1
#      INV                         : 317
#      LUT1                        : 140
#      LUT2                        : 219
#      LUT3                        : 539
#      LUT4                        : 486
#      LUT5                        : 1145
#      LUT6                        : 2389
#      MUXCY                       : 760
#      MUXF7                       : 185
#      MUXF8                       : 53
#      VCC                         : 1
#      XORCY                       : 785
# FlipFlops/Latches                : 2527
#      FD                          : 380
#      FDC                         : 19
#      FDCE                        : 32
#      FDE                         : 1022
#      FDP                         : 1
#      FDR                         : 68
#      FDRE                        : 947
#      FDS                         : 5
#      FDSE                        : 28
#      LD                          : 25
# RAMS                             : 32
#      RAM256X1S                   : 8
#      RAM32X1S                    : 14
#      RAMB16BWER                  : 6
#      RAMB8BWER                   : 4
# Shift Registers                  : 12
#      SRLC16E                     : 12
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 84
#      IBUF                        : 19
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 48
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2527  out of  11440    22%  
 Number of Slice LUTs:                 5293  out of   5720    92%  
    Number used as Logic:              5235  out of   5720    91%  
    Number used as Memory:               58  out of   1440     4%  
       Number used as RAM:               46
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6145
   Number with an unused Flip Flop:    3618  out of   6145    58%  
   Number with an unused LUT:           852  out of   6145    13%  
   Number of fully used LUT-FF pairs:  1675  out of   6145    27%  
   Number of unique control sets:       228

IO Utilization: 
 Number of IOs:                         109
 Number of bonded IOBs:                  84  out of    102    82%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      1  out of     16     6%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                                                           | Clock buffer(FF name)                      | Load  |
-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
sys_clocks/pll_base_inst/CLKOUT2                                                                                       | BUFG                                       | 2523  |
joypad_tick(buttons/btn_strobe4:O)                                                                                     | NONE(*)(loader_btn_7)                      | 8     |
uart_write(uart_demux/packet_demux/Mmux_state_reg[3]_GND_12_o_Mux_44_o121:O)                                           | NONE(*)(uart_demux/packet_demux/data_out_0)| 8     |
uart_demux/packet_demux/state_reg[3]_GND_20_o_Mux_60_o(uart_demux/packet_demux/Mmux_state_reg[3]_GND_20_o_Mux_60_o11:O)| NONE(*)(uart_demux/packet_demux/addr_out_0)| 8     |
sys_clocks/pll_base_inst/CLKOUT1                                                                                       | BUFG                                       | 24    |
display/text_gen_unit/show_cursor_G(display/text_gen_unit/show_cursor_G:O)                                             | NONE(*)(display/text_gen_unit/show_cursor) | 1     |
-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 17.982ns (Maximum Frequency: 55.611MHz)
   Minimum input arrival time before clock: 10.331ns
   Maximum output required time after clock: 6.499ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clocks/pll_base_inst/CLKOUT2'
  Clock period: 17.982ns (frequency: 55.611MHz)
  Total number of paths / destination ports: 1600950434 / 5934
-------------------------------------------------------------------------
Delay:               17.982ns (Levels of Logic = 25)
  Source:            nes/ppu/sprite_gen/sprite1/x_coord_6 (FF)
  Destination:       nes/apu/Sq2/LenCtr_7 (FF)
  Source Clock:      sys_clocks/pll_base_inst/CLKOUT2 rising
  Destination Clock: sys_clocks/pll_base_inst/CLKOUT2 rising

  Data Path: nes/ppu/sprite_gen/sprite1/x_coord_6 to nes/apu/Sq2/LenCtr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  nes/ppu/sprite_gen/sprite1/x_coord_6 (nes/ppu/sprite_gen/sprite1/x_coord_6)
     LUT3:I0->O            3   0.205   0.651  nes/ppu/sprite_gen/sprite1/active<7>_SW0 (N428)
     LUT6:I5->O            5   0.205   1.079  nes/ppu/sprite_gen/sprite1/bits<0>1 (nes/ppu/sprite_gen/bits1<0>)
     LUT6:I0->O            8   0.203   0.803  nes/ppu/sprite_gen/Mmux_bits1241 (nes/ppu/sprite_gen/Mmux_bits124)
     LUT5:I4->O            1   0.205   0.000  nes/ppu/sprite_gen/Mmux_bits96_SW2_G (N1559)
     MUXF7:I1->O           1   0.140   0.580  nes/ppu/sprite_gen/Mmux_bits96_SW2 (N1169)
     LUT6:I5->O            1   0.205   0.580  nes/ppu/palette_ram/Mmux_n001335_SW2 (N1028)
     LUT6:I5->O            6   0.205   0.744  nes/ppu/palette_ram/Mmux_n001335 (nes/ppu/palette_ram/n0013<2>)
     RAM32X1S:A2->O       16   0.205   1.005  nes/ppu/palette_ram/Mram_palette6 (color<5>)
     LUT5:I4->O            1   0.205   0.580  nes/Mmux_from_data_bus55 (nes/Mmux_from_data_bus54)
     LUT6:I5->O           13   0.205   0.933  nes/Mmux_from_data_bus56 (nes/from_data_bus<5>)
     LUT6:I5->O            3   0.205   0.650  nes/cpu/new_alu/Mmux_R61 (nes/cpu/new_alu/R<5>)
     MUXCY:DI->O           1   0.145   0.000  nes/cpu/new_alu/Madd_o_right_input[1]_PWR_42_o_add_5_OUT_cy<5> (nes/cpu/new_alu/Madd_o_right_input[1]_PWR_42_o_add_5_OUT_cy<5>)
     XORCY:CI->O           1   0.180   0.580  nes/cpu/new_alu/Madd_o_right_input[1]_PWR_42_o_add_5_OUT_xor<6> (nes/cpu/new_alu/o_right_input[1]_PWR_42_o_add_5_OUT<6>)
     LUT6:I5->O           12   0.205   0.908  nes/cpu/new_alu/Mmux_IntR71 (nes/cpu/AluIntR<6>)
     MUXF7:S->O            7   0.148   0.774  nes/cpu/new_alu/Mmux_Result71_SW1 (N914)
     LUT6:I5->O            1   0.205   0.000  nes/cpu/new_alu/addsub/XORCY6/Mxor_O_xo<0>21_SW7_G (N1563)
     MUXF7:I1->O           2   0.140   0.721  nes/cpu/new_alu/addsub/XORCY6/Mxor_O_xo<0>21_SW7 (N1532)
     LUT5:I3->O           18   0.203   1.050  nes/cpu/mux115 (nes/cpu_dout<6>)
     LUT6:I5->O            4   0.205   0.684  nes/apu/len/Mram_Y2_SW4 (N688)
     LUT6:I5->O            1   0.205   0.000  nes/apu/Sq2/Mcount_LenCtr_lut<3> (nes/apu/Sq2/Mcount_LenCtr_lut<3>)
     MUXCY:S->O            1   0.172   0.000  nes/apu/Sq2/Mcount_LenCtr_cy<3> (nes/apu/Sq2/Mcount_LenCtr_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  nes/apu/Sq2/Mcount_LenCtr_cy<4> (nes/apu/Sq2/Mcount_LenCtr_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  nes/apu/Sq2/Mcount_LenCtr_cy<5> (nes/apu/Sq2/Mcount_LenCtr_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  nes/apu/Sq2/Mcount_LenCtr_cy<6> (nes/apu/Sq2/Mcount_LenCtr_cy<6>)
     XORCY:CI->O           1   0.180   0.000  nes/apu/Sq2/Mcount_LenCtr_xor<7> (nes/apu/Sq2/Mcount_LenCtr7)
     FDRE:D                    0.102          nes/apu/Sq2/LenCtr_7
    ----------------------------------------
    Total                     17.982ns (4.782ns logic, 13.200ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clocks/pll_base_inst/CLKOUT1'
  Clock period: 6.398ns (frequency: 156.310MHz)
  Total number of paths / destination ports: 585 / 64
-------------------------------------------------------------------------
Delay:               6.398ns (Levels of Logic = 4)
  Source:            display/vsync_unit/h_count_reg_1 (FF)
  Destination:       display/vsync_unit/v_count_reg_9 (FF)
  Source Clock:      sys_clocks/pll_base_inst/CLKOUT1 rising
  Destination Clock: sys_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: display/vsync_unit/h_count_reg_1 to display/vsync_unit/v_count_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   1.015  display/vsync_unit/h_count_reg_1 (display/vsync_unit/h_count_reg_1)
     LUT6:I0->O            1   0.203   0.808  display/vsync_unit/_n00581_SW0 (N201)
     LUT6:I3->O           21   0.205   1.218  display/vsync_unit/_n00581 (display/vsync_unit/_n00581)
     LUT2:I0->O            1   0.203   0.808  display/vsync_unit/_n0058_SW0 (N203)
     LUT6:I3->O           10   0.205   0.856  display/vsync_unit/_n0058 (display/vsync_unit/_n0058)
     FDRE:R                    0.430          display/vsync_unit/v_count_reg_0
    ----------------------------------------
    Total                      6.398ns (1.693ns logic, 4.705ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 3560 / 2990
-------------------------------------------------------------------------
Offset:              10.331ns (Levels of Logic = 6)
  Source:            btnreset_nes (PAD)
  Destination:       nes/cpu/P_0 (FF)
  Destination Clock: sys_clocks/pll_base_inst/CLKOUT2 rising

  Data Path: btnreset_nes to nes/cpu/P_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.908  btnreset_nes_IBUF (btnreset_nes_IBUF)
     LUT6:I3->O          191   0.205   2.410  nes/apu_ce1 (nes/apu_ce)
     LUT6:I0->O           54   0.203   1.918  nes/apu_ce_pause_cpu_AND_106_o1 (nes/apu_ce_pause_cpu_AND_106_o)
     LUT5:I0->O            1   0.203   0.944  nes/cpu/_n0446_inv1 (nes/cpu/_n0446_inv)
     LUT6:I0->O            1   0.203   0.808  nes/cpu/Mmux_FlagsCtrl[2]_P[0]_Mux_53_o16_SW0 (N1378)
     LUT6:I3->O            1   0.205   0.000  nes/cpu/P_0_rstpot (nes/cpu/P_0_rstpot)
     FDR:D                     0.102          nes/cpu/P_0
    ----------------------------------------
    Total                     10.331ns (2.343ns logic, 7.988ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 96 / 56
-------------------------------------------------------------------------
Offset:              6.499ns (Levels of Logic = 4)
  Source:            uart_demux/packet_demux/checksum_reg_7 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      sys_clocks/pll_base_inst/CLKOUT2 rising

  Data Path: uart_demux/packet_demux/checksum_reg_7 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.845  uart_demux/packet_demux/checksum_reg_7 (uart_demux/packet_demux/checksum_reg_7)
     LUT3:I0->O            1   0.205   0.580  uart_demux/packet_demux/GND_11_o_GND_11_o_equal_34_o<7>_SW0 (N79)
     LUT6:I5->O            2   0.205   0.864  uart_demux/packet_demux/GND_11_o_GND_11_o_equal_34_o<7> (uart_demux/packet_demux/GND_11_o_GND_11_o_equal_34_o)
     LUT5:I1->O            1   0.203   0.579  uart_demux/packet_demux/Mmux_error_tick11 (LED_3_OBUF)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      6.499ns (3.631ns logic, 2.868ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.453ns (Levels of Logic = 2)
  Source:            display/rgb_reg_1 (FF)
  Destination:       vga_g<1> (PAD)
  Source Clock:      sys_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: display/rgb_reg_1 to vga_g<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.651  display/rgb_reg_1 (display/rgb_reg_1)
     LUT3:I2->O            1   0.205   0.579  display/Mmux_vga_g11 (vga_g_0_OBUF)
     OBUF:I->O                 2.571          vga_g_0_OBUF (vga_g<0>)
    ----------------------------------------
    Total                      4.453ns (3.223ns logic, 1.230ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock display/text_gen_unit/show_cursor_G
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
sys_clocks/pll_base_inst/CLKOUT2|         |         |    2.591|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock joypad_tick
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
sys_clocks/pll_base_inst/CLKOUT2|         |         |    1.718|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clocks/pll_base_inst/CLKOUT1
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
display/text_gen_unit/show_cursor_G|         |    3.599|         |         |
sys_clocks/pll_base_inst/CLKOUT1   |    6.398|         |         |         |
sys_clocks/pll_base_inst/CLKOUT2   |    8.557|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clocks/pll_base_inst/CLKOUT2
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
joypad_tick                                           |         |    1.727|         |         |
sys_clocks/pll_base_inst/CLKOUT1                      |    1.570|         |         |         |
sys_clocks/pll_base_inst/CLKOUT2                      |   17.982|         |         |         |
uart_demux/packet_demux/state_reg[3]_GND_20_o_Mux_60_o|         |    7.013|         |         |
uart_write                                            |         |    2.004|         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart_demux/packet_demux/state_reg[3]_GND_20_o_Mux_60_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
sys_clocks/pll_base_inst/CLKOUT2|         |         |    1.313|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart_write
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
sys_clocks/pll_base_inst/CLKOUT2|         |         |    1.313|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 94.00 secs
Total CPU time to Xst completion: 93.77 secs
 
--> 

Total memory usage is 359772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  396 (   0 filtered)
Number of infos    :   90 (   0 filtered)

