{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1733781725938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1733781725938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 06:02:05 2024 " "Processing started: Tue Dec 10 06:02:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1733781725938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1733781725938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mlp_verilog -c mlp_verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mlp_verilog -c mlp_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1733781725938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 28 " "Parallel compilation is enabled and will use 16 of the 28 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1733781726068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlp_verilog.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mlp_verilog.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mlp_verilog " "Found entity 1: mlp_verilog" {  } { { "mlp_verilog.bdf" "" { Schematic "C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733781726090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733781726090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NeuralNetwork.sv(33) " "Verilog HDL information at NeuralNetwork.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1733781726091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE NeuralNetwork.sv(6) " "Verilog HDL Declaration information at NeuralNetwork.sv(6): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1733781726091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuralnetwork.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuralnetwork.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_pass " "Found entity 1: forward_pass" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733781726092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733781726092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argmax.sv 1 1 " "Found 1 design units, including 1 entities, in source file argmax.sv" { { "Info" "ISGN_ENTITY_NAME" "1 argmax " "Found entity 1: argmax" {  } { { "argmax.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/argmax.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733781726093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733781726093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file image_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_loader " "Found entity 1: image_loader" {  } { { "image_loader.v" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/image_loader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733781726094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733781726094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mlp_verilog " "Elaborating entity \"mlp_verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1733781726111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "argmax argmax:inst1 " "Elaborating entity \"argmax\" for hierarchy \"argmax:inst1\"" {  } { { "mlp_verilog.bdf" "inst1" { Schematic "C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.bdf" { { 336 912 1176 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1733781726112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 argmax.sv(39) " "Verilog HDL assignment warning at argmax.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "argmax.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/argmax.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1733781726113 "|mlp_verilog|argmax:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_pass forward_pass:inst " "Elaborating entity \"forward_pass\" for hierarchy \"forward_pass:inst\"" {  } { { "mlp_verilog.bdf" "inst" { Schematic "C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.bdf" { { 368 488 840 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1733781726113 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.data_a 0 NeuralNetwork.sv(12) " "Net \"b1.data_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1733781726143 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.waddr_a 0 NeuralNetwork.sv(12) " "Net \"b1.waddr_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1733781726143 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.data_a 0 NeuralNetwork.sv(14) " "Net \"b2.data_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1733781726143 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.waddr_a 0 NeuralNetwork.sv(14) " "Net \"b2.waddr_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1733781726143 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.we_a 0 NeuralNetwork.sv(12) " "Net \"b1.we_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1733781726143 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.we_a 0 NeuralNetwork.sv(14) " "Net \"b2.we_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1733781726143 "|mlp_verilog|forward_pass:inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "W1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"W1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1733781726143 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "W2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"W2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1733781726143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_loader image_loader:inst2 " "Elaborating entity \"image_loader\" for hierarchy \"image_loader:inst2\"" {  } { { "mlp_verilog.bdf" "inst2" { Schematic "C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.bdf" { { 536 128 312 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1733781726144 ""}
{ "Error" "EVRFX_VERI_2114_UNCONVERTED" "1 \$readmemh memory identifier image_loader.v(7) " "Verilog HDL error at image_loader.v(7): argument 1 to \$readmemh must be a memory identifier" {  } { { "image_loader.v" "" { Text "C:/Users/jiyejia/Desktop/mlp_verilog/image_loader.v" 7 0 0 } }  } 0 10853 "Verilog HDL error at %4!s!: argument %1!d! to %2!s! must be a %3!s!" 0 0 "" 0 -1 1733781726144 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "image_loader:inst2 " "Can't elaborate user hierarchy \"image_loader:inst2\"" {  } { { "mlp_verilog.bdf" "inst2" { Schematic "C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.bdf" { { 536 128 312 632 "inst2" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1733781726144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.map.smsg " "Generated suppressed messages file C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1733781726165 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1733781726191 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 10 06:02:06 2024 " "Processing ended: Tue Dec 10 06:02:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1733781726191 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1733781726191 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1733781726191 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1733781726191 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1733781726728 ""}
