sim_seconds                                  0.067180                       # Number of seconds simulated
sim_ticks                                 67179505000                       # Number of ticks simulated
final_tick                               4246331938500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7716703                       # Simulator instruction rate (inst/s)
host_op_rate                                  8609771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              683803768                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                    98.24                       # Real time elapsed on the host
sim_insts                                   758118333                       # Number of instructions simulated
sim_ops                                     845856876                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data      1028352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst        22784                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      1117952                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data      1054208                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      1047808                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4301056                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       153344                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        153344                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         4017                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         4367                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         4118                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         4093                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16801                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          599                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              599                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       171481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     15307526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       339151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     16641266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        95267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     15692405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst       129563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     15597138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        38107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        11432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            64023336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       171481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       339151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        95267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst       129563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        38107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         773569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2282601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2282601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2282601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       171481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     15307526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       339151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     16641266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        95267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     15692405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst       129563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     15597138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        38107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        11432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           66305937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16801                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      599                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  134408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4293216                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7840                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                153856                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4301056                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             153344                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  245                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           17266                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           16184                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           16586                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           16112                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           15809                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           17122                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           18736                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           16348                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             615                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             625                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             520                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             664                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             608                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 67204694000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              134408                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4792                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16595                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16597                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16609                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16623                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16632                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16646                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16661                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16666                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   184                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   171                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  160                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  146                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  137                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  123                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  108                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  102                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17731                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.807738                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   245.624266                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    30.701396                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          260      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           59      0.33%      1.80% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           39      0.22%      2.02% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            7      0.04%      2.06% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           39      0.22%      2.28% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           61      0.34%      2.62% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          241      1.36%      3.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17025     96.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17731                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   669.599010                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   343.751994                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   611.850470                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           36     17.82%     17.82% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           25     12.38%     30.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            7      3.47%     33.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            6      2.97%     36.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            5      2.48%     39.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            3      1.49%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            6      2.97%     43.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            7      3.47%     47.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575           11      5.45%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            3      1.49%     53.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            9      4.46%     58.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            6      2.97%     61.39% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            2      0.99%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895           10      4.95%     67.33% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            5      2.48%     69.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            6      2.97%     72.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            3      1.49%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            5      2.48%     76.73% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            4      1.98%     78.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            7      3.47%     82.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            5      2.48%     84.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            5      2.48%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            4      1.98%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            6      2.97%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            2      0.99%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            2      0.99%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            2      0.99%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            1      0.50%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            1      0.50%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            2      0.99%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            2      0.99%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2624-2687            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2688-2751            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.801980                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.769351                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.119877                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              3      1.49%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              2      0.99%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              2      0.99%      3.47% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            195     96.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3949737094                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6223799944                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                429321600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29439.84                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46389.84                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      63.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   64.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.66                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 117243                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3997                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  3862338.74                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  59912408599                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1364025263                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          13159843.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1              13211856                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          12911875.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          13820889.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               8877672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               8912760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               8710392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               9323616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         69245529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         69440217.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         67215283.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         71000716.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11028648.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        10729635.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        10812579.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11469496.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0        6439959864                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      6443269220.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      6441222582.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      6454984662.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       70224374496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       70221471552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       70223266848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       70211194848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        98551837658.880005                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        98552226846.720001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        98549331166.080002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        98556985834.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.933840                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.934148                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.931858                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.937911                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data      1104384                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst        27648                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      1106176                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data      1071616                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      1078272                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4431872                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst        27648                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        70912                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       160512                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        160512                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         4314                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst          108                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         4321                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         4186                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         4212                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17312                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          627                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              627                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       201966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     16439299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       411554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     16465974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       179102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     15951532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst       221020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     16050609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        41918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            65970596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       201966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       411554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       179102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst       221020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        41918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1055560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2389300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2389300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2389300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       201966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     16439299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       411554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     16465974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       179102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     15951532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst       221020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     16050609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        41918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           68359896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17312                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      627                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  138496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   5016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4425888                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  5984                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                160000                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4431872                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             160512                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           19248                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           18881                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           18513                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           15416                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           14113                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           15265                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           18640                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           18233                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             552                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             680                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             688                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             616                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             519                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             608                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             737                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 67210472000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              138496                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               5016                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17084                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17091                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17103                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17109                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17115                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17137                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17153                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17161                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   207                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   196                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  184                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  178                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  150                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  134                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  126                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  208                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18302                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.567588                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   245.279408                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    31.187586                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          269      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           65      0.36%      1.82% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           49      0.27%      2.09% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           13      0.07%      2.16% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           48      0.26%      2.43% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           66      0.36%      2.79% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          261      1.43%      4.21% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17531     95.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18302                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   660.176190                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   364.984905                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   586.846729                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           35     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           17      8.10%     24.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191           10      4.76%     29.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            7      3.33%     32.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319           13      6.19%     39.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            3      1.43%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            7      3.33%     43.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            8      3.81%     47.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            4      1.90%     49.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            6      2.86%     52.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703           11      5.24%     57.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767           14      6.67%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      3.33%     67.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            5      2.38%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            3      1.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            7      3.33%     74.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            8      3.81%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            4      1.90%     80.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            6      2.86%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            2      0.95%     84.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            3      1.43%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            5      2.38%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            5      2.38%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            4      1.90%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            2      0.95%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            1      0.48%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            3      1.43%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            1      0.48%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.48%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            3      1.43%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            2      0.95%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.48%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2368-2431            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3392-3455            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          210                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.809524                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.762224                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.380626                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.43%      1.43% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              3      1.43%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              3      1.43%      4.29% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            200     95.24%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          210                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 4089028236                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6433365786                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                442588800                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29564.44                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46514.44                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      65.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       2.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   65.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.68                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 120850                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4157                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              82.87                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  3746611.96                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  59864859237                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1411574625                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          14063414.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          13588041.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          12061526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3              13989024                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               9487224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               9166536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               8136744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               9437040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0             74957376                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             71308224                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         61509427.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         72979545.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        11068047.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        11107860.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2            10699776                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        11164677.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      6447085611.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      6446889276.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      6437441540.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      6454126324.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       70218123840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       70218296064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       70226583552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       70211947776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        98559977118.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        98555547607.679993                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        98541624170.880005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        98558835992.640015                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.940277                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.936774                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.925763                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.939374                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           15                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           15                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           15                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data      1018880                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst        18432                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      1054976                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data      1036288                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1032704                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4195584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       168960                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        168960                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         3980                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         4121                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         4048                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         4034                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16389                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          660                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              660                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       171481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     15166530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       274369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     15703837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       140995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     15425657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       163859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     15372307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        19053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        15243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            62453333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       171481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       274369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       140995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       163859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        19053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         769759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2515053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2515053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2515053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       171481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     15166530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       274369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     15703837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       140995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     15425657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       163859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     15372307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        19053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        15243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           64968386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16389                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      660                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  131112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4191456                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  4128                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                168960                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4195584                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             168960                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           18568                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           16376                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           16122                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           14498                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           15760                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           16896                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           16738                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           16025                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             832                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             656                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             648                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             600                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             496                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             815                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             633                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 67181206000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              131112                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5280                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16174                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16171                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16184                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16187                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16197                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16203                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16214                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16223                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   190                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   186                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  173                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  170                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  160                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  154                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  143                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  134                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17412                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.425913                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   244.748406                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    31.938997                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          288      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           57      0.33%      1.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           32      0.18%      2.17% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            7      0.04%      2.21% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           33      0.19%      2.39% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           56      0.32%      2.72% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          276      1.59%      4.30% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        16663     95.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17412                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   589.878924                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   339.078650                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   535.410711                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           26     11.66%     11.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           32     14.35%     26.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           13      5.83%     31.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           12      5.38%     37.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            6      2.69%     39.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            7      3.14%     43.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            8      3.59%     46.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           13      5.83%     52.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            5      2.24%     54.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           10      4.48%     59.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703           13      5.83%     65.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767           10      4.48%     69.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            6      2.69%     72.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            8      3.59%     75.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            6      2.69%     78.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            3      1.35%     79.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            4      1.79%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            6      2.69%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            3      1.35%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            6      2.69%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            7      3.14%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            3      1.35%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            4      1.79%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            1      0.45%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            3      1.35%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            2      0.90%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.45%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.45%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2751            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-2879            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.677130                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.621867                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.453101                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              5      2.24%      2.24% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              2      0.90%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.45%      3.59% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              2      0.90%      4.48% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.45%      4.93% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              2      0.90%      5.83% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            210     94.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3864251294                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6084413144                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                419145600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29501.93                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46451.93                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      62.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   62.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.65                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.16                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 114459                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4392                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  3940477.80                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  59925580387                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1350853475                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0              13620096                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          12342758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          12714105.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3              13417488                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               9188160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               8326464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               8576976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               9051480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         71664652.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         63733862.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2             66061632                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         68655475.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        11230617.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        10640056.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        10600243.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        11450004.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      6444453087.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      6437300745.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      6440658583.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      6451528164.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       70220433072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       70226707056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       70223761584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       70214226864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        98555781290.880005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        98544242547.840012                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        98547564729.599991                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        98553521081.279999                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.936959                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.927834                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.930461                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.935171                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data      1122304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      1154304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data      1082624                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      1105664                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4509440                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        37376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       200192                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        200192                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         4384                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         4509                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         4229                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         4319                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17615                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          782                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              782                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        19053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       152427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     16706047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        26675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       190534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     17182383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        30485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        68592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     16115391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        26675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       125753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     16458353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        19053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            67125234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       152427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       190534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        68592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       125753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        19053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         556360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       2979956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2979956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       2979956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        19053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       152427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     16706047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        26675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       190534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     17182383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        30485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        68592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     16115391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        26675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       125753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     16458353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        19053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           70105191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17615                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      782                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  140920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4497376                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 12064                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                199328                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4509440                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             200192                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  377                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                  19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17225                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           16009                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           18488                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           19208                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           17322                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           16633                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           18113                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           17545                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             679                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1065                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             808                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1032                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             601                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             804                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             648                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 67186133000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              140920                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6256                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17360                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17365                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17376                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17387                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17390                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17399                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17405                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17416                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   211                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   191                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  180                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  169                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  166                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  157                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  151                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  140                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  261                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  261                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  261                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  261                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  260                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  260                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  260                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  260                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18792                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   249.931034                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   243.850217                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    33.191233                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          331      1.76%      1.76% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           65      0.35%      2.11% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           45      0.24%      2.35% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           14      0.07%      2.42% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           48      0.26%      2.68% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           60      0.32%      3.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          312      1.66%      4.66% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17917     95.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18792                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          261                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   539.613027                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   291.917625                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   514.553428                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           48     18.39%     18.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           25      9.58%     27.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           17      6.51%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           14      5.36%     39.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           12      4.60%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383            5      1.92%     46.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           17      6.51%     52.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           10      3.83%     56.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575            6      2.30%     59.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           14      5.36%     64.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           12      4.60%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           10      3.83%     72.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            7      2.68%     75.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            8      3.07%     78.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959           10      3.83%     82.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            7      2.68%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            3      1.15%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            4      1.53%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            4      1.53%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            2      0.77%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            2      0.77%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            3      1.15%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            4      1.53%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            5      1.92%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            1      0.38%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            2      0.77%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1791            1      0.38%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            1      0.38%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            1      0.38%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            1      0.38%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            2      0.77%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2112-2175            1      0.38%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2496-2559            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-2623            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          261                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          261                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.865900                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.838398                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.015848                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      1.53%      1.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              1      0.38%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            255     97.70%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          261                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4162978006                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6545181856                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                449737600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29620.67                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46570.67                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      66.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       2.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   67.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.70                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 122798                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5182                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.08                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  3652015.71                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  59814846721                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1461587141                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          13023763.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1              14406336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          13470710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          14487379.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               8785872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               9718560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               9087384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               9773232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0             68180736                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         75764582.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         69599462.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         74404761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        10955658.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        11649070.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        11503088.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        12214333.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      6441424773.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      6453405388.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      6448376128.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      6461352155.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       70223089488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       70212580176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       70216991808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       70205609328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        98550651895.679993                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        98562715718.400009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        98554220186.880005                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        98563032794.880005                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.932902                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.942442                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.935724                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.942693                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data      1042688                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        19712                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      1082880                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data      1017600                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      1004288                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4203264                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       157184                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        157184                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         4073                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         4230                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         3975                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         3923                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16419                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          614                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              614                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       179102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     15520924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       293423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     16119202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker        11432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       114321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     15147477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker        22864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       163859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     14949321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        26675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            62567654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       179102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       293423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       114321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       163859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        26675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         777380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2339761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2339761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2339761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       179102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     15520924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       293423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     16119202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker        11432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       114321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     15147477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker        22864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       163859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     14949321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        26675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           64907415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16419                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      614                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  131352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4197824                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5440                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                157184                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4203264                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             157184                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        17509                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           18120                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           17368                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           16361                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           16755                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           15088                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           15576                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           15617                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           16297                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             800                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             624                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             504                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             479                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             616                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             737                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 67183133000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              131352                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4912                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16236                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16237                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16248                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16257                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16262                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16269                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16280                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16285                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   161                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   154                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  143                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  134                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  129                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  122                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  111                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  106                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17361                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.850066                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.566898                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    30.752021                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          268      1.54%      1.54% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           50      0.29%      1.83% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           31      0.18%      2.01% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            2      0.01%      2.02% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           31      0.18%      2.20% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           51      0.29%      2.49% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          260      1.50%      3.99% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16668     96.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17361                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          206                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   637.155340                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   359.762191                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   564.977129                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           26     12.62%     12.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           30     14.56%     27.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            6      2.91%     30.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            7      3.40%     33.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            5      2.43%     35.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            9      4.37%     40.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447           12      5.83%     46.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            6      2.91%     49.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            5      2.43%     51.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           12      5.83%     57.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            9      4.37%     61.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            8      3.88%     65.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            5      2.43%     67.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            6      2.91%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            4      1.94%     72.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            9      4.37%     77.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087           10      4.85%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            4      1.94%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            2      0.97%     84.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            4      1.94%     86.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            1      0.49%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            3      1.46%     88.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            2      0.97%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            3      1.46%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            2      0.97%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            3      1.46%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            3      1.46%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            3      1.46%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            1      0.49%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            2      0.97%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.49%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2496-2559            2      0.97%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          206                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          206                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.844660                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.801732                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.315997                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              4      1.94%      1.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.49%      2.43% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.49%      2.91% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            199     96.60%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          206                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3856367644                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6079902544                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                419782400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29397.08                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46347.08                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      62.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   62.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.65                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.99                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 114642                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4091                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  3944292.43                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  59939386480                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1337047382                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          13395715.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1              13332816                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          12193372.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          13018924.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               9036792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               8994360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2          8225688.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               8782608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         70550937.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1             69725760                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         63138316.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         67122931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        11087953.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        10951925.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        10364682.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        10859443.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      6442722950.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      6444670106.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      6437204274.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      6446570532.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       70221950736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       70220242704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       70226791680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       70218575664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        98553936690.239990                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        98553109277.760010                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        98543109619.200012                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        98550121708.800003                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.935500                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.934846                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.926938                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.932483                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data      1093632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      1105920                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data      1061376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      1096192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4413696                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       153600                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        153600                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         4272                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         4320                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         4146                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         4282                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17241                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          600                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              600                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       144806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     16279251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       320098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     16462164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       152427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     15799104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst       179102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     16317358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        38107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            65700038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       144806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       320098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       152427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst       179102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        38107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         834540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2286412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2286412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2286412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       144806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     16279251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       320098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     16462164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       152427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     15799104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst       179102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     16317358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        38107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           67986449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17241                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      600                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  137928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   4800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4405824                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                153088                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4413696                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             153600                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           16704                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           17723                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           16010                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           15744                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           16849                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           16713                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           19705                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           18234                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             535                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             648                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             528                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             785                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             584                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 67210763000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              137928                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               4800                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17006                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17004                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17014                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17025                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 17036                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 17056                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17063                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17071                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   206                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   200                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  190                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  179                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  168                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  148                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  142                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  135                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  193                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  194                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  195                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  195                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  196                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  197                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  197                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18187                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.668719                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   245.476949                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    30.936416                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          258      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           75      0.41%      1.83% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           43      0.24%      2.07% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           10      0.05%      2.12% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           43      0.24%      2.36% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           74      0.41%      2.77% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          242      1.33%      4.10% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17442     95.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18187                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   676.282178                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   363.536167                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   628.180160                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           29     14.36%     14.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           25     12.38%     26.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            8      3.96%     30.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            9      4.46%     35.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            7      3.47%     38.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            6      2.97%     41.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            7      3.47%     45.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            5      2.48%     47.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575           10      4.95%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            6      2.97%     55.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            5      2.48%     57.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            4      1.98%     59.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831           13      6.44%     66.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            6      2.97%     69.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            5      2.48%     71.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            6      2.97%     74.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            7      3.47%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            4      1.98%     80.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            1      0.50%     80.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            5      2.48%     83.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            5      2.48%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            1      0.50%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            2      0.99%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            4      1.98%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            3      1.49%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            1      0.50%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      0.99%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            4      1.98%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            2      0.99%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.50%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            2      0.99%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            2      0.99%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2240-2303            2      0.99%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2688-2751            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3328-3391            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.683168                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.618674                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.611098                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              5      2.48%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.50%      2.97% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.50%      3.47% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.50%      3.96% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              2      0.99%      4.95% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.50%      5.45% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.50%      5.94% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      0.99%      6.93% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            186     92.08%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 4071721365                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6405431265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                440582400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29573.37                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46523.37                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      65.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   65.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.68                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.47                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 120305                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3974                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              82.79                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  3767208.28                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  59869130717                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1407378645                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          13364870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          12697171.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          13268102.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          14431737.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               9015984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               8565552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               8950704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               9735696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         70799539.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1             66109056                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         69171148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         75677721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        10716364.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        10693140.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        10815897.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        11138135.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      6441015467.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      6438111312.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      6447118936.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      6458139872.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       70223448528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       70225996032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       70218094608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       70208427120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        98553552359.040009                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        98547363869.760010                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        98552611002.240005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3         98562741888                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.935196                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.930302                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.934452                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.942463                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data      1089536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        20992                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      1134848                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data      1064448                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      1053952                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4394496                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        20992                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       166656                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        166656                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         4256                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         4433                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         4158                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         4117                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17166                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          651                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              651                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        11432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       171481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     16218280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       312476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     16892771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        11432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        87646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     15844832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        11432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst       133374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     15688594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        22864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            65414236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       171481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       312476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        87646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst       133374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        22864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         727841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       2480757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            2480757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       2480757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        11432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       171481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     16218280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       312476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     16892771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        11432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        87646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     15844832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        11432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst       133374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     15688594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        22864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           67894993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17166                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      651                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  137328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4386016                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  8480                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                166656                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4394496                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             166656                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  265                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs        38915                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           16144                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           16425                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           18163                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           18530                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15368                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           17888                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           18641                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           15904                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             480                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             719                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             904                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             641                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             712                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             568                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 67162443000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              137328                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5208                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16949                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16954                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16964                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16972                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16979                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16987                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17007                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17016                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   189                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   177                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  167                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  159                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  152                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  144                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  124                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  115                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18183                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.380685                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   244.758461                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    31.926258                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          292      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           66      0.36%      1.97% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           39      0.21%      2.18% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            6      0.03%      2.22% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           39      0.21%      2.43% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           68      0.37%      2.80% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          281      1.55%      4.35% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17392     95.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18183                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   627.188073                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   366.559095                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   546.591614                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           23     10.55%     10.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           34     15.60%     26.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            4      1.83%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            9      4.13%     32.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            7      3.21%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            8      3.67%     38.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            6      2.75%     41.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           12      5.50%     47.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            7      3.21%     50.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           12      5.50%     55.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           18      8.26%     64.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            8      3.67%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            6      2.75%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            8      3.67%     74.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            3      1.38%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            4      1.83%     77.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            7      3.21%     80.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            9      4.13%     84.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            5      2.29%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            3      1.38%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            6      2.75%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            3      1.38%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            4      1.83%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            3      1.38%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            2      0.92%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.46%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.46%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            1      0.46%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2176-2239            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3584-3647            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.889908                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.877393                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.716359                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              2      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.46%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              1      0.46%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              2      0.92%      2.75% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            212     97.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4009050857                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6332268707                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                438601600                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29249.69                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46199.69                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      65.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       2.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   65.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    2.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.68                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.93                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 119753                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4335                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  3769570.80                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  59874025249                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1402408613                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0              12452832                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1              14013216                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          13487644.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          13229395.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               8400720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               9453360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               9098808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               8924592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         65437132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         74124710.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         69867033.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         68685427.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        10374635.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        10951925.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11313976.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        10835804.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      6434355824.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      6450400713.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      6448673367.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      6445317936.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       70229290320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       70215215856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       70216731072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       70219674432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        98545503070.080002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        98559351386.880005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        98554363507.200012                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        98551859192.640015                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.928831                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.939782                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.935837                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.933857                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data      1039872                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        24576                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      1030144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data      1008640                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      1011968                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4153344                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        62208                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       161536                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        161536                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         4062                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           96                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         4024                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         3940                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         3953                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16224                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          631                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              631                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       221020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     15479007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       365826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     15334201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       114321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     15014103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       198156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     15063642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        26675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            61824570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       221020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       365826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       114321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       198156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        26675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         925997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2404543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2404543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2404543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       221020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     15479007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       365826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     15334201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       114321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     15014103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       198156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     15063642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        26675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           64229113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16224                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      631                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  129792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   5048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4143040                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                 10304                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                161280                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4153344                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             161536                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  322                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         3516                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           13424                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           18291                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           15937                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           16972                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           15584                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           15649                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           17892                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           15721                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             735                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             463                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             696                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             633                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             496                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             921                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 67159035000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              129792                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               5048                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 15998                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16001                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16013                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16020                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16030                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16043                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16050                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16063                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   182                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   165                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  153                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  146                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  137                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  124                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  117                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  104                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  204                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  206                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  207                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  207                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  207                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  207                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  213                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  211                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  211                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  211                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17184                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   250.484171                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   245.007933                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    31.605027                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          266      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           60      0.35%      1.90% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           43      0.25%      2.15% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            9      0.05%      2.20% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           42      0.24%      2.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           59      0.34%      2.79% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          245      1.43%      4.21% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        16460     95.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17184                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   610.858491                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   343.472466                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   572.314142                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           21      9.91%      9.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           36     16.98%     26.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191            8      3.77%     30.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            9      4.25%     34.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           13      6.13%     41.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383            9      4.25%     45.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447            9      4.25%     49.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511            8      3.77%     53.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           10      4.72%     58.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639            3      1.42%     59.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           10      4.72%     64.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            5      2.36%     66.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            7      3.30%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            7      3.30%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            8      3.77%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            3      1.42%     78.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            5      2.36%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            2      0.94%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            4      1.89%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            5      2.36%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            4      1.89%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            5      2.36%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            5      2.36%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            5      2.36%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            2      0.94%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            2      0.94%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.47%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2367            2      0.94%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3392-3455            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.773585                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.729219                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.293681                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              5      2.36%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.47%      2.83% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.47%      3.30% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              2      0.94%      4.25% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            201     94.81%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              2      0.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3815613854                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6010130354                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                414304000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29471.03                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46421.03                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      61.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   61.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.64                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.46                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 113140                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  4186                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.04                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  3984517.06                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  59941028557                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1335405305                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          12417148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          12941510.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          12974169.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          13601347.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          8376648.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               8730384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               8752416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               9175512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         64752230.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1             67751424                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2             66441024                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         69959884.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        10672819.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        10749542.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        11224396.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        11453322.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      6435684590.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      6440553411.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      6445627816.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      6452138456.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       70228124736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       70223853840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       70219402608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       70213691520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        98545219777.919998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        98549771717.759995                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        98549614035.840012                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3         98555211648                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.928607                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.932206                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.932082                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.936508                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data      1011712                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      1059584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data      1029376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      1030656                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4179712                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        48128                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       180480                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        180480                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         3952                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         4139                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         4021                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         4026                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16327                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          705                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              705                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       186724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     15059831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       297234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     15772429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        68592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     15322768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       144806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     15341822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        19053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            62217071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       186724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       297234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        68592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       144806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        19053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         716409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2686534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2686534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2686534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       186724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     15059831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       297234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     15772429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        68592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     15322768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       144806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     15341822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        19053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           64903604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16327                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      705                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  130616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4170464                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  9248                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                179744                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4179712                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             180480                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                  15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs        46445                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           14000                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           17193                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           17360                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           16335                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           15238                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           17984                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           15825                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           16392                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             535                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             776                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             708                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             953                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             696                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             744                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             669                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 67181331000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              130616                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5640                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16093                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16096                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16103                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16113                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16123                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16135                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16143                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16151                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   188                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   178                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  170                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  160                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  150                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  137                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  130                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  123                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  236                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  236                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  236                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17411                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   249.854000                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   243.715649                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    33.367445                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          306      1.76%      1.76% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           73      0.42%      2.18% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           37      0.21%      2.39% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            5      0.03%      2.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           40      0.23%      2.65% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           73      0.42%      3.07% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          293      1.68%      4.75% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16584     95.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17411                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   553.221277                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   319.301592                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   493.265070                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           32     13.62%     13.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           36     15.32%     28.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191            9      3.83%     32.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            6      2.55%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            4      1.70%     37.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           13      5.53%     42.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            9      3.83%     46.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           15      6.38%     52.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           11      4.68%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            8      3.40%     60.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           18      7.66%     68.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           11      4.68%     73.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            9      3.83%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895           11      4.68%     81.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            4      1.70%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            5      2.13%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            3      1.28%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            3      1.28%     88.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            4      1.70%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            2      0.85%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            3      1.28%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            5      2.13%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            1      0.43%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.85%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            1      0.43%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.43%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            2      0.85%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.43%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            1      0.43%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            1      0.43%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2496-2559            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2624-2687            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.902128                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.891572                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.669063                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              3      1.28%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              3      1.28%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              2      0.85%      3.40% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            224     95.32%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              3      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3876503816                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6085546466                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                417046400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29744.44                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46694.44                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      62.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   62.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.65                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 113859                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4674                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3944418.21                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  59924242603                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1352191259                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0              12050640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          13335235.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          13268102.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          12668745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               8129400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               8995992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               8950704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               8546376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             63163776                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             69116736                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         68433331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         65397196.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        10158981.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        11239326.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11306926.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        10579092.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      6431662834.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      6445891019.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      6446997293.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      6443030695.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       70231652592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       70219171728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       70218201312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       70221680784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        98542009828.800003                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        98552941642.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        98552349274.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        98547094495.679993                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.926068                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.934713                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.934245                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.930089                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data      1092352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data      1107200                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data      1041408                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      1044992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4344320                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       165120                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        165120                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         4267                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         4325                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         4068                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         4082                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16970                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          645                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              645                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst       205777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     16260197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       228641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     16481217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       160049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     15501871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       201966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     15555220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        34296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        22864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            64667342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       205777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       228641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       160049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       201966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        34296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         830730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2457892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2457892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2457892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       205777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     16260197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       228641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     16481217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       160049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     15501871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       201966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     15555220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        34296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        22864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           67125234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16970                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      645                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  135760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4337440                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  6880                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                165632                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4344320                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             165120                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        21701                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           18602                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           15848                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           17106                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           16050                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           17441                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           16705                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           18729                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           15064                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             640                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             544                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             800                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             520                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             496                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             792                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             856                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 67175273000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              135760                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5160                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16727                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16733                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16741                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16747                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16754                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16777                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16786                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16799                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   208                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   193                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  185                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  179                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  150                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  141                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  128                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  211                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  212                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  212                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  213                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  213                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17971                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.574370                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   245.195437                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    31.325447                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          272      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           65      0.36%      1.88% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           43      0.24%      2.11% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            5      0.03%      2.14% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           44      0.24%      2.39% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           66      0.37%      2.75% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          254      1.41%      4.17% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17222     95.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17971                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   620.371560                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   322.460299                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   595.712681                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           39     17.89%     17.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           22     10.09%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           10      4.59%     32.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            9      4.13%     36.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            7      3.21%     39.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           11      5.05%     44.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           13      5.96%     50.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           11      5.05%     55.96% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            2      0.92%     56.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            7      3.21%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           11      5.05%     65.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            4      1.83%     66.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            8      3.67%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            3      1.38%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            6      2.75%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            4      1.83%     76.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            4      1.83%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            4      1.83%     80.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            5      2.29%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            7      3.21%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            2      0.92%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            3      1.38%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            5      2.29%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            2      0.92%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            2      0.92%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            2      0.92%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            1      0.46%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            3      1.38%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            1      0.46%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      0.92%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            2      0.92%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            2      0.92%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2176-2239            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2368-2431            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3135            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.743119                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.707924                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.178953                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              2      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              3      1.38%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              2      0.92%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              2      0.92%      4.13% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              3      1.38%      5.50% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            206     94.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 4019021790                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6316509540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                433744000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29650.83                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46600.83                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      64.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   64.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.67                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.69                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 118450                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4300                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  3813526.71                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  59891515539                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1384918323                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          12995337.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          13294108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          13090291.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          13494297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               8766696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               8968248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               8830752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               9103296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         68638003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         69627916.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         68284070.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         69375820.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        10497392.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11005009.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        10729635.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        11310658.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      6440217704.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      6444103207.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      6444720613.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      6450995574.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       70224148320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       70220739984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       70220198400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       70214694048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        98550455059.199997                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        98552930080.319992                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2         98551045368                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        98554165300.800003                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.932747                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.934704                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.933214                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.935681                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data      1040384                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        18176                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      1122048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data      1021952                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      1032704                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4270592                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       153088                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        153088                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         4064                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         4383                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         3992                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         4034                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16682                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          598                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              598                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       137185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     15486628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       270559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     16702237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       121942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     15212259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        11432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst       194345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     15372307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        41918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            63569864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       137185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       270559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       121942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst       194345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        41918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         765948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2278790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2278790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2278790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       137185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     15486628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       270559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     16702237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       121942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     15212259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        11432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst       194345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     15372307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        41918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           65848654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16682                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      598                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  133456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   4784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4263712                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  6880                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                153600                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4270592                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             153088                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs          104                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           17771                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           15519                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           15152                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           18945                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15217                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           15592                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           17561                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           17484                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             687                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             696                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             745                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             584                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 67208020000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              133456                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               4784                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16468                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16467                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16480                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16486                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16495                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16507                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16515                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16521                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   181                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   172                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  160                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  154                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  145                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  136                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  133                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  126                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  197                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  197                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  200                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  200                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  200                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  200                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  200                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  200                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  200                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  200                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  201                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  201                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  199                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17651                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.258456                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   244.554458                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    32.219320                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          286      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           66      0.37%      1.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           42      0.24%      2.23% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            6      0.03%      2.27% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           42      0.24%      2.50% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           69      0.39%      2.90% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          271      1.54%      4.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16869     95.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17651                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   665.756219                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   377.588123                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   583.156716                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           25     12.44%     12.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           27     13.43%     25.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            8      3.98%     29.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            3      1.49%     31.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            9      4.48%     35.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383           10      4.98%     40.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            6      2.99%     43.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            6      2.99%     46.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           10      4.98%     51.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            5      2.49%     54.23% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            6      2.99%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767           10      4.98%     62.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            4      1.99%     64.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            8      3.98%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            9      4.48%     72.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            7      3.48%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            2      1.00%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            7      3.48%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            9      4.48%     85.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            3      1.49%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            1      0.50%     87.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            6      2.99%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            1      0.50%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            2      1.00%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            1      0.50%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            1      0.50%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.50%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            2      1.00%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            3      1.49%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            2      1.00%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            3      1.49%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            3      1.49%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2880-2943            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.880597                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.862503                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.840043                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              2      1.00%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              2      1.00%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            196     97.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3923587755                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6182022705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                426371200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29447.30                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46397.30                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      63.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   63.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.66                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 116398                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3992                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3889353.01                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  59909931454                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1366502408                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          13122950.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          13490668.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          12477628.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          13853548.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               8852784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               9100848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               8417448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               9345648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         69033369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         70778572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             64686336                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         71288755.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        10975150.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        10912112.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        10470850.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        11572761.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      6439651954.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      6446030063.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      6439783337.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      6453220927.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       70224644592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       70219049760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       70224529344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       70212741984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        98551472405.760010                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        98554553630.400009                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        98545556549.760010                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        98557215230.399994                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.933551                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.935988                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.928873                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.938093                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data      1110528                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data      1162752                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data      1080320                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      1122048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4523776                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       176128                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        176128                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         4338                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         4542                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         4220                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         4383                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17671                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          688                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              688                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       163859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     16530756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       243884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     17308136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       114321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     16081095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.itb.walker         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       144806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     16702237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        22864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        22864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            67338633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       163859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       243884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       114321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       144806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        22864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         689734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2621752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2621752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2621752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       163859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     16530756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       243884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     17308136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       114321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     16081095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.itb.walker         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       144806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     16702237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        22864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        22864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           69960384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17671                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      688                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  141368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4516672                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  7104                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                175616                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4523776                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             176128                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        17106                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           18105                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           16610                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           15281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           18496                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           18121                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           16394                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           18784                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           19355                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             800                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             664                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             688                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             600                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1008                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 67161986000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              141368                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5504                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17433                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17443                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17457                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17472                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17480                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17495                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17503                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17506                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   206                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   187                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  173                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  159                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  151                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  136                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  128                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  125                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  228                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  229                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  229                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  229                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  229                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  230                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  230                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  230                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  229                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  228                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  228                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  228                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  228                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18743                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.348824                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   244.702755                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    32.009779                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          302      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           68      0.36%      1.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           41      0.22%      2.19% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            9      0.05%      2.24% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           40      0.21%      2.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           68      0.36%      2.82% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          291      1.55%      4.37% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17924     95.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18743                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          230                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   609.604348                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   321.992879                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   622.527911                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           37     16.09%     16.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           25     10.87%     26.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           14      6.09%     33.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255            9      3.91%     36.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           11      4.78%     41.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           12      5.22%     46.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            8      3.48%     50.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           11      4.78%     55.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            9      3.91%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            9      3.91%     63.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            7      3.04%     66.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            5      2.17%     68.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            9      3.91%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            3      1.30%     73.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959           10      4.35%     77.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            3      1.30%     79.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            7      3.04%     82.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            6      2.61%     84.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            3      1.30%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            2      0.87%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            4      1.74%     88.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            2      0.87%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            1      0.43%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            4      1.74%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            1      0.43%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            2      0.87%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            6      2.61%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            1      0.43%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            1      0.43%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            2      0.87%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2368-2431            1      0.43%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2496-2559            2      0.87%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3072-3135            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3264-3327            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3328-3391            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          230                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          230                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.860870                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.840390                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.895276                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.43%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.43%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.43%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.43%      2.17% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.43%      2.61% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.43%      3.04% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            223     96.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          230                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4159545198                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6551969898                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                451667200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29469.81                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46419.81                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      67.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   67.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.70                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.48                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 123328                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4563                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              82.90                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  3658259.49                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  59821639039                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1454794823                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          13235443.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          13464057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          13267497.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3              14113008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               8928672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               9082896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               8950296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               9520680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         69514598.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         70453593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             69538560                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         73667443.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11087953.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        10965196.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        10640056.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        11191219.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      6441224114.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      6446783776.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      6444264741.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      6455357360.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       70223265504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       70218388608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       70220598288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       70210867920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        98552447891.520004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        98554329733.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        98552451044.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        98559909236.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.934323                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.935811                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.934325                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.940223                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       983040                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      1061632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data      1020416                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      1025024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4137728                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       160512                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        160512                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         3840                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         4147                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         3986                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         4004                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             16163                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          627                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              627                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        34296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       175292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     14633034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       213398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     15802915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        80024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     15189394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       152427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     15257987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        22864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            61592118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       175292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       213398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        80024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       152427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        22864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         644006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2389300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2389300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2389300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        34296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       175292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     14633034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       213398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     15802915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        80024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     15189394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       152427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     15257987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        22864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           63981418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     16163                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      627                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  129304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4132032                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  5696                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                160512                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4137728                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             160512                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs         6052                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           14832                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           16793                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           18457                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           18753                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           13873                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           15288                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           14258                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           16872                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             488                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             608                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             624                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             608                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             736                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             784                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 67194770000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              129304                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5016                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 15970                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 15984                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 15992                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16004                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16006                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16015                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16028                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16039                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   175                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   155                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  147                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  135                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  133                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  124                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  111                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  100                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17135                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.513219                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   245.116208                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    31.440654                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          255      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           76      0.44%      1.93% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           37      0.22%      2.15% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           37      0.22%      2.36% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           77      0.45%      2.81% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          247      1.44%      4.25% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        16406     95.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17135                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   616.334928                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   329.372225                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   592.993962                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           31     14.83%     14.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           27     12.92%     27.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191           10      4.78%     32.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            7      3.35%     35.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319           12      5.74%     41.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            8      3.83%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            6      2.87%     48.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            7      3.35%     51.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            4      1.91%     53.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639           15      7.18%     60.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            9      4.31%     65.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            4      1.91%     66.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            6      2.87%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895           12      5.74%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            5      2.39%     77.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            3      1.44%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            4      1.91%     81.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            4      1.91%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            1      0.48%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            3      1.44%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            1      0.48%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            6      2.87%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            5      2.39%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            4      1.91%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            3      1.44%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            1      0.48%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.48%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            1      0.48%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.48%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            2      0.96%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2239            2      0.96%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2432-2495            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2623            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2944-3007            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.986478                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.784465                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            207     99.04%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3779971288                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5968656988                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                413203200                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29273.51                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46223.51                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      61.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   61.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.64                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.41                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 112821                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4186                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.59                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  4002070.88                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  59950220977                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1326456498                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0              12277440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          14080953.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2              12111120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          12971145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               8282400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               9499056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               8170200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               8750376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         63970483.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         74745715.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         61512422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         66352166.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        10610196.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        10918748.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        10941972.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        11108275.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      6433513738.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      6450120218.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      6437832186.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      6448777554.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       70230028992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       70215461904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       70226240880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       70216639680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        98543874855.360001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        98560018200.960007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        98542000386.240005                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        98549790802.560013                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.927543                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.940309                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.926061                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.932221                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data      1075968                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      1124864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data      1040128                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      1073152                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4376832                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        62208                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       163072                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        163072                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         4203                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         4394                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         4063                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         4192                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17097                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          637                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              637                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       213398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     16016313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       297234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     16744154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       160049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     15482817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       224830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     15974396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        30485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            65151299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       213398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       297234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       160049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       224830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        30485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         925997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       2427407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2427407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       2427407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       213398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     16016313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       297234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     16744154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       160049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     15482817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       224830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     15974396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        30485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           67578706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17097                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      637                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  136776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4371008                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  5824                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                163072                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4376832                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             163072                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           16648                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           16328                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           18129                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           15616                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           17176                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           16832                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           16889                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           18976                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             904                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             560                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             625                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             583                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             448                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             792                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             624                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 67169120000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              136776                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5096                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16856                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16867                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16882                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16890                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16895                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16902                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16909                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16917                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   201                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   188                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  173                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  165                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  160                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  153                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  146                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  139                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  213                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  212                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18088                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.667846                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   245.404931                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    30.999591                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          267      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           65      0.36%      1.84% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           42      0.23%      2.07% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            6      0.03%      2.10% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           42      0.23%      2.33% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           67      0.37%      2.70% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          261      1.44%      4.15% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17338     95.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18088                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          213                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   643.502347                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   361.244813                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   604.680101                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           26     12.21%     12.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           23     10.80%     23.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           11      5.16%     28.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           12      5.63%     33.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           12      5.63%     39.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            9      4.23%     43.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            8      3.76%     47.42% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            8      3.76%     51.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           10      4.69%     55.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            8      3.76%     59.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            8      3.76%     63.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            5      2.35%     65.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            7      3.29%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            7      3.29%     72.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            7      3.29%     75.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            4      1.88%     77.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            3      1.41%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            5      2.35%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            4      1.88%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            4      1.88%     84.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            2      0.94%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            6      2.82%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            3      1.41%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            3      1.41%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.47%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.47%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            3      1.41%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            2      0.94%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            2      0.94%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.47%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1984-2047            1      0.47%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            2      0.94%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            1      0.47%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.47%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2688-2751            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3328-3391            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          213                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          213                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.924883                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.912256                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.696345                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.47%      0.94% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.47%      1.41% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            210     98.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          213                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4072232792                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6387501092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                437100800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29812.68                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46762.68                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      65.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       2.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   65.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.67                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.52                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 119366                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4236                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.12                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  3787589.94                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  59874502919                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1401930943                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          12919737.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          13202179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          13141094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3              13701744                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               8715696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               8906232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               8865024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               9243240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         67488844.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         69235046.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         68277081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         70821004.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        11024916.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        10769863.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        10888888.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3            11363328                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      6441591778.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      6443083445.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      6444966525.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      6451767838.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       70222942992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       70221634512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       70219982688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       70214016624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        98549875570.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        98552022884.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        98551312906.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3         98556105384                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.932288                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.933987                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.933425                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.937215                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data      1081856                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      1094400                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data      1084928                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      1056768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4356096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        35840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       165376                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        165376                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         4226                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         4275                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         4238                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         4128                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             17016                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          646                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              646                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        15243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       110510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     16103959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        11432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       236263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     16290683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        49539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     16149687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst       102889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     15730512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        34296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            64842633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       110510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       236263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        49539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst       102889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        34296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         533496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2461703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2461703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2461703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        15243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       110510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     16103959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        11432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       236263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     16290683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        49539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     16149687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst       102889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     15730512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        34296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           67304336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     17016                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      646                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  136128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4347328                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  8768                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                165632                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4356096                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             165376                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  274                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           19938                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           18411                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           14945                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           15928                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           16643                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           17475                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16689                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15825                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             576                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             672                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             624                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             752                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             848                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             608                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 67174084000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              136128                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5168                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16809                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16817                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16833                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16841                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16845                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16854                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16860                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16868                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   172                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   150                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  134                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  126                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  122                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  113                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  107                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   99                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        18004                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.664297                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   245.325463                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    31.142833                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          274      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           57      0.32%      1.84% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           43      0.24%      2.08% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            8      0.04%      2.12% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           45      0.25%      2.37% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           53      0.29%      2.67% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          254      1.41%      4.08% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17270     95.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        18004                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   625.768519                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   349.476103                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   551.814303                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           30     13.89%     13.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           28     12.96%     26.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           14      6.48%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            5      2.31%     35.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            3      1.39%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            3      1.39%     38.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            8      3.70%     42.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            8      3.70%     45.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           10      4.63%     50.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           15      6.94%     57.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            6      2.78%     60.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            8      3.70%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            8      3.70%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            8      3.70%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959           12      5.56%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            9      4.17%     81.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            2      0.93%     81.94% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            9      4.17%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            2      0.93%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            3      1.39%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            2      0.93%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            3      1.39%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            1      0.46%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            5      2.31%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            1      0.46%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            1      0.46%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            1      0.46%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            2      0.93%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            2      0.93%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.46%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.46%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            2      0.93%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2240-2303            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2367            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2752-2815            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.962963                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.954991                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.544331                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            215     99.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 4030293276                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6333018576                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                434732800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29666.36                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46616.36                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      64.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   64.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.67                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 118720                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4306                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3803311.29                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  59879878886                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1396479476                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          14041036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1              12755232                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          13208227.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3              12951792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               9472128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               8604720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               8910312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               8737320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         75148070.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1             66543360                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2             68515200                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         66303244.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        10855710.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        10696458.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        10819215.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        11088368.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      6445874548.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      6439630394.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      6447881131.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      6446470394.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       70219186176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       70224663504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       70217426016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       70218663504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        98559769275.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        98548085274.240005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        98551951706.880005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        98549406229.440002                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.940112                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.930873                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.933930                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.931917                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data      1077248                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        25600                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      1113088                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data      1057792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1064960                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4384000                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        70400                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       145408                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        145408                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         4208                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst          100                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         4348                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         4132                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         4160                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             17125                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          568                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              568                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       213398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     16035367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       381069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     16568863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       182913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     15745755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       236263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     15852454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        34296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         7621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            65257998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       213398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       381069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       182913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       236263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        34296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1047939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2164470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2164470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2164470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       213398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     16035367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       381069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     16568863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       182913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     15745755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       236263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     15852454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        34296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         7621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           67422468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     17125                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      568                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  137000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4378368                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  5632                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                145920                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4384000                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             145408                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           17098                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           16792                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           17057                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           14689                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           18090                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           16057                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           20592                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           16449                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             625                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             568                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             528                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             591                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             520                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             632                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 67189756000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              137000                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4544                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16915                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16917                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16925                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16932                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16941                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16952                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16962                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16973                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   195                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   185                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  177                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  170                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  161                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  150                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  140                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  129                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  185                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        18019                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   251.084300                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   246.172170                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    29.884845                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          248      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           63      0.35%      1.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           33      0.18%      1.91% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            7      0.04%      1.95% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           32      0.18%      2.13% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           65      0.36%      2.49% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          235      1.30%      3.79% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17336     96.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        18019                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          191                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   717.863874                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   403.576716                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   626.770102                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           20     10.47%     10.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           27     14.14%     24.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           10      5.24%     29.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            4      2.09%     31.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            7      3.66%     35.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            6      3.14%     38.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            8      4.19%     42.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            4      2.09%     45.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            8      4.19%     49.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            5      2.62%     51.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            7      3.66%     55.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            9      4.71%     60.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            3      1.57%     61.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            3      1.57%     63.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            8      4.19%     67.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            4      2.09%     69.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087           10      5.24%     74.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            3      1.57%     76.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            8      4.19%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            6      3.14%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            1      0.52%     84.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            3      1.57%     85.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.57%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            1      0.52%     87.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            3      1.57%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            2      1.05%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            3      1.57%     92.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            3      1.57%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      1.05%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.52%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            1      0.52%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            1      0.52%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            2      1.05%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2367            2      1.05%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            1      0.52%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2623            2      1.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          191                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          191                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.874346                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.847206                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.007823                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              3      1.57%      1.57% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      1.05%      2.62% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            184     96.34%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25              2      1.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          191                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 4001226276                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6320393076                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                437836800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29243.60                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46193.60                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      65.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   65.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.67                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 119569                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3796                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.54                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  3797533.26                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  59892000994                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    5902880400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1384432868                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          13153795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          12521174.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          13138070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          13939430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               8873592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               8446824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               8862984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               9403584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         69073804.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         64985356.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         68201203.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         73007001.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11065144.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        10610196.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        10961879.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        10898841.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      21785191605.120003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      6440571688.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      6439529928.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      6444965868.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      6453711273.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       70223837808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       70224751632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       70219983264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       70212311856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        98551767437.760010                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        98546036717.760010                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        98551304874.239990                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        98558463592.320007                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.933785                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.929253                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.933419                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.939080                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              269285                       # Transaction distribution
system.membus.trans_dist::ReadResp             269285                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::Writeback             10278                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           179170                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          39431                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          151391                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19818                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       939509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       939743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 939743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71806977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71807445                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71807445                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134642500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4441900500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        34000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        17000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    169587000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     89676808                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     19820287                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     75695500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     10000314                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     16780500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         1638                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        16080                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           18                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          126                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          498                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           30                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         5864                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           26                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           56                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      4005994                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    130494485                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         7000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        37984                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      1522499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq        57000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     45255000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        30000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       515000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          2336                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        22001                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             5653477                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          176271485                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            86011                       # Total snoops (count)
system.membus.snoop_fanout::samples            517898                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  517898    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              517898                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               75000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 117                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           380392500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              431888                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4534393500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer3.succeeded             421727                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             269201                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            269201                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10278                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          140360                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         11031                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         151391                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1017                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1017                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9133                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8408                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8557                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8678                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8750                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8942                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8353                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8737                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8605                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        19241                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        17544                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        17344                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        11376                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9868                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        31691                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        28141                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       213368                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         8989                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8635                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8514                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8578                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8860                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8888                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8446                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8530                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        19647                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        17433                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        17091                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        11183                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        10084                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        31819                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        28003                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       213333                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         8938                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8764                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8529                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8974                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8489                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8824                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8381                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8613                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8822                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        19658                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        17618                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        16889                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        11083                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        10169                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        31186                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        28452                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       213389                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         8968                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8398                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8570                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8854                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8727                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8613                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8268                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8959                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8640                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        19441                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        17647                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        17146                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        11415                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9990                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        31553                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        28217                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       213408                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                853498                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1192704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1095168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1109248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1130496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1164032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1091072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1139968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1120256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1107712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1193216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1092096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1073664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1061120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1111040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1133824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17952512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1176832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1124096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1105920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1117184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1151744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1157120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1102848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1113088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1123072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1128448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1153792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1086208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1066496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1082624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1081600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1131008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17902080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1170432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1140736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1103872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1166336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1106176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1149184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1093632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1120768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1149952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1135104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1161728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1077248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1063168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1088256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1074432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1143552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17944576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1169664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1094400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1104640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1153280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1134592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1122048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1076992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1166080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1128192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1138176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1191168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1104896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1094912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1082880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1093120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1152768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18007809                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71806977                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    376774200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2653225611                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     96612000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    196490400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     15441800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    211817213                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1407800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp      9989587                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          268                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           34                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           40                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       230200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp         2900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        26600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         2600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        14596                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        29000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          349                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           5                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             289600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             17496                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32013800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18405                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29153200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17402                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29116400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17384                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           29773600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17842                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29318200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17697                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           30139000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17947                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29146800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17054                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           29917200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17738                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29901400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17673                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           60189200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              39316                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          55142600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             35465                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          53260000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             34542                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          36991200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             22842                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          33553000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             20371                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          94487800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             63477                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          84622800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             56732                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         718651057                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.1                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            105396                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         716759406                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.1                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            105361                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         718698893                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.1                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            105417                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         720924555                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.1                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            105436                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       269201                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       269201                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10278                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       140360                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        11031                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       151391                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1017                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1017                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       213368                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       213333                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       213389                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       213408                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       853498                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17952512                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17902080                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17944576                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18007809                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71806977                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    215360800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1076804000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     41112000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    112288000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      8824800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    121112800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       813600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4068000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         5547                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         1476                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           25                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     17795900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      2763600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        86700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  7048                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     20646200                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     94620800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       107972                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     94732800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       107972                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     94553600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       107972                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     94492900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       107972                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1201985600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.8                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       421610                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2555793                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2554617                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1176                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            59226                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          179021                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         39566                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         218587                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       541166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       739289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       568734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       766576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       558266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       745407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       546906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       743594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5230910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       550656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     47250536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1478552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       810240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     49708652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1533120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       557824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     47391600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1490240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       557312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     48292972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1487148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       119296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        60453                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              201289101                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1280279580                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  24263842368                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        34000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        17000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1924888409                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     90671412                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     19938659                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     75714946                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq        29997                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     22786620                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    105792989                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        61678                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         3240                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           25                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1625                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         4119                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1077                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           91                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            7                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1294                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          408                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    729112872                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     35875441                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1630489                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     16004994                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     48020968                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     17049992                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1281500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       434000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     15733480                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      6770991                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        69915                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        3739                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          827986795                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          43927932                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          466718                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2878309                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2878309    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2878309                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3338658177                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2878427                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          70082953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2151                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        8767904287                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.1                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            320868                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         370106067                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            369651                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         102967608                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              3165                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        9065536732                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            13.5                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            334811                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.occupancy             10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.succeeded                10                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         383765031                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            383296                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         70979998                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2179                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       9061176920                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           334027                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        373292077                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           372847                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         70946405                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2177                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       8731412836                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           13.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           321385                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        372242607                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           371807                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy            98000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            98000                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         15146995                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              466                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          8025997                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              299                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         6717    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         6717                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         6717    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         6717                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         6717                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         6717    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         6717                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         6717                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         6717    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         6717                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         6717                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             6717    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         6717                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         6717                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            6717    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         6717                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    270383                       # number of replacements
system.l2.tags.tagsinuse                  8185.666294                       # Cycle average of tags in use
system.l2.tags.total_refs                      452602                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.673929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      322.440958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     3.051391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker     0.030997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    23.741208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1992.362399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.399183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    35.498023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1976.638299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.169428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    13.075729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1871.697754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.443853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.070385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    19.336525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1878.997451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.136136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     9.752752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    30.823821                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.039360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.243208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.004333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.241289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.228479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.002360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.229370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.003763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999227                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.996338                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19567399                       # Number of tag accesses
system.l2.tags.data_accesses                 19567399                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       369601                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1064                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data       103113                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       383250                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.itb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1733                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data       108854                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       372528                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1369                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data       105169                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       371745                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1086                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data       106714                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          341                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          101                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1926727                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            59226                       # number of Writeback hits
system.l2.Writeback_hits::total                 59226                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           73                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  301                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                135                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1788                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       369601                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1064                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data        103519                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       383250                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.itb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1733                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data        109335                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       372528                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1369                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data        105576                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       371745                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1086                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data        107194                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           341                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           115                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1928515                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       369601                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1064                       # number of overall hits
system.l2.overall_hits::system.cpu0.data       103519                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       383250                       # number of overall hits
system.l2.overall_hits::system.cpu1.itb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1733                       # number of overall hits
system.l2.overall_hits::system.cpu1.data       109335                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       372528                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1369                       # number of overall hits
system.l2.overall_hits::system.cpu2.data       105576                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       371745                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1086                       # number of overall hits
system.l2.overall_hits::system.cpu3.data       107194                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            3                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          341                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          115                       # number of overall hits
system.l2.overall_hits::total                 1928515                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1087                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        66309                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst         1432                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        68699                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           32                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          810                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        65402                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           42                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst         1091                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        65873                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          125                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           34                       # number of ReadReq misses
system.l2.ReadReq_misses::total                271006                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        32865                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        36732                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        36285                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        34015                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             139910                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         2728                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         2873                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         2693                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         2735                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            11031                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1467                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1087                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        66805                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst         1432                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        69032                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           32                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          810                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        65730                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           42                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst         1091                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        66180                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          125                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           37                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272473                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1087                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        66805                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           30                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst         1432                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        69032                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           32                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          810                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        65730                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           42                       # number of overall misses
system.l2.overall_misses::system.cpu3.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst         1091                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        66180                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          125                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           37                       # number of overall misses
system.l2.overall_misses::total                272473                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      4427000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    136519000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   8640700445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3423500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst    181952500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   8948843431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      3868000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    101907500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   8528908441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      5005500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst    136327000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   8587792429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     16472500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      4130000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35300649746                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      6652499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      4428999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      3625000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      4409000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     19180998                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      3379500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2240999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      3530500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2971499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12122498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     51561499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     37968000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     37059000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     35302499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       314497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     162205495                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      4427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    136519000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   8692261944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst    181952500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   8986811431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      3868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    101907500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   8565967441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      5005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst    136327000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   8623094928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     16472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4444497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35462855241                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      4427000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    136519000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   8692261944                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3423500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst    181952500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   8986811431                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      3868000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    101907500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   8565967441                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      5005500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst    136327000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   8623094928                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     16472500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4444497                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35462855241                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       369638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       169422                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       383280                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.itb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         3165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       177553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       372560                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2179                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       170571                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       371787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       172587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          466                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2197733                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        59226                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             59226                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        32938                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        36811                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        36363                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        34084                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           140211                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         2762                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         2911                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         2725                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         2766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          11166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3255                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       369638                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2151                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       170324                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       383280                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.itb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         3165                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       178367                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       372560                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2179                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       171306                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       371787                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2177                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       173374                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          466                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          152                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2200988                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       369638                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2151                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       170324                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       383280                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.itb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         3165                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       178367                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       372560                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2179                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       171306                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       371787                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2177                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       173374                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          466                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          152                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2200988                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.505346                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.391384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.452449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.386921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.371730                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.383430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000113                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.501148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.381680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.400000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.268240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.251852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.123312                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.997854                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.997855                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.997976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997853                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.987690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.986946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.988257                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.988792                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.987910                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.549889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.409091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.446259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.390089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.176471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.450691                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000100                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.505346                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.392223                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000078                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.452449                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.387022                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000086                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.371730                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.383699                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000113                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.501148                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.381718                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.268240                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.243421                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123796                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000100                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.505346                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.392223                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000078                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.452449                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.387022                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000086                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.371730                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.383699                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000113                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.501148                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.381718                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.268240                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.243421                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123796                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 119648.648649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 125592.456302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 130309.617774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 114116.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 127061.801676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 130261.625802                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       120875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 125811.728395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130407.456056                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 119178.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 124956.003666                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 130368.928529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       131780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 121470.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 130257.816233                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   202.418956                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   120.576037                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data    99.903541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   129.619286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  5038.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   137.095261                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  1238.819648                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   780.020536                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1310.991459                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  1086.471298                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1098.948237                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 103954.635081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 114018.018018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 112984.756098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 114991.853420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 104832.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110569.526244                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 119648.648649                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 125592.456302                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 130113.942729                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 114116.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 127061.801676                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 130183.269078                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       120875                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 125811.728395                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130320.514849                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 119178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 124956.003666                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 130297.596374                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       131780                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 120121.540541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130151.814092                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 119648.648649                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 125592.456302                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 130113.942729                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 114116.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 127061.801676                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 130183.269078                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       120875                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 125811.728395                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130320.514849                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 119178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 124956.003666                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 130297.596374                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       131780                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 120121.540541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130151.814092                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10278                       # number of writebacks
system.l2.writebacks::total                     10278                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          347                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          136                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          205                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           79                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          314                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          133                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          378                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          154                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1805                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          347                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          378                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1805                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          347                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          378                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1805                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          740                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        66173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst         1227                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        68620                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          496                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        65269                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          713                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        65719                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           269201                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        32865                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        36732                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        36285                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        34015                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        139910                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         2728                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         2873                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         2693                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         2735                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        11031                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1467                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        66669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst         1227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        68953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        65597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        66026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            270668                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        66669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst         1227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        68953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        65597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        66026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           270668                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3120000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     88239000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   7897361945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst    147418000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   8185508431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1704500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     59582500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   7796314441                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2551000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     85237000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   7847137430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     14961500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3756000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32135344247                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1798739928                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   2010434336                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1985806871                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1861032470                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       729000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   7656742605                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    148862970                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    156646963                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    146888476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    149169463                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    601676872                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     46105499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     34305000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     33451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     31925499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       281497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    146068495                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     88239000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   7943467444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst    147418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   8219813431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1704500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     59582500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   7829765441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     85237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   7879062929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     14961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      4037497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32281412742                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     88239000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   7943467444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst    147418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   8219813431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1704500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     59582500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   7829765441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2551000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     85237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   7879062929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     14961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      4037497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32281412742                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       364000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       389000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       429000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       409500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       120000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1711500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        97500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       697500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       524000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       549000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       569000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       549500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       217500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2409000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.344026                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.390581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000050                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.387678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.386476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.227627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.382650                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.327515                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.380788                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.400000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.266094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.251852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.122490                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.997854                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.997855                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.997976                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.997853                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.987690                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.986946                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.988257                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.988792                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.987910                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.549889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.409091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.446259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.390089                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.176471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.450691                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.344026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.391425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.387678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.386579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.227627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.382923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.327515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.380830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.400000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.266094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.243421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122976                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.344026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.391425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.387678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.386579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.227627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.382923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.327515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.380830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.400000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.266094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.243421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122976                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 115555.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119241.891892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119344.172774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 111210.526316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 120145.069275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119287.502638                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 113633.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 120126.008065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119448.964148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 115954.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 119546.984572                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119404.394924                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120657.258065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 110470.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119373.049309                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54731.170790                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54732.503975                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54728.038335                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54712.111421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 56076.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54726.199736                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54568.537390                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54523.829795                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54544.551058                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54540.937112                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54544.182032                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 92954.635081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 103018.018018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 101984.756098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 103991.853420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 93832.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99569.526244                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 115555.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119241.891892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 119147.841486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 111210.526316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 120145.069275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 119208.931171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 113633.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 120126.008065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 119361.639115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 115954.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 119546.984572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 119332.731485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120657.258065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 109121.540541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119265.715718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 115555.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119241.891892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 119147.841486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 111210.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 120145.069275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 119208.931171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 113633.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 120126.008065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 119361.639115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 115954.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 119546.984572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 119332.731485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120657.258065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 109121.540541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119265.715718                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       2336                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67551                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67551    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67551                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2576                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2576    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2576                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     257436831.919011                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    245951094.381603                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    75993921.310876                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            9      0.13%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          309      4.60%      4.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          932     13.88%     18.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         2644     39.36%     57.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08         2113     31.46%     89.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          488      7.27%     96.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          175      2.61%     99.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08           18      0.27%     99.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           13      0.19%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            4      0.06%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.06%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.09%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            2      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        257415650.800047      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17293056                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         6717                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    9817716.242370                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   22638664.146082                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         4950     73.69%     73.69% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1377     20.50%     94.19% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.19% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          231      3.44%     97.63% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           62      0.92%     98.56% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.56% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           30      0.45%     99.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           23      0.34%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           16      0.24%     99.58% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08           11      0.16%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08           12      0.18%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.04%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            2      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           6717                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       9816327.167043      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 659456                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67551                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100237.798108                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98867.583133                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      20218.952348                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           82      0.12%      0.12% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        60173     89.08%     89.20% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         2894      4.28%     93.48% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         2463      3.65%     97.13% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         1271      1.88%     99.01% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          586      0.87%     99.88% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           50      0.07%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            9      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           16      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            4      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67551                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67551                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           994636.185993                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          890738.232030                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67548    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             38000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          10610000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67551                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2576                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         26089987.965839                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        35995152.894220                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2575     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           91000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       448027000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2576                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70127                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             958099.861680                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            863894.005356                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70121     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               38000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            10610000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70127                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         6717                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.096918                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.295868                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             6066     90.31%     90.31% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              651      9.69%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         6717                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         6717                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            6717    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         6717                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              6717                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            10.056126                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean            9.608091                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.966756                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     3      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                    40      0.60%      0.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   272      4.05%      4.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   950     14.14%     18.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                  1668     24.83%     43.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                1822     27.13%     70.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                1240     18.46%     89.25% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                 503      7.49%     96.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 143      2.13%     98.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                  43      0.64%     99.51% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   8      0.12%     99.63% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                  10      0.15%     99.78% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   3      0.04%     99.82% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   1      0.01%     99.84% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   7      0.10%     99.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   2      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                6717                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             6717                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.383505                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.884323                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   4950     73.69%     73.69% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1377     20.50%     94.19% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    231      3.44%     97.63% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     62      0.92%     98.56% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     30      0.45%     99.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     23      0.34%     99.34% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     16      0.24%     99.58% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     11      0.16%     99.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     12      0.18%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      3      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               6717                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67319                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67319    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67319                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2611                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2611    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2611                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     256545005.210660                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    245064657.995137                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    75987574.652878                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07           14      0.21%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08          316      4.70%      4.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          923     13.74%     18.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         2682     39.93%     58.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08         2056     30.61%     89.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          508      7.56%     96.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          181      2.69%     99.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            9      0.13%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           13      0.19%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            4      0.06%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.06%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.09%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        256531571.645251      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17233664                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         6717                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    9951109.126098                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   23141645.126605                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         4920     73.25%     73.25% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1428     21.26%     94.51% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.51% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          210      3.13%     97.63% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           54      0.80%     98.44% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.44% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           28      0.42%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           29      0.43%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           23      0.34%     99.63% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           10      0.15%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.09%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            5      0.07%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            3      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           6717                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       9949701.177465      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 668416                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67319                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100071.905406                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98720.860336                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      20181.612790                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           88      0.13%      0.13% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        60225     89.46%     89.59% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         2769      4.11%     93.71% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         2336      3.47%     97.18% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         1231      1.83%     99.00% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          588      0.87%     99.88% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           54      0.08%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            5      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           12      0.02%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            2      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            4      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            4      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67319                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67319                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           998111.929767                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          893122.694856                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67318    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             94000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          12971000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67319                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2611                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         25624306.396017                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        33865253.685084                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2611    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       256856000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2611                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 69930                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             960781.452881                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            866400.093627                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69924     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               49000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value             9500000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   69930                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         6717                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.101682                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.302253                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             6034     89.83%     89.83% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              683     10.17%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         6717                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         6717                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            6717    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         6717                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              6717                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            10.021289                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean            9.574382                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.965103                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                     1      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                    34      0.51%      0.52% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   293      4.36%      4.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   929     13.83%     18.71% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                  1733     25.80%     44.51% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                1818     27.07%     71.58% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                1179     17.55%     89.13% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                 505      7.52%     96.65% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                 157      2.34%     98.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                  37      0.55%     99.54% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   9      0.13%     99.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   7      0.10%     99.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   4      0.06%     99.84% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   1      0.01%     99.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   4      0.06%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   5      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                6717                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             6717                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.388715                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.903971                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   4920     73.25%     73.25% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1428     21.26%     94.51% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    210      3.13%     97.63% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     54      0.80%     98.44% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     28      0.42%     98.85% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     29      0.43%     99.29% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     23      0.34%     99.63% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     10      0.15%     99.78% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      6      0.09%     99.87% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      5      0.07%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     3      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               6717                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67541                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67541    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67541                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2555                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2555    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2555                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     257394908.441268                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    246078840.664804                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    75495488.888053                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            6      0.09%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          318      4.73%      4.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          917     13.65%     18.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         2663     39.65%     58.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08         2063     30.71%     88.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          524      7.80%     96.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          180      2.68%     99.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08           21      0.31%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           11      0.16%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            5      0.07%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.03%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.07%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            2      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        257377543.939926      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17290496                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         6717                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    9737680.512133                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   23076339.739797                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         6333     94.28%     94.28% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          239      3.56%     97.84% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           56      0.83%     98.68% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           45      0.67%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           17      0.25%     99.60% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           10      0.15%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08            9      0.13%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           6717                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       9736302.760790      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 654080                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67541                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100191.350439                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98838.087674                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      20107.400983                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           71      0.11%      0.11% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        60271     89.24%     89.34% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         2863      4.24%     93.58% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2398      3.55%     97.13% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1262      1.87%     99.00% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          600      0.89%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           54      0.08%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            5      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           13      0.02%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67541                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67541                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           994648.139649                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          890155.635221                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67539    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             77000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          10493000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67541                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2555                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         26126677.886497                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        34534370.913436                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2555    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       388655000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2555                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70096                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             958393.203606                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            862561.367290                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70091     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               70000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value             9419000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70096                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         6717                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.104660                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.306137                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             6014     89.53%     89.53% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              703     10.47%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         6717                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         6717                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            6717    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         6717                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              6717                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            10.054489                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean            9.611683                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.950103                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                     2      0.03%      0.03% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                    32      0.48%      0.51% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   289      4.30%      4.81% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   911     13.56%     18.37% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                  1709     25.44%     43.81% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                1853     27.59%     71.40% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                1193     17.76%     89.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                 500      7.44%     96.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                 164      2.44%     99.05% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                  32      0.48%     99.52% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                  10      0.15%     99.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   6      0.09%     99.76% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   5      0.07%     99.84% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   3      0.04%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   4      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   2      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                6717                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             6717                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.380378                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.901420                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   4958     73.81%     73.81% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1375     20.47%     94.28% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    239      3.56%     97.84% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     56      0.83%     98.68% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     25      0.37%     99.05% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     20      0.30%     99.34% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     17      0.25%     99.60% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     10      0.15%     99.75% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      7      0.10%     99.85% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      2      0.03%     99.88% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     4      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     2      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               6717                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67807                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67807    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67807                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2537                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.899488                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.441066                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     5.062674                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2536     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2537                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     258412505.582849                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    247217830.511397                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    75401908.152626                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            8      0.12%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          294      4.38%      4.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          907     13.50%     18.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         2651     39.47%     57.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08         2107     31.37%     88.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          516      7.68%     96.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          192      2.86%     99.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08           15      0.22%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           12      0.18%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            6      0.09%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.03%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.09%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        258391186.419132      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17358592                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         6717                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    9665267.232395                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   21571338.034640                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         4928     73.37%     73.37% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1408     20.96%     94.33% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.33% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          231      3.44%     97.77% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           63      0.94%     98.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           30      0.45%     99.15% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           23      0.34%     99.49% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.49% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           13      0.19%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08           10      0.15%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            8      0.12%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           6717                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       9663914.612053      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 649217                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67807                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100204.664710                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98814.131506                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      20404.663326                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           95      0.14%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        60561     89.31%     89.45% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         2763      4.07%     93.53% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2405      3.55%     97.08% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1261      1.86%     98.94% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          645      0.95%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           51      0.08%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           10      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            8      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            3      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            4      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67807                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67807                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           990846.520271                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          885149.258754                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67802     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             11000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          11877000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67807                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2537                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         26479899.487584                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        33788849.384045                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2537    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       238491000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2537                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70344                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             955014.002616                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            857855.131641                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70334     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               11000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value             9193000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70344                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         6717                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.096769                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.295666                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             6067     90.32%     90.32% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              650      9.68%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         6717                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         6717                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            6717    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         6717                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              6717                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            10.094238                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean            9.654660                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.953414                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                     1      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                    36      0.54%      0.55% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   269      4.00%      4.56% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   916     13.64%     18.19% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                  1711     25.47%     43.67% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                1826     27.18%     70.85% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                1213     18.06%     88.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                 505      7.52%     96.43% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                 165      2.46%     98.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                  41      0.61%     99.49% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                  10      0.15%     99.64% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   9      0.13%     99.78% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   4      0.06%     99.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   4      0.06%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   4      0.06%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   2      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                6717                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             6717                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.377550                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.842630                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   4928     73.37%     73.37% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1408     20.96%     94.33% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    231      3.44%     97.77% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     63      0.94%     98.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     30      0.45%     99.15% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     23      0.34%     99.49% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     13      0.19%     99.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     10      0.15%     99.84% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      8      0.12%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               6717                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       289019                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       289019    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         289019                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10279                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.975192                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.861934                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.515155                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10278     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10279                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1029789251.153789                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     994345328.259990                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     270779290.197736                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            6      0.09%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          129      1.92%      2.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         1131     16.84%     18.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         2544     37.87%     56.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09         2214     32.96%     89.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09          571      8.50%     98.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09           83      1.24%     99.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09           15      0.22%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           12      0.18%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            1      0.01%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            5      0.07%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            4      0.06%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            2      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             6717                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1029715952.804356      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69175808                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          6717                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     39171773.112997                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    72432759.815488                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         5768     85.87%     85.87% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          733     10.91%     96.78% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           46      0.68%     97.47% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           36      0.54%     98.01% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           35      0.52%     98.53% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           16      0.24%     98.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           21      0.31%     99.08% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           20      0.30%     99.37% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           18      0.27%     99.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           12      0.18%     99.82% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            7      0.10%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            3      0.04%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            6717                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        39166245.717351      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2631169                       # Number of bytes written
system.Hmon.readLatencyHist::samples           270218                       # Read request-response latency
system.Hmon.readLatencyHist::mean        109357.372566                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       108016.498361                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       20659.298891                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          336      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          133      0.05%      0.17% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       249048     92.17%     92.34% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         9813      3.63%     95.97% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         7800      2.89%     98.86% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          447      0.17%     99.02% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         2473      0.92%     99.94% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           82      0.03%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           29      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           37      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           10      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             270218                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               289019                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            232439.839595                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           329520.897457                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                17      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  4364      1.51%      1.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              4464      1.54%      3.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             3833      1.33%      4.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             6264      2.17%      6.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             4155      1.44%      7.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             4445      1.54%      9.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             3817      1.32%     10.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             4812      1.66%     12.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             3746      1.30%     13.81% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             3739      1.29%     15.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             3575      1.24%     16.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             3568      1.23%     17.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             4145      1.43%     19.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             3479      1.20%     20.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             4536      1.57%     21.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             3432      1.19%     22.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             3809      1.32%     24.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             3405      1.18%     25.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             4299      1.49%     26.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            3421      1.18%     28.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             207694     71.86%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            6773500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 289019                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10279                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          6535607.062944                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         9057961.286161                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            102      0.99%      0.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             23      0.22%      1.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             26      0.25%      1.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             17      0.17%      1.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             25      0.24%      1.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             14      0.14%      2.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             14      0.14%      2.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             16      0.16%      2.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             18      0.18%      2.48% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             20      0.19%      2.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             21      0.20%      2.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             18      0.18%      3.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             18      0.18%      3.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             17      0.17%      3.40% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             12      0.12%      3.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             20      0.19%      3.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            17      0.17%      3.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             9881     96.13%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        131581000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10279                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 299298                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              224456.912509                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             324987.352547                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  17      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    4527      1.51%      1.52% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                4614      1.54%      3.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               3993      1.33%      4.39% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               7116      2.38%      6.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               4482      1.50%      8.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               4744      1.59%      9.85% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               4125      1.38%     11.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               5306      1.77%     13.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               4265      1.43%     14.43% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               3995      1.33%     15.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               3940      1.32%     17.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               4020      1.34%     18.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               4383      1.46%     19.89% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               3938      1.32%     21.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               7232      2.42%     23.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               3588      1.20%     24.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               3951      1.32%     26.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               3663      1.22%     27.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               4430      1.48%     28.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              3666      1.22%     30.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               209303     69.93%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              6773500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   299298                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         6717                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.435760                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.622146                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              4237     63.08%     63.08% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2060     30.67%     93.75% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               393      5.85%     99.60% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                27      0.40%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          6717                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         6717                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             6717    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         6717                       # Outstanding write transactions
system.Hmon.readTransHist::samples               6717                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             43.025011                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            41.618612                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            10.874013                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      2      0.03%      0.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                    21      0.31%      0.34% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  168      2.50%      2.84% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                  690     10.27%     13.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                 1625     24.19%     37.31% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 2041     30.39%     67.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                 1441     21.45%     89.15% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                  554      8.25%     97.39% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                  120      1.79%     99.18% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                   22      0.33%     99.51% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                   11      0.16%     99.67% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                   10      0.15%     99.82% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   1      0.01%     99.84% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  3      0.04%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  5      0.07%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  1      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  2      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 6717                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              6717                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.530147                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.829405                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  6281     93.51%     93.51% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   266      3.96%     97.47% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   49      0.73%     98.20% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  38      0.57%     98.76% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  29      0.43%     99.20% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  30      0.45%     99.64% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  16      0.24%     99.88% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   6      0.09%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                6717                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     9187425                       # DTB read hits
system.cpu0.dtb.read_misses                    184883                       # DTB read misses
system.cpu0.dtb.write_hits                    1539742                       # DTB write hits
system.cpu0.dtb.write_misses                       73                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 9372308                       # DTB read accesses
system.cpu0.dtb.write_accesses                1539815                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         10727167                       # DTB hits
system.cpu0.dtb.misses                         184956                       # DTB misses
system.cpu0.dtb.accesses                     10912123                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    34654515                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                34654515                       # ITB inst accesses
system.cpu0.itb.hits                         34654515                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     34654515                       # DTB accesses
system.cpu0.numCycles                       133163307                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   32350483                       # Number of instructions committed
system.cpu0.committedOps                     32603221                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             26439052                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     125263                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4255278                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    26439052                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           37450566                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          18983340                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           125335926                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           19811803                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     10737281                       # number of memory refs
system.cpu0.num_load_insts                    9188217                       # Number of load instructions
system.cpu0.num_store_insts                   1549064                       # Number of store instructions
system.cpu0.num_idle_cycles              1199399.367853                       # Number of idle cycles
system.cpu0.num_busy_cycles              131963907.632147                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.990993                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.009007                       # Percentage of idle cycles
system.cpu0.Branches                          5398291                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 21875934     67.08%     67.08% # Class of executed instruction
system.cpu0.op_class::IntMult                     388      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.08% # Class of executed instruction
system.cpu0.op_class::MemRead                 9188217     28.17%     95.25% # Class of executed instruction
system.cpu0.op_class::MemWrite                1549064      4.75%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  32613606                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      35                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2151                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34576398                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2151                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16074.569038                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69311181                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69311181                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     34652364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34652364                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     34652364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34652364                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     34652364                       # number of overall hits
system.cpu0.icache.overall_hits::total       34652364                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2151                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2151                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2151                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2151                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2151                       # number of overall misses
system.cpu0.icache.overall_misses::total         2151                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    156580953                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    156580953                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    156580953                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    156580953                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    156580953                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    156580953                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     34654515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34654515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     34654515                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34654515                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     34654515                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34654515                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000062                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000062                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000062                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 72794.492329                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72794.492329                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 72794.492329                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72794.492329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 72794.492329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72794.492329                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2151                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2151                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2151                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2151                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2151                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2151                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    151928047                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    151928047                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    151928047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    151928047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    151928047                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    151928047                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 70631.356113                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70631.356113                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 70631.356113                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70631.356113                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 70631.356113                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70631.356113                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               225                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements           179170                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          252.110634                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6380219                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           179170                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            35.609862                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   252.110634                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.984807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21722406                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21722406                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      8906717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8906717                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1462446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1462446                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          118                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          118                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        22613                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22613                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        13954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        13954                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     10369163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10369163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     10369281                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10369281                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       251067                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       251067                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        53106                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        53106                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           66                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           66                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         6826                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6826                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         9844                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         9844                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       304173                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        304173                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       304239                       # number of overall misses
system.cpu0.dcache.overall_misses::total       304239                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  12271776290                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12271776290                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   2440491139                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2440491139                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     51082878                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     51082878                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    279652979                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    279652979                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       251000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       251000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  14712267429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14712267429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  14712267429                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14712267429                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      9157784                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9157784                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1515552                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1515552                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          184                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          184                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        29439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        29439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        23798                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        23798                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     10673336                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10673336                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     10673520                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10673520                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.027416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027416                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.035041                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.035041                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.358696                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.358696                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.231869                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.231869                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.413648                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.413648                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.028498                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028498                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.028504                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028504                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 48878.491757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48878.491757                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 45955.092438                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45955.092438                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  7483.574275                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7483.574275                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 28408.470033                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28408.470033                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 48368.091280                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48368.091280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 48357.598562                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48357.598562                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14248                       # number of writebacks
system.cpu0.dcache.writebacks::total            14248                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           58                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       251067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       251067                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        53106                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53106                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           66                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           66                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         6768                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6768                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         9835                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         9835                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       304173                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       304173                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       304239                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       304239                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  11764273712                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11764273712                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   2333941859                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2333941859                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4055002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4055002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     33523618                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     33523618                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    259981021                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    259981021                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       233000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       233000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  14098215571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14098215571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  14102270573                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14102270573                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       583990                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       583990                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       812000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       812000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1395990                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1395990                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.027416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.027416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.035041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.358696                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.358696                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.229899                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.229899                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.413270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.413270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.028498                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.028498                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.028504                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.028504                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 46857.108708                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46857.108708                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 43948.741366                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43948.741366                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 61439.424242                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 61439.424242                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  4953.253251                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4953.253251                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 26434.267514                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 26434.267514                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 46349.332686                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46349.332686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 46352.606250                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46352.606250                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              8121                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     9117572                       # DTB read hits
system.cpu1.dtb.read_misses                    191721                       # DTB read misses
system.cpu1.dtb.write_hits                    1590268                       # DTB write hits
system.cpu1.dtb.write_misses                       81                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    16                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 9309293                       # DTB read accesses
system.cpu1.dtb.write_accesses                1590349                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         10707840                       # DTB hits
system.cpu1.dtb.misses                         191802                       # DTB misses
system.cpu1.dtb.accesses                     10899642                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    34353028                       # ITB inst hits
system.cpu1.itb.inst_misses                         5                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                34353033                       # ITB inst accesses
system.cpu1.itb.hits                         34353028                       # DTB hits
system.cpu1.itb.misses                              5                       # DTB misses
system.cpu1.itb.accesses                     34353033                       # DTB accesses
system.cpu1.numCycles                       134359009                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   31967782                       # Number of instructions committed
system.cpu1.committedOps                     32230461                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             26247041                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     128157                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      4141900                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    26247041                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           37448966                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          18930969                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           124009743                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           19379791                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     10718462                       # number of memory refs
system.cpu1.num_load_insts                    9118742                       # Number of load instructions
system.cpu1.num_store_insts                   1599720                       # Number of store instructions
system.cpu1.num_idle_cycles               1601.033988                       # Number of idle cycles
system.cpu1.num_busy_cycles              134357407.966012                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999988                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000012                       # Percentage of idle cycles
system.cpu1.Branches                          5257789                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 21522729     66.75%     66.75% # Class of executed instruction
system.cpu1.op_class::IntMult                     359      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                22      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.76% # Class of executed instruction
system.cpu1.op_class::MemRead                 9118742     28.28%     95.04% # Class of executed instruction
system.cpu1.op_class::MemWrite                1599720      4.96%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  32241572                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             3165                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21995263                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3165                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6949.530174                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68709221                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68709221                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     34349863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34349863                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     34349863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34349863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     34349863                       # number of overall hits
system.cpu1.icache.overall_hits::total       34349863                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         3165                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3165                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         3165                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3165                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         3165                       # number of overall misses
system.cpu1.icache.overall_misses::total         3165                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    212695608                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    212695608                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    212695608                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    212695608                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    212695608                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    212695608                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     34353028                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34353028                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     34353028                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34353028                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     34353028                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34353028                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000092                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000092                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 67202.403791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67202.403791                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 67202.403791                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67202.403791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 67202.403791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67202.403791                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         3165                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3165                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         3165                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3165                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         3165                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3165                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    206155392                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    206155392                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    206155392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    206155392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    206155392                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    206155392                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 65135.984834                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65135.984834                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 65135.984834                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65135.984834                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 65135.984834                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65135.984834                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               206                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           187610                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          252.192897                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17941587                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           187610                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            95.632360                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   252.192897                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.985129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         21692770                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        21692770                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      8826961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8826961                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1507540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1507540                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          280                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          280                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        23299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23299                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        14432                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14432                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     10334501                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10334501                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     10334781                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10334781                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       260022                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       260022                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        57744                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        57744                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          119                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          119                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         6872                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6872                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data        10133                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        10133                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       317766                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        317766                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       317885                       # number of overall misses
system.cpu1.dcache.overall_misses::total       317885                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  12646217801                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12646217801                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2695773618                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2695773618                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     56811350                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     56811350                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    291693981                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    291693981                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       323000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       323000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  15341991419                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15341991419                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  15341991419                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15341991419                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      9086983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9086983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1565284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1565284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          399                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          399                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        30171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        30171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        24565                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        24565                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     10652267                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10652267                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     10652666                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10652666                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.028615                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028615                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.036890                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.036890                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.298246                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.298246                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.227768                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.227768                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.412497                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.412497                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.029831                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029831                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.029841                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029841                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 48635.183950                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48635.183950                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 46684.913030                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46684.913030                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  8267.076542                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8267.076542                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 28786.537156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 28786.537156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 48280.783404                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48280.783404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 48262.709530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48262.709530                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15807                       # number of writebacks
system.cpu1.dcache.writebacks::total            15807                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           91                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       260022                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       260022                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        57744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        57744                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          119                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          119                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         6781                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6781                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data        10118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       317766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       317766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       317885                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       317885                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  12120270249                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12120270249                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   2579925376                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2579925376                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      8240003                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      8240003                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     36972639                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     36972639                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    271463019                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    271463019                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       299000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       299000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  14700195625                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14700195625                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  14708435628                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14708435628                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       621989                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       621989                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       627000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       627000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1248989                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1248989                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.028615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.036890                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036890                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.298246                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.298246                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.224752                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.224752                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.411887                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411887                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.029831                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.029831                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.029841                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.029841                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 46612.479902                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46612.479902                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 44678.674425                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44678.674425                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 69243.722689                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 69243.722689                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  5452.387406                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5452.387406                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 26829.711307                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26829.711307                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 46261.071433                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46261.071433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 46269.674971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46269.674971                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              8395                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     9150793                       # DTB read hits
system.cpu2.dtb.read_misses                    186485                       # DTB read misses
system.cpu2.dtb.write_hits                    1545547                       # DTB write hits
system.cpu2.dtb.write_misses                       76                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 9337278                       # DTB read accesses
system.cpu2.dtb.write_accesses                1545623                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         10696340                       # DTB hits
system.cpu2.dtb.misses                         186561                       # DTB misses
system.cpu2.dtb.accesses                     10882901                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    34512474                       # ITB inst hits
system.cpu2.itb.inst_misses                        12                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                34512486                       # ITB inst accesses
system.cpu2.itb.hits                         34512474                       # DTB hits
system.cpu2.itb.misses                             12                       # DTB misses
system.cpu2.itb.accesses                     34512486                       # DTB accesses
system.cpu2.numCycles                       133702109                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   32197333                       # Number of instructions committed
system.cpu2.committedOps                     32450437                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             26336818                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     125933                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      4222431                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    26336818                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           37359387                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          18927048                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           124767920                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           19677724                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     10706571                       # number of memory refs
system.cpu2.num_load_insts                    9151575                       # Number of load instructions
system.cpu2.num_store_insts                   1554996                       # Number of store instructions
system.cpu2.num_idle_cycles              667504.479957                       # Number of idle cycles
system.cpu2.num_busy_cycles              133034604.520043                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.995008                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.004992                       # Percentage of idle cycles
system.cpu2.Branches                          5357819                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 21754008     67.02%     67.02% # Class of executed instruction
system.cpu2.op_class::IntMult                     375      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 8      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     67.02% # Class of executed instruction
system.cpu2.op_class::MemRead                 9151575     28.19%     95.21% # Class of executed instruction
system.cpu2.op_class::MemWrite                1554996      4.79%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  32460962                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2179                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           26887936                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2179                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         12339.575952                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         69027127                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        69027127                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     34510295                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       34510295                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     34510295                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        34510295                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     34510295                       # number of overall hits
system.cpu2.icache.overall_hits::total       34510295                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2179                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2179                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2179                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2179                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2179                       # number of overall misses
system.cpu2.icache.overall_misses::total         2179                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    125329498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    125329498                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    125329498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    125329498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    125329498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    125329498                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     34512474                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     34512474                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     34512474                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     34512474                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     34512474                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     34512474                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000063                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000063                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 57516.979348                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57516.979348                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 57516.979348                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57516.979348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 57516.979348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57516.979348                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2179                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2179                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2179                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    120646502                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    120646502                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    120646502                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    120646502                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    120646502                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    120646502                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 55367.830197                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55367.830197                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 55367.830197                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55367.830197                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 55367.830197                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55367.830197                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               203                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements           180366                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          252.091494                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6347572                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           180366                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            35.192730                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   252.091494                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.984732                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984732                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         21669484                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        21669484                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      8863177                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8863177                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1461537                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1461537                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          141                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          141                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        22748                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22748                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data        14128                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14128                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     10324714                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        10324714                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     10324855                       # number of overall hits
system.cpu2.dcache.overall_hits::total       10324855                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       257642                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       257642                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        59592                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        59592                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          101                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          101                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         6963                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6963                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         9794                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         9794                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       317234                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        317234                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       317335                       # number of overall misses
system.cpu2.dcache.overall_misses::total       317335                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  12392945007                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12392945007                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   2681116583                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2681116583                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     50141381                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     50141381                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    279425988                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    279425988                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       334000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       334000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  15074061590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15074061590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  15074061590                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15074061590                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      9120819                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9120819                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1521129                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1521129                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          242                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          242                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        29711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        29711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        23922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        23922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     10641948                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10641948                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     10642190                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10642190                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.028248                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028248                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.039176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.039176                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.417355                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.417355                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.234358                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.234358                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.409414                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.409414                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.029810                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.029810                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.029819                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029819                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 48101.415945                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48101.415945                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 44991.216657                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44991.216657                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  7201.117478                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7201.117478                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 28530.323463                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 28530.323463                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 47517.168998                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47517.168998                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 47502.045441                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47502.045441                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13817                       # number of writebacks
system.cpu2.dcache.writebacks::total            13817                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           84                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           84                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       257642                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       257642                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        59592                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        59592                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          101                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          101                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         6879                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         6879                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         9785                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         9785                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       317234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       317234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       317335                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       317335                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  11871503075                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11871503075                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   2561540415                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2561540415                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      4548502                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      4548502                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     31760115                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     31760115                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    259874012                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    259874012                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       304000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       304000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  14433043490                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14433043490                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  14437591992                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14437591992                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       689486                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       689486                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       781000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       781000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1470486                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1470486                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.028248                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.028248                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.039176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.039176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.417355                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.417355                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.231530                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.231530                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.409038                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.409038                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.029810                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029810                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.029819                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029819                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 46077.514827                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46077.514827                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 42984.635773                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 42984.635773                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 45034.673267                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 45034.673267                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  4616.966856                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4616.966856                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 26558.406949                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 26558.406949                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 45496.521464                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45496.521464                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 45496.374469                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45496.374469                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              8071                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     9200107                       # DTB read hits
system.cpu3.dtb.read_misses                    185951                       # DTB read misses
system.cpu3.dtb.write_hits                    1543418                       # DTB write hits
system.cpu3.dtb.write_misses                       78                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 9386058                       # DTB read accesses
system.cpu3.dtb.write_accesses                1543496                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         10743525                       # DTB hits
system.cpu3.dtb.misses                         186029                       # DTB misses
system.cpu3.dtb.accesses                     10929554                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    34701120                       # ITB inst hits
system.cpu3.itb.inst_misses                        12                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                34701132                       # ITB inst accesses
system.cpu3.itb.hits                         34701120                       # DTB hits
system.cpu3.itb.misses                             12                       # DTB misses
system.cpu3.itb.accesses                     34701132                       # DTB accesses
system.cpu3.numCycles                       133163056                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   32389929                       # Number of instructions committed
system.cpu3.committedOps                     32642209                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             26476506                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     125883                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      4257508                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    26476506                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           37514791                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          19015986                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           125491452                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           19824685                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     10753929                       # number of memory refs
system.cpu3.num_load_insts                    9200965                       # Number of load instructions
system.cpu3.num_store_insts                   1552964                       # Number of store instructions
system.cpu3.num_idle_cycles              1190889.536651                       # Number of idle cycles
system.cpu3.num_busy_cycles              131972166.463349                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.991057                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.008943                       # Percentage of idle cycles
system.cpu3.Branches                          5401390                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 21898613     67.06%     67.06% # Class of executed instruction
system.cpu3.op_class::IntMult                     368      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     67.07% # Class of executed instruction
system.cpu3.op_class::MemRead                 9200965     28.18%     95.24% # Class of executed instruction
system.cpu3.op_class::MemWrite                1552964      4.76%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  32652918                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      49                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2177                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27093981                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2177                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         12445.558567                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         69404417                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        69404417                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     34698943                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       34698943                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     34698943                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        34698943                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     34698943                       # number of overall hits
system.cpu3.icache.overall_hits::total       34698943                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2177                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2177                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2177                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2177                       # number of overall misses
system.cpu3.icache.overall_misses::total         2177                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    156663905                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    156663905                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    156663905                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    156663905                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    156663905                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    156663905                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     34701120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     34701120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     34701120                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     34701120                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     34701120                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     34701120                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000063                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000063                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 71963.208544                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71963.208544                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 71963.208544                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71963.208544                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 71963.208544                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71963.208544                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2177                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2177                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2177                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2177                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2177                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2177                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    151922095                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    151922095                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    151922095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    151922095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    151922095                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    151922095                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 69785.068902                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69785.068902                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 69785.068902                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69785.068902                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 69785.068902                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69785.068902                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               220                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           182393                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          251.818847                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           10543091                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           182393                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            57.804252                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   251.818847                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.983667                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983667                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21753955                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21753955                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      8919061                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8919061                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1465834                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1465834                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          108                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          108                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        22593                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22593                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        14045                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14045                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     10384895                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        10384895                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     10385003                       # number of overall hits
system.cpu3.dcache.overall_hits::total       10385003                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       251338                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       251338                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        53255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        53255                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          111                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          111                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         6876                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6876                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         9884                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         9884                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       304593                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        304593                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       304704                       # number of overall misses
system.cpu3.dcache.overall_misses::total       304704                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  12160374807                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12160374807                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2490560213                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2490560213                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     51522857                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     51522857                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    283790488                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    283790488                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       533000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       533000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  14650935020                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14650935020                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  14650935020                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14650935020                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      9170399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9170399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1519089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1519089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          219                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          219                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        29469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        29469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        23929                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23929                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     10689488                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10689488                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     10689707                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10689707                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.027408                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027408                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.035057                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.035057                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.506849                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.506849                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.233330                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.233330                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.413055                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.413055                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.028495                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028495                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.028504                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028504                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 48382.555789                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 48382.555789                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 46766.692573                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46766.692573                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  7493.143834                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7493.143834                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 28712.109268                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 28712.109268                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 48100.038478                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48100.038478                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 48082.516212                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48082.516212                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        15270                       # number of writebacks
system.cpu3.dcache.writebacks::total            15270                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           93                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       251338                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       251338                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        53255                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        53255                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          111                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         6783                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         6783                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         9871                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         9871                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       304593                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       304593                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       304704                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       304704                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  11652352261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11652352261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   2383797781                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2383797781                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      5569006                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      5569006                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     32300133                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     32300133                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    264078512                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    264078512                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       491000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       491000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  14036150042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14036150042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  14041719048                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14041719048                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       656989                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       656989                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       780500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       780500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1437489                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1437489                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.027408                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.027408                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.035057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.506849                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.506849                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.230174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.230174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.412512                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.412512                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.028495                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028495                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.028504                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.028504                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 46361.283455                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 46361.283455                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 44761.952512                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 44761.952512                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 50171.225225                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 50171.225225                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  4761.924370                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4761.924370                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 26752.964441                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 26752.964441                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 46081.656643                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46081.656643                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 46083.146424                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46083.146424                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              8253                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                          65                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                         63                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                      65                       # DTB read accesses
system.cpu4.dtb.write_accesses                     63                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              128                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          128                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         287                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu4.itb.hits                              287                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          287                       # DTB accesses
system.cpu4.numCycles                        40065052                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        281                       # Number of instructions committed
system.cpu4.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         32                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         342                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          134                       # number of memory refs
system.cpu4.num_load_insts                         68                       # Number of load instructions
system.cpu4.num_store_insts                        66                       # Number of store instructions
system.cpu4.num_idle_cycles              40064783.327197                       # Number of idle cycles
system.cpu4.num_busy_cycles                268.672803                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000007                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999993                       # Percentage of idle cycles
system.cpu4.Branches                               58                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       379                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          287                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          287                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          287                       # number of overall hits
system.cpu4.icache.overall_hits::total            287                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          287                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          287                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          184.367483                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   184.367483                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.720185                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.720185                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data           59                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data           60                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            2                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          119                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          121                       # number of overall hits
system.cpu4.dcache.overall_hits::total            121                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            2                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            1                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            3                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            3                       # number of overall misses
system.cpu4.dcache.overall_misses::total            3                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        17000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        17000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        21000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        21000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        21000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        21000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          122                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          124                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.032787                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.024590                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.024194                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data         8500                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total         8500                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data         4000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data         7000                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total         7000                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data         7000                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total         7000                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            2                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            3                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            3                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        13000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        13000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        15000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        15000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        15000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        15000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.024590                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.024194                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         6500                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         6500                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data         5000                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total         5000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data         5000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total         5000                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                          65                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                         63                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                      65                       # DTB read accesses
system.cpu5.dtb.write_accesses                     63                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              128                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          128                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                         287                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu5.itb.hits                              287                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                          287                       # DTB accesses
system.cpu5.numCycles                        40065259                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                        281                       # Number of instructions committed
system.cpu5.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                         32                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                         342                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu5.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          134                       # number of memory refs
system.cpu5.num_load_insts                         68                       # Number of load instructions
system.cpu5.num_store_insts                        66                       # Number of store instructions
system.cpu5.num_idle_cycles              40064987.940244                       # Number of idle cycles
system.cpu5.num_busy_cycles                271.059756                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000007                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999993                       # Percentage of idle cycles
system.cpu5.Branches                               58                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu5.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                       379                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst          287                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst          287                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst          287                       # number of overall hits
system.cpu5.icache.overall_hits::total            287                       # number of overall hits
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst          287                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst          287                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          205.606338                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   205.606338                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.803150                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.803150                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data           58                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data           60                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            2                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            2                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          118                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          120                       # number of overall hits
system.cpu5.dcache.overall_hits::total            120                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data            3                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            1                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data            4                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data            4                       # number of overall misses
system.cpu5.dcache.overall_misses::total            4                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data        22000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total        22000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data        21500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data        43500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total        43500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data        43500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total        43500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          122                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          124                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.049180                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.032787                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.032258                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data  7333.333333                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  7333.333333                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        21500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data        10875                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total        10875                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data        10875                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total        10875                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data            3                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            1                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data            4                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data            4                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data        16000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total        16000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data        35500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total        35500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data        35500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total        35500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.032787                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.032258                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  5333.333333                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  5333.333333                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data         8875                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total         8875                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data         8875                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total         8875                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                        40065274                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              40065002.940143                       # Number of idle cycles
system.cpu6.num_busy_cycles                271.059857                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000007                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999993                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          181.367469                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   181.367469                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.708467                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.708467                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           58                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          118                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          120                       # number of overall hits
system.cpu6.dcache.overall_hits::total            120                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            3                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            4                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            4                       # number of overall misses
system.cpu6.dcache.overall_misses::total            4                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        22000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        22000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        21500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        43500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        43500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        43500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        43500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.049180                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.032787                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.032258                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  7333.333333                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  7333.333333                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        21500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data        10875                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total        10875                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data        10875                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total        10875                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            3                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            4                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            4                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        16000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        16000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        35500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        35500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        35500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        35500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.032258                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  5333.333333                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  5333.333333                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         8875                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         8875                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         8875                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         8875                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4499                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       3955                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4502                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3955                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             8454                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         8457                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       20262                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   20262                       # ITB inst accesses
system.cpu7.itb.hits                            20262                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        20262                       # DTB accesses
system.cpu7.numCycles                       134359085                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      19876                       # Number of instructions committed
system.cpu7.committedOps                        23932                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                22152                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1453                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2199                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       22152                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              39766                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             15310                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               87984                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               8141                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         9166                       # number of memory refs
system.cpu7.num_load_insts                       4659                       # Number of load instructions
system.cpu7.num_store_insts                      4507                       # Number of store instructions
system.cpu7.num_idle_cycles              134210444.387030                       # Number of idle cycles
system.cpu7.num_busy_cycles              148640.612970                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001106                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998894                       # Percentage of idle cycles
system.cpu7.Branches                             3716                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    15484     62.60%     62.60% # Class of executed instruction
system.cpu7.op_class::IntMult                      76      0.31%     62.90% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     62.90% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.04%     62.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     62.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     62.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     62.94% # Class of executed instruction
system.cpu7.op_class::MemRead                    4659     18.83%     81.78% # Class of executed instruction
system.cpu7.op_class::MemWrite                   4507     18.22%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     24736                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              466                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              31645                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              466                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            67.907725                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            40990                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           40990                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        19796                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          19796                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        19796                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           19796                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        19796                       # number of overall hits
system.cpu7.icache.overall_hits::total          19796                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          466                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          466                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          466                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           466                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          466                       # number of overall misses
system.cpu7.icache.overall_misses::total          466                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     22464995                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     22464995                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     22464995                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     22464995                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     22464995                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     22464995                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        20262                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        20262                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        20262                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        20262                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        20262                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        20262                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022999                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022999                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022999                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022999                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022999                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022999                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 48208.143777                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 48208.143777                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 48208.143777                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 48208.143777                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 48208.143777                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 48208.143777                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          466                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          466                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          466                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     21529005                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     21529005                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     21529005                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     21529005                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     21529005                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     21529005                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022999                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022999                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022999                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022999                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022999                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022999                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 46199.581545                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 46199.581545                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 46199.581545                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 46199.581545                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 46199.581545                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 46199.581545                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                55                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              176                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          219.760650                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               9525                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              176                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            54.119318                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   219.760650                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.858440                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.858440                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            17134                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           17134                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4109                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4109                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3799                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3799                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           61                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           61                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           86                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           87                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           87                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         7908                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            7908                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         7969                       # number of overall hits
system.cpu7.dcache.overall_hits::total           7969                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          207                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          207                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           51                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           13                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           17                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           14                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          258                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           258                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          271                       # number of overall misses
system.cpu7.dcache.overall_misses::total          271                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      6334498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      6334498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1769499                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1769499                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       483000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       483000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       400500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       400500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      8103997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      8103997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      8103997                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      8103997                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4316                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4316                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3850                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3850                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         8166                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         8166                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         8240                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         8240                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.047961                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.047961                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013247                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013247                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.175676                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.175676                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.165049                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.165049                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.138614                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.138614                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.031594                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.031594                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.032888                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.032888                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 30601.439614                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 30601.439614                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 34696.058824                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 34696.058824                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 28411.764706                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 28411.764706                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 28607.142857                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 28607.142857                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 31410.841085                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 31410.841085                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 29904.047970                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 29904.047970                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu7.dcache.writebacks::total               84                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           13                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          207                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          207                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           51                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           13                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           14                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          258                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          271                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      5918502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5918502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1666501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1666501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       468000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       468000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       372500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       372500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      7585003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7585003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      8053003                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      8053003                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       219500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       219500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       143500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       143500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       363000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       363000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.047961                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.047961                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013247                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013247                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.175676                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.175676                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.038835                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.038835                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.138614                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.138614                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.031594                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.031594                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.032888                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.032888                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 28591.797101                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 28591.797101                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 32676.490196                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 32676.490196                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        36000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        36000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 26607.142857                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 26607.142857                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 29399.236434                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 29399.236434                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 29715.878229                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 29715.878229                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                51                       # Number of times sendTimingReq failed
sim_ticks.offload_task 67179505000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -673367385.600000
system.mem_ctrls.total_actEnergy                       846444816.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -454255776.000000
system.mem_ctrls.total_preEnergy                       571014360.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -3332918284.800001
system.mem_ctrls.total_readEnergy                       4410213849.600001
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -667706250.240000
system.mem_ctrls.total_writeEnergy                       701792087.040000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1320182952960.000000
system.mem_ctrls.total_refreshEnergy                       1394252262727.681396
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -389680636380.479980
system.mem_ctrls.total_actBackEnergy                       412476007415.040100
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4256107890288.000000
system.mem_ctrls.total_preBackEnergy                       4494080515008.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.06718
system.cpu.totalNumCycles                       788942151.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       257464613.013063
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       105522595.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       21419179.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       36664362.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6261449.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       128926246.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       149815198.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       75873397.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       506785.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       105522595.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       138242289.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       29.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       138242260.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       10138.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       36540484.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6125087.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       43633061.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       749351.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1020284.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       223751.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4174208
system.mem_ctrls.total_reads                       270218.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10278.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       286174.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1885701.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       68367.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       269201.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
