#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5560b72d74a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5560b739b310 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x5560b73c5660_0 .net "active", 0 0, L_0x5560b73df6d0;  1 drivers
v0x5560b73c5720_0 .var "clk", 0 0;
v0x5560b73c57c0_0 .var "clk_enable", 0 0;
v0x5560b73c58b0_0 .net "data_address", 31 0, L_0x5560b73ddd80;  1 drivers
v0x5560b73c5950_0 .net "data_read", 0 0, L_0x5560b73db900;  1 drivers
v0x5560b73c5a40_0 .var "data_readdata", 31 0;
v0x5560b73c5b10_0 .net "data_write", 0 0, L_0x5560b73db720;  1 drivers
v0x5560b73c5be0_0 .net "data_writedata", 31 0, L_0x5560b73dda70;  1 drivers
v0x5560b73c5cb0_0 .net "instr_address", 31 0, L_0x5560b73ded60;  1 drivers
v0x5560b73c5e10_0 .var "instr_readdata", 31 0;
v0x5560b73c5eb0_0 .net "register_v0", 31 0, L_0x5560b73dda00;  1 drivers
v0x5560b73c5fa0_0 .var "reset", 0 0;
S_0x5560b7389b30 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x5560b739b310;
 .timescale 0 0;
v0x5560b73980c0_0 .var "imm", 15 0;
v0x5560b7398b80_0 .var "imm_instr", 31 0;
v0x5560b739c090_0 .var "opcode", 5 0;
v0x5560b73a1220_0 .var "rs", 4 0;
v0x5560b73a1580_0 .var "rt", 4 0;
E_0x5560b72d6750 .event posedge, v0x5560b73b9f90_0;
S_0x5560b7389f60 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x5560b739b310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5560b7397fa0 .functor OR 1, L_0x5560b73d7100, L_0x5560b73d7380, C4<0>, C4<0>;
L_0x5560b739bf70 .functor BUFZ 1, L_0x5560b73d6b60, C4<0>, C4<0>, C4<0>;
L_0x5560b730b890 .functor BUFZ 1, L_0x5560b73d6d00, C4<0>, C4<0>, C4<0>;
L_0x5560b73a1460 .functor BUFZ 1, L_0x5560b73d6d00, C4<0>, C4<0>, C4<0>;
L_0x5560b73d78c0 .functor AND 1, L_0x5560b73d6b60, L_0x5560b73d7bc0, C4<1>, C4<1>;
L_0x5560b73a2070 .functor OR 1, L_0x5560b73d78c0, L_0x5560b73d77a0, C4<0>, C4<0>;
L_0x5560b73490f0 .functor OR 1, L_0x5560b73a2070, L_0x5560b73d79d0, C4<0>, C4<0>;
L_0x5560b73d7e60 .functor OR 1, L_0x5560b73490f0, L_0x5560b73d94c0, C4<0>, C4<0>;
L_0x5560b73d7f70 .functor OR 1, L_0x5560b73d7e60, L_0x5560b73d8c20, C4<0>, C4<0>;
L_0x5560b73d8030 .functor BUFZ 1, L_0x5560b73d6e20, C4<0>, C4<0>, C4<0>;
L_0x5560b73d8b10 .functor AND 1, L_0x5560b73d8580, L_0x5560b73d88e0, C4<1>, C4<1>;
L_0x5560b73d8c20 .functor OR 1, L_0x5560b73d8280, L_0x5560b73d8b10, C4<0>, C4<0>;
L_0x5560b73d94c0 .functor AND 1, L_0x5560b73d8ff0, L_0x5560b73d92a0, C4<1>, C4<1>;
L_0x5560b73d9c70 .functor OR 1, L_0x5560b73d9710, L_0x5560b73d9a30, C4<0>, C4<0>;
L_0x5560b73d8d80 .functor OR 1, L_0x5560b73da1e0, L_0x5560b73da4e0, C4<0>, C4<0>;
L_0x5560b73da3c0 .functor AND 1, L_0x5560b73d9ef0, L_0x5560b73d8d80, C4<1>, C4<1>;
L_0x5560b73dace0 .functor OR 1, L_0x5560b73da970, L_0x5560b73dabf0, C4<0>, C4<0>;
L_0x5560b73dafe0 .functor OR 1, L_0x5560b73dace0, L_0x5560b73dadf0, C4<0>, C4<0>;
L_0x5560b73db190 .functor AND 1, L_0x5560b73d6b60, L_0x5560b73dafe0, C4<1>, C4<1>;
L_0x5560b73db340 .functor AND 1, L_0x5560b73d6b60, L_0x5560b73db250, C4<1>, C4<1>;
L_0x5560b73db660 .functor AND 1, L_0x5560b73d6b60, L_0x5560b73db0f0, C4<1>, C4<1>;
L_0x5560b73db900 .functor BUFZ 1, L_0x5560b730b890, C4<0>, C4<0>, C4<0>;
L_0x5560b73dc590 .functor AND 1, L_0x5560b73df6d0, L_0x5560b73d7f70, C4<1>, C4<1>;
L_0x5560b73dc6a0 .functor OR 1, L_0x5560b73d8c20, L_0x5560b73d94c0, C4<0>, C4<0>;
L_0x5560b73dda70 .functor BUFZ 32, L_0x5560b73dd8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5560b73ddb30 .functor BUFZ 32, L_0x5560b73dc880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5560b73ddc80 .functor BUFZ 32, L_0x5560b73dd8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5560b73ddd80 .functor BUFZ 32, v0x5560b73b91a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5560b73dea00 .functor AND 1, v0x5560b73c57c0_0, L_0x5560b73db190, C4<1>, C4<1>;
L_0x5560b73dea70 .functor AND 1, L_0x5560b73dea00, v0x5560b73c2730_0, C4<1>, C4<1>;
L_0x5560b73ded60 .functor BUFZ 32, v0x5560b73ba050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5560b73df6d0 .functor BUFZ 1, v0x5560b73c2730_0, C4<0>, C4<0>, C4<0>;
L_0x5560b73df8e0 .functor AND 1, v0x5560b73c57c0_0, v0x5560b73c2730_0, C4<1>, C4<1>;
v0x5560b73bcd40_0 .net *"_ivl_100", 31 0, L_0x5560b73d8df0;  1 drivers
L_0x7fc41770c498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73bce40_0 .net *"_ivl_103", 25 0, L_0x7fc41770c498;  1 drivers
L_0x7fc41770c4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73bcf20_0 .net/2u *"_ivl_104", 31 0, L_0x7fc41770c4e0;  1 drivers
v0x5560b73bcfe0_0 .net *"_ivl_106", 0 0, L_0x5560b73d8ff0;  1 drivers
v0x5560b73bd0a0_0 .net *"_ivl_109", 5 0, L_0x5560b73d9200;  1 drivers
L_0x7fc41770c528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5560b73bd180_0 .net/2u *"_ivl_110", 5 0, L_0x7fc41770c528;  1 drivers
v0x5560b73bd260_0 .net *"_ivl_112", 0 0, L_0x5560b73d92a0;  1 drivers
v0x5560b73bd320_0 .net *"_ivl_116", 31 0, L_0x5560b73d9620;  1 drivers
L_0x7fc41770c570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73bd400_0 .net *"_ivl_119", 25 0, L_0x7fc41770c570;  1 drivers
L_0x7fc41770c0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5560b73bd4e0_0 .net/2u *"_ivl_12", 5 0, L_0x7fc41770c0a8;  1 drivers
L_0x7fc41770c5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5560b73bd5c0_0 .net/2u *"_ivl_120", 31 0, L_0x7fc41770c5b8;  1 drivers
v0x5560b73bd6a0_0 .net *"_ivl_122", 0 0, L_0x5560b73d9710;  1 drivers
v0x5560b73bd760_0 .net *"_ivl_124", 31 0, L_0x5560b73d9940;  1 drivers
L_0x7fc41770c600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73bd840_0 .net *"_ivl_127", 25 0, L_0x7fc41770c600;  1 drivers
L_0x7fc41770c648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5560b73bd920_0 .net/2u *"_ivl_128", 31 0, L_0x7fc41770c648;  1 drivers
v0x5560b73bda00_0 .net *"_ivl_130", 0 0, L_0x5560b73d9a30;  1 drivers
v0x5560b73bdac0_0 .net *"_ivl_134", 31 0, L_0x5560b73d9e00;  1 drivers
L_0x7fc41770c690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73bdcb0_0 .net *"_ivl_137", 25 0, L_0x7fc41770c690;  1 drivers
L_0x7fc41770c6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73bdd90_0 .net/2u *"_ivl_138", 31 0, L_0x7fc41770c6d8;  1 drivers
v0x5560b73bde70_0 .net *"_ivl_140", 0 0, L_0x5560b73d9ef0;  1 drivers
v0x5560b73bdf30_0 .net *"_ivl_143", 5 0, L_0x5560b73da140;  1 drivers
L_0x7fc41770c720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5560b73be010_0 .net/2u *"_ivl_144", 5 0, L_0x7fc41770c720;  1 drivers
v0x5560b73be0f0_0 .net *"_ivl_146", 0 0, L_0x5560b73da1e0;  1 drivers
v0x5560b73be1b0_0 .net *"_ivl_149", 5 0, L_0x5560b73da440;  1 drivers
L_0x7fc41770c768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5560b73be290_0 .net/2u *"_ivl_150", 5 0, L_0x7fc41770c768;  1 drivers
v0x5560b73be370_0 .net *"_ivl_152", 0 0, L_0x5560b73da4e0;  1 drivers
v0x5560b73be430_0 .net *"_ivl_155", 0 0, L_0x5560b73d8d80;  1 drivers
v0x5560b73be4f0_0 .net *"_ivl_159", 1 0, L_0x5560b73da880;  1 drivers
L_0x7fc41770c0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5560b73be5d0_0 .net/2u *"_ivl_16", 5 0, L_0x7fc41770c0f0;  1 drivers
L_0x7fc41770c7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5560b73be6b0_0 .net/2u *"_ivl_160", 1 0, L_0x7fc41770c7b0;  1 drivers
v0x5560b73be790_0 .net *"_ivl_162", 0 0, L_0x5560b73da970;  1 drivers
L_0x7fc41770c7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5560b73be850_0 .net/2u *"_ivl_164", 5 0, L_0x7fc41770c7f8;  1 drivers
v0x5560b73be930_0 .net *"_ivl_166", 0 0, L_0x5560b73dabf0;  1 drivers
v0x5560b73bec00_0 .net *"_ivl_169", 0 0, L_0x5560b73dace0;  1 drivers
L_0x7fc41770c840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5560b73becc0_0 .net/2u *"_ivl_170", 5 0, L_0x7fc41770c840;  1 drivers
v0x5560b73beda0_0 .net *"_ivl_172", 0 0, L_0x5560b73dadf0;  1 drivers
v0x5560b73bee60_0 .net *"_ivl_175", 0 0, L_0x5560b73dafe0;  1 drivers
L_0x7fc41770c888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5560b73bef20_0 .net/2u *"_ivl_178", 5 0, L_0x7fc41770c888;  1 drivers
v0x5560b73bf000_0 .net *"_ivl_180", 0 0, L_0x5560b73db250;  1 drivers
L_0x7fc41770c8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5560b73bf0c0_0 .net/2u *"_ivl_184", 5 0, L_0x7fc41770c8d0;  1 drivers
v0x5560b73bf1a0_0 .net *"_ivl_186", 0 0, L_0x5560b73db0f0;  1 drivers
L_0x7fc41770c918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5560b73bf260_0 .net/2u *"_ivl_190", 0 0, L_0x7fc41770c918;  1 drivers
v0x5560b73bf340_0 .net *"_ivl_20", 31 0, L_0x5560b73d6fc0;  1 drivers
L_0x7fc41770c960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5560b73bf420_0 .net/2u *"_ivl_200", 4 0, L_0x7fc41770c960;  1 drivers
v0x5560b73bf500_0 .net *"_ivl_203", 4 0, L_0x5560b73dbe20;  1 drivers
v0x5560b73bf5e0_0 .net *"_ivl_205", 4 0, L_0x5560b73dc040;  1 drivers
v0x5560b73bf6c0_0 .net *"_ivl_206", 4 0, L_0x5560b73dc0e0;  1 drivers
v0x5560b73bf7a0_0 .net *"_ivl_213", 0 0, L_0x5560b73dc6a0;  1 drivers
L_0x7fc41770c9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5560b73bf860_0 .net/2u *"_ivl_214", 31 0, L_0x7fc41770c9a8;  1 drivers
v0x5560b73bf940_0 .net *"_ivl_216", 31 0, L_0x5560b73dc7e0;  1 drivers
v0x5560b73bfa20_0 .net *"_ivl_218", 31 0, L_0x5560b73dca90;  1 drivers
v0x5560b73bfb00_0 .net *"_ivl_220", 31 0, L_0x5560b73dcc20;  1 drivers
v0x5560b73bfbe0_0 .net *"_ivl_222", 31 0, L_0x5560b73dcf60;  1 drivers
L_0x7fc41770c138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73bfcc0_0 .net *"_ivl_23", 25 0, L_0x7fc41770c138;  1 drivers
v0x5560b73bfda0_0 .net *"_ivl_235", 0 0, L_0x5560b73dea00;  1 drivers
L_0x7fc41770cb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5560b73bfe60_0 .net/2u *"_ivl_238", 31 0, L_0x7fc41770cb58;  1 drivers
L_0x7fc41770c180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5560b73bff40_0 .net/2u *"_ivl_24", 31 0, L_0x7fc41770c180;  1 drivers
v0x5560b73c0020_0 .net *"_ivl_243", 0 0, L_0x5560b73deec0;  1 drivers
L_0x7fc41770cba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5560b73c0100_0 .net/2u *"_ivl_244", 15 0, L_0x7fc41770cba0;  1 drivers
L_0x7fc41770cbe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73c01e0_0 .net/2u *"_ivl_246", 15 0, L_0x7fc41770cbe8;  1 drivers
v0x5560b73c02c0_0 .net *"_ivl_248", 15 0, L_0x5560b73df130;  1 drivers
v0x5560b73c03a0_0 .net *"_ivl_251", 15 0, L_0x5560b73df2c0;  1 drivers
v0x5560b73c0480_0 .net *"_ivl_26", 0 0, L_0x5560b73d7100;  1 drivers
v0x5560b73c0540_0 .net *"_ivl_28", 31 0, L_0x5560b73d7290;  1 drivers
L_0x7fc41770c1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73c0620_0 .net *"_ivl_31", 25 0, L_0x7fc41770c1c8;  1 drivers
L_0x7fc41770c210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5560b73c0b10_0 .net/2u *"_ivl_32", 31 0, L_0x7fc41770c210;  1 drivers
v0x5560b73c0bf0_0 .net *"_ivl_34", 0 0, L_0x5560b73d7380;  1 drivers
v0x5560b73c0cb0_0 .net *"_ivl_4", 31 0, L_0x5560b73c6a00;  1 drivers
v0x5560b73c0d90_0 .net *"_ivl_45", 2 0, L_0x5560b73d7670;  1 drivers
L_0x7fc41770c258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5560b73c0e70_0 .net/2u *"_ivl_46", 2 0, L_0x7fc41770c258;  1 drivers
v0x5560b73c0f50_0 .net *"_ivl_51", 2 0, L_0x5560b73d7930;  1 drivers
L_0x7fc41770c2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5560b73c1030_0 .net/2u *"_ivl_52", 2 0, L_0x7fc41770c2a0;  1 drivers
v0x5560b73c1110_0 .net *"_ivl_57", 0 0, L_0x5560b73d7bc0;  1 drivers
v0x5560b73c11d0_0 .net *"_ivl_59", 0 0, L_0x5560b73d78c0;  1 drivers
v0x5560b73c1290_0 .net *"_ivl_61", 0 0, L_0x5560b73a2070;  1 drivers
v0x5560b73c1350_0 .net *"_ivl_63", 0 0, L_0x5560b73490f0;  1 drivers
v0x5560b73c1410_0 .net *"_ivl_65", 0 0, L_0x5560b73d7e60;  1 drivers
L_0x7fc41770c018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73c14d0_0 .net *"_ivl_7", 25 0, L_0x7fc41770c018;  1 drivers
v0x5560b73c15b0_0 .net *"_ivl_70", 31 0, L_0x5560b73d8150;  1 drivers
L_0x7fc41770c2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73c1690_0 .net *"_ivl_73", 25 0, L_0x7fc41770c2e8;  1 drivers
L_0x7fc41770c330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5560b73c1770_0 .net/2u *"_ivl_74", 31 0, L_0x7fc41770c330;  1 drivers
v0x5560b73c1850_0 .net *"_ivl_76", 0 0, L_0x5560b73d8280;  1 drivers
v0x5560b73c1910_0 .net *"_ivl_78", 31 0, L_0x5560b73d83f0;  1 drivers
L_0x7fc41770c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73c19f0_0 .net/2u *"_ivl_8", 31 0, L_0x7fc41770c060;  1 drivers
L_0x7fc41770c378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73c1ad0_0 .net *"_ivl_81", 25 0, L_0x7fc41770c378;  1 drivers
L_0x7fc41770c3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5560b73c1bb0_0 .net/2u *"_ivl_82", 31 0, L_0x7fc41770c3c0;  1 drivers
v0x5560b73c1c90_0 .net *"_ivl_84", 0 0, L_0x5560b73d8580;  1 drivers
v0x5560b73c1d50_0 .net *"_ivl_87", 0 0, L_0x5560b73d86f0;  1 drivers
v0x5560b73c1e30_0 .net *"_ivl_88", 31 0, L_0x5560b73d8490;  1 drivers
L_0x7fc41770c408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73c1f10_0 .net *"_ivl_91", 30 0, L_0x7fc41770c408;  1 drivers
L_0x7fc41770c450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5560b73c1ff0_0 .net/2u *"_ivl_92", 31 0, L_0x7fc41770c450;  1 drivers
v0x5560b73c20d0_0 .net *"_ivl_94", 0 0, L_0x5560b73d88e0;  1 drivers
v0x5560b73c2190_0 .net *"_ivl_97", 0 0, L_0x5560b73d8b10;  1 drivers
v0x5560b73c2250_0 .net "active", 0 0, L_0x5560b73df6d0;  alias, 1 drivers
v0x5560b73c2310_0 .net "alu_op1", 31 0, L_0x5560b73ddb30;  1 drivers
v0x5560b73c23d0_0 .net "alu_op2", 31 0, L_0x5560b73ddc80;  1 drivers
v0x5560b73c2490_0 .net "alui_instr", 0 0, L_0x5560b73d77a0;  1 drivers
v0x5560b73c2550_0 .net "b_flag", 0 0, v0x5560b73b8d60_0;  1 drivers
v0x5560b73c25f0_0 .net "clk", 0 0, v0x5560b73c5720_0;  1 drivers
v0x5560b73c2690_0 .net "clk_enable", 0 0, v0x5560b73c57c0_0;  1 drivers
v0x5560b73c2730_0 .var "cpu_active", 0 0;
v0x5560b73c27d0_0 .net "curr_addr", 31 0, v0x5560b73ba050_0;  1 drivers
v0x5560b73c28a0_0 .net "curr_addr_p4", 31 0, L_0x5560b73decc0;  1 drivers
v0x5560b73c2960_0 .net "data_address", 31 0, L_0x5560b73ddd80;  alias, 1 drivers
v0x5560b73c2a40_0 .net "data_read", 0 0, L_0x5560b73db900;  alias, 1 drivers
v0x5560b73c2b00_0 .net "data_readdata", 31 0, v0x5560b73c5a40_0;  1 drivers
v0x5560b73c2be0_0 .net "data_write", 0 0, L_0x5560b73db720;  alias, 1 drivers
v0x5560b73c2ca0_0 .net "data_writedata", 31 0, L_0x5560b73dda70;  alias, 1 drivers
v0x5560b73c2d80_0 .net "funct_code", 5 0, L_0x5560b73c68d0;  1 drivers
v0x5560b73c2e60_0 .net "hi_out", 31 0, v0x5560b73ba6e0_0;  1 drivers
v0x5560b73c2f50_0 .net "hl_reg_enable", 0 0, L_0x5560b73dea70;  1 drivers
v0x5560b73c2ff0_0 .net "instr_address", 31 0, L_0x5560b73ded60;  alias, 1 drivers
v0x5560b73c30b0_0 .net "instr_opcode", 5 0, L_0x5560b73c6830;  1 drivers
v0x5560b73c3190_0 .net "instr_readdata", 31 0, v0x5560b73c5e10_0;  1 drivers
v0x5560b73c3250_0 .net "j_imm", 0 0, L_0x5560b73d9c70;  1 drivers
v0x5560b73c32f0_0 .net "j_reg", 0 0, L_0x5560b73da3c0;  1 drivers
v0x5560b73c33b0_0 .net "l_type", 0 0, L_0x5560b73d79d0;  1 drivers
v0x5560b73c3470_0 .net "link_const", 0 0, L_0x5560b73d8c20;  1 drivers
v0x5560b73c3530_0 .net "link_reg", 0 0, L_0x5560b73d94c0;  1 drivers
v0x5560b73c35f0_0 .net "lo_out", 31 0, v0x5560b73baf30_0;  1 drivers
v0x5560b73c36e0_0 .net "lw", 0 0, L_0x5560b73d6d00;  1 drivers
v0x5560b73c3780_0 .net "mem_read", 0 0, L_0x5560b730b890;  1 drivers
v0x5560b73c3840_0 .net "mem_to_reg", 0 0, L_0x5560b73a1460;  1 drivers
v0x5560b73c3900_0 .net "mem_write", 0 0, L_0x5560b73d8030;  1 drivers
v0x5560b73c39c0_0 .net "memaddroffset", 31 0, v0x5560b73b91a0_0;  1 drivers
v0x5560b73c3ab0_0 .net "mfhi", 0 0, L_0x5560b73db340;  1 drivers
v0x5560b73c3b50_0 .net "mflo", 0 0, L_0x5560b73db660;  1 drivers
v0x5560b73c3c10_0 .net "movefrom", 0 0, L_0x5560b7397fa0;  1 drivers
v0x5560b73c3cd0_0 .net "muldiv", 0 0, L_0x5560b73db190;  1 drivers
v0x5560b73c45a0_0 .var "next_instr_addr", 31 0;
v0x5560b73c4690_0 .net "offset", 31 0, L_0x5560b73df540;  1 drivers
v0x5560b73c4750_0 .net "pc_enable", 0 0, L_0x5560b73df8e0;  1 drivers
v0x5560b73c4820_0 .net "r_format", 0 0, L_0x5560b73d6b60;  1 drivers
v0x5560b73c48c0_0 .net "reg_a_read_data", 31 0, L_0x5560b73dc880;  1 drivers
v0x5560b73c49b0_0 .net "reg_a_read_index", 4 0, L_0x5560b73dbad0;  1 drivers
v0x5560b73c4a80_0 .net "reg_b_read_data", 31 0, L_0x5560b73dd8f0;  1 drivers
v0x5560b73c4b50_0 .net "reg_b_read_index", 4 0, L_0x5560b73dbd30;  1 drivers
v0x5560b73c4c20_0 .net "reg_dst", 0 0, L_0x5560b739bf70;  1 drivers
v0x5560b73c4cc0_0 .net "reg_write", 0 0, L_0x5560b73d7f70;  1 drivers
v0x5560b73c4d80_0 .net "reg_write_data", 31 0, L_0x5560b73dd0f0;  1 drivers
v0x5560b73c4e70_0 .net "reg_write_enable", 0 0, L_0x5560b73dc590;  1 drivers
v0x5560b73c4f40_0 .net "reg_write_index", 4 0, L_0x5560b73dc400;  1 drivers
v0x5560b73c5010_0 .net "register_v0", 31 0, L_0x5560b73dda00;  alias, 1 drivers
v0x5560b73c50e0_0 .net "reset", 0 0, v0x5560b73c5fa0_0;  1 drivers
v0x5560b73c5210_0 .net "result", 31 0, v0x5560b73b9600_0;  1 drivers
v0x5560b73c52e0_0 .net "result_hi", 31 0, v0x5560b73b8f00_0;  1 drivers
v0x5560b73c5380_0 .net "result_lo", 31 0, v0x5560b73b90c0_0;  1 drivers
v0x5560b73c5420_0 .net "sw", 0 0, L_0x5560b73d6e20;  1 drivers
E_0x5560b72d62d0/0 .event anyedge, v0x5560b73b8d60_0, v0x5560b73c28a0_0, v0x5560b73c4690_0, v0x5560b73c3250_0;
E_0x5560b72d62d0/1 .event anyedge, v0x5560b73b8fe0_0, v0x5560b73c32f0_0, v0x5560b73bbd20_0;
E_0x5560b72d62d0 .event/or E_0x5560b72d62d0/0, E_0x5560b72d62d0/1;
L_0x5560b73c6830 .part v0x5560b73c5e10_0, 26, 6;
L_0x5560b73c68d0 .part v0x5560b73c5e10_0, 0, 6;
L_0x5560b73c6a00 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c018;
L_0x5560b73d6b60 .cmp/eq 32, L_0x5560b73c6a00, L_0x7fc41770c060;
L_0x5560b73d6d00 .cmp/eq 6, L_0x5560b73c6830, L_0x7fc41770c0a8;
L_0x5560b73d6e20 .cmp/eq 6, L_0x5560b73c6830, L_0x7fc41770c0f0;
L_0x5560b73d6fc0 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c138;
L_0x5560b73d7100 .cmp/eq 32, L_0x5560b73d6fc0, L_0x7fc41770c180;
L_0x5560b73d7290 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c1c8;
L_0x5560b73d7380 .cmp/eq 32, L_0x5560b73d7290, L_0x7fc41770c210;
L_0x5560b73d7670 .part L_0x5560b73c6830, 3, 3;
L_0x5560b73d77a0 .cmp/eq 3, L_0x5560b73d7670, L_0x7fc41770c258;
L_0x5560b73d7930 .part L_0x5560b73c6830, 3, 3;
L_0x5560b73d79d0 .cmp/eq 3, L_0x5560b73d7930, L_0x7fc41770c2a0;
L_0x5560b73d7bc0 .reduce/nor L_0x5560b73db190;
L_0x5560b73d8150 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c2e8;
L_0x5560b73d8280 .cmp/eq 32, L_0x5560b73d8150, L_0x7fc41770c330;
L_0x5560b73d83f0 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c378;
L_0x5560b73d8580 .cmp/eq 32, L_0x5560b73d83f0, L_0x7fc41770c3c0;
L_0x5560b73d86f0 .part v0x5560b73c5e10_0, 20, 1;
L_0x5560b73d8490 .concat [ 1 31 0 0], L_0x5560b73d86f0, L_0x7fc41770c408;
L_0x5560b73d88e0 .cmp/eq 32, L_0x5560b73d8490, L_0x7fc41770c450;
L_0x5560b73d8df0 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c498;
L_0x5560b73d8ff0 .cmp/eq 32, L_0x5560b73d8df0, L_0x7fc41770c4e0;
L_0x5560b73d9200 .part v0x5560b73c5e10_0, 0, 6;
L_0x5560b73d92a0 .cmp/eq 6, L_0x5560b73d9200, L_0x7fc41770c528;
L_0x5560b73d9620 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c570;
L_0x5560b73d9710 .cmp/eq 32, L_0x5560b73d9620, L_0x7fc41770c5b8;
L_0x5560b73d9940 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c600;
L_0x5560b73d9a30 .cmp/eq 32, L_0x5560b73d9940, L_0x7fc41770c648;
L_0x5560b73d9e00 .concat [ 6 26 0 0], L_0x5560b73c6830, L_0x7fc41770c690;
L_0x5560b73d9ef0 .cmp/eq 32, L_0x5560b73d9e00, L_0x7fc41770c6d8;
L_0x5560b73da140 .part v0x5560b73c5e10_0, 0, 6;
L_0x5560b73da1e0 .cmp/eq 6, L_0x5560b73da140, L_0x7fc41770c720;
L_0x5560b73da440 .part v0x5560b73c5e10_0, 0, 6;
L_0x5560b73da4e0 .cmp/eq 6, L_0x5560b73da440, L_0x7fc41770c768;
L_0x5560b73da880 .part L_0x5560b73c68d0, 3, 2;
L_0x5560b73da970 .cmp/eq 2, L_0x5560b73da880, L_0x7fc41770c7b0;
L_0x5560b73dabf0 .cmp/eq 6, L_0x5560b73c68d0, L_0x7fc41770c7f8;
L_0x5560b73dadf0 .cmp/eq 6, L_0x5560b73c68d0, L_0x7fc41770c840;
L_0x5560b73db250 .cmp/eq 6, L_0x5560b73c68d0, L_0x7fc41770c888;
L_0x5560b73db0f0 .cmp/eq 6, L_0x5560b73c68d0, L_0x7fc41770c8d0;
L_0x5560b73db720 .functor MUXZ 1, L_0x7fc41770c918, L_0x5560b73d8030, L_0x5560b73df6d0, C4<>;
L_0x5560b73dbad0 .part v0x5560b73c5e10_0, 21, 5;
L_0x5560b73dbd30 .part v0x5560b73c5e10_0, 16, 5;
L_0x5560b73dbe20 .part v0x5560b73c5e10_0, 11, 5;
L_0x5560b73dc040 .part v0x5560b73c5e10_0, 16, 5;
L_0x5560b73dc0e0 .functor MUXZ 5, L_0x5560b73dc040, L_0x5560b73dbe20, L_0x5560b739bf70, C4<>;
L_0x5560b73dc400 .functor MUXZ 5, L_0x5560b73dc0e0, L_0x7fc41770c960, L_0x5560b73d8c20, C4<>;
L_0x5560b73dc7e0 .arith/sum 32, L_0x5560b73decc0, L_0x7fc41770c9a8;
L_0x5560b73dca90 .functor MUXZ 32, v0x5560b73b9600_0, v0x5560b73c5a40_0, L_0x5560b73a1460, C4<>;
L_0x5560b73dcc20 .functor MUXZ 32, L_0x5560b73dca90, v0x5560b73baf30_0, L_0x5560b73db660, C4<>;
L_0x5560b73dcf60 .functor MUXZ 32, L_0x5560b73dcc20, v0x5560b73ba6e0_0, L_0x5560b73db340, C4<>;
L_0x5560b73dd0f0 .functor MUXZ 32, L_0x5560b73dcf60, L_0x5560b73dc7e0, L_0x5560b73dc6a0, C4<>;
L_0x5560b73decc0 .arith/sum 32, v0x5560b73ba050_0, L_0x7fc41770cb58;
L_0x5560b73deec0 .part v0x5560b73c5e10_0, 15, 1;
L_0x5560b73df130 .functor MUXZ 16, L_0x7fc41770cbe8, L_0x7fc41770cba0, L_0x5560b73deec0, C4<>;
L_0x5560b73df2c0 .part v0x5560b73c5e10_0, 0, 16;
L_0x5560b73df540 .concat [ 16 16 0 0], L_0x5560b73df2c0, L_0x5560b73df130;
S_0x5560b739af40 .scope module, "cpu_alu" "alu" 4 157, 5 1 0, S_0x5560b7389f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5560b73a2190_0 .net *"_ivl_10", 15 0, L_0x5560b73de0c0;  1 drivers
v0x5560b73b8710_0 .net *"_ivl_13", 15 0, L_0x5560b73de200;  1 drivers
L_0x7fc41770cb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73b87f0_0 .net/2u *"_ivl_16", 15 0, L_0x7fc41770cb10;  1 drivers
v0x5560b73b88b0_0 .net *"_ivl_19", 15 0, L_0x5560b73de630;  1 drivers
v0x5560b73b8990_0 .net *"_ivl_5", 0 0, L_0x5560b73de020;  1 drivers
L_0x7fc41770ca80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5560b73b8ac0_0 .net/2u *"_ivl_6", 15 0, L_0x7fc41770ca80;  1 drivers
L_0x7fc41770cac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560b73b8ba0_0 .net/2u *"_ivl_8", 15 0, L_0x7fc41770cac8;  1 drivers
v0x5560b73b8c80_0 .net "addr_rt", 4 0, L_0x5560b73de900;  1 drivers
v0x5560b73b8d60_0 .var "b_flag", 0 0;
v0x5560b73b8e20_0 .net "funct", 5 0, L_0x5560b73ddf80;  1 drivers
v0x5560b73b8f00_0 .var "hi", 31 0;
v0x5560b73b8fe0_0 .net "instructionword", 31 0, v0x5560b73c5e10_0;  alias, 1 drivers
v0x5560b73b90c0_0 .var "lo", 31 0;
v0x5560b73b91a0_0 .var "memaddroffset", 31 0;
v0x5560b73b9280_0 .var "multresult", 63 0;
v0x5560b73b9360_0 .net "op1", 31 0, L_0x5560b73ddb30;  alias, 1 drivers
v0x5560b73b9440_0 .net "op2", 31 0, L_0x5560b73ddc80;  alias, 1 drivers
v0x5560b73b9520_0 .net "opcode", 5 0, L_0x5560b73ddee0;  1 drivers
v0x5560b73b9600_0 .var "result", 31 0;
v0x5560b73b96e0_0 .net "shamt", 4 0, L_0x5560b73de860;  1 drivers
v0x5560b73b97c0_0 .net/s "sign_op1", 31 0, L_0x5560b73ddb30;  alias, 1 drivers
v0x5560b73b9880_0 .net/s "sign_op2", 31 0, L_0x5560b73ddc80;  alias, 1 drivers
v0x5560b73b9920_0 .net "simmediatedata", 31 0, L_0x5560b73de4b0;  1 drivers
v0x5560b73b99e0_0 .net "uimmediatedata", 31 0, L_0x5560b73de6d0;  1 drivers
v0x5560b73b9ac0_0 .net "unsign_op1", 31 0, L_0x5560b73ddb30;  alias, 1 drivers
v0x5560b73b9b80_0 .net "unsign_op2", 31 0, L_0x5560b73ddc80;  alias, 1 drivers
E_0x5560b72f96d0/0 .event anyedge, v0x5560b73b9520_0, v0x5560b73b8e20_0, v0x5560b73b9440_0, v0x5560b73b96e0_0;
E_0x5560b72f96d0/1 .event anyedge, v0x5560b73b9360_0, v0x5560b73b9280_0, v0x5560b73b8c80_0, v0x5560b73b9920_0;
E_0x5560b72f96d0/2 .event anyedge, v0x5560b73b99e0_0;
E_0x5560b72f96d0 .event/or E_0x5560b72f96d0/0, E_0x5560b72f96d0/1, E_0x5560b72f96d0/2;
L_0x5560b73ddee0 .part v0x5560b73c5e10_0, 26, 6;
L_0x5560b73ddf80 .part v0x5560b73c5e10_0, 0, 6;
L_0x5560b73de020 .part v0x5560b73c5e10_0, 15, 1;
L_0x5560b73de0c0 .functor MUXZ 16, L_0x7fc41770cac8, L_0x7fc41770ca80, L_0x5560b73de020, C4<>;
L_0x5560b73de200 .part v0x5560b73c5e10_0, 0, 16;
L_0x5560b73de4b0 .concat [ 16 16 0 0], L_0x5560b73de200, L_0x5560b73de0c0;
L_0x5560b73de630 .part v0x5560b73c5e10_0, 0, 16;
L_0x5560b73de6d0 .concat [ 16 16 0 0], L_0x5560b73de630, L_0x7fc41770cb10;
L_0x5560b73de860 .part v0x5560b73c5e10_0, 6, 5;
L_0x5560b73de900 .part v0x5560b73c5e10_0, 16, 5;
S_0x5560b73b9de0 .scope module, "cpu_pc" "pc" 4 231, 6 1 0, S_0x5560b7389f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5560b73b9f90_0 .net "clk", 0 0, v0x5560b73c5720_0;  alias, 1 drivers
v0x5560b73ba050_0 .var "curr_addr", 31 0;
v0x5560b73ba130_0 .net "enable", 0 0, L_0x5560b73df8e0;  alias, 1 drivers
v0x5560b73ba1d0_0 .net "next_addr", 31 0, v0x5560b73c45a0_0;  1 drivers
v0x5560b73ba2b0_0 .net "reset", 0 0, v0x5560b73c5fa0_0;  alias, 1 drivers
S_0x5560b73ba460 .scope module, "hi" "hl_reg" 4 184, 7 1 0, S_0x5560b7389f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5560b73ba640_0 .net "clk", 0 0, v0x5560b73c5720_0;  alias, 1 drivers
v0x5560b73ba6e0_0 .var "data", 31 0;
v0x5560b73ba7a0_0 .net "data_in", 31 0, v0x5560b73b8f00_0;  alias, 1 drivers
v0x5560b73ba8a0_0 .net "data_out", 31 0, v0x5560b73ba6e0_0;  alias, 1 drivers
v0x5560b73ba960_0 .net "enable", 0 0, L_0x5560b73dea70;  alias, 1 drivers
v0x5560b73baa70_0 .net "reset", 0 0, v0x5560b73c5fa0_0;  alias, 1 drivers
S_0x5560b73babc0 .scope module, "lo" "hl_reg" 4 176, 7 1 0, S_0x5560b7389f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5560b73bae20_0 .net "clk", 0 0, v0x5560b73c5720_0;  alias, 1 drivers
v0x5560b73baf30_0 .var "data", 31 0;
v0x5560b73bb010_0 .net "data_in", 31 0, v0x5560b73b90c0_0;  alias, 1 drivers
v0x5560b73bb0e0_0 .net "data_out", 31 0, v0x5560b73baf30_0;  alias, 1 drivers
v0x5560b73bb1a0_0 .net "enable", 0 0, L_0x5560b73dea70;  alias, 1 drivers
v0x5560b73bb290_0 .net "reset", 0 0, v0x5560b73c5fa0_0;  alias, 1 drivers
S_0x5560b73bb400 .scope module, "register" "regfile" 4 123, 8 1 0, S_0x5560b7389f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5560b73dc880 .functor BUFZ 32, L_0x5560b73dd490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5560b73dd8f0 .functor BUFZ 32, L_0x5560b73dd710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5560b73bc180_2 .array/port v0x5560b73bc180, 2;
L_0x5560b73dda00 .functor BUFZ 32, v0x5560b73bc180_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5560b73bb630_0 .net *"_ivl_0", 31 0, L_0x5560b73dd490;  1 drivers
v0x5560b73bb730_0 .net *"_ivl_10", 6 0, L_0x5560b73dd7b0;  1 drivers
L_0x7fc41770ca38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5560b73bb810_0 .net *"_ivl_13", 1 0, L_0x7fc41770ca38;  1 drivers
v0x5560b73bb8d0_0 .net *"_ivl_2", 6 0, L_0x5560b73dd530;  1 drivers
L_0x7fc41770c9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5560b73bb9b0_0 .net *"_ivl_5", 1 0, L_0x7fc41770c9f0;  1 drivers
v0x5560b73bbae0_0 .net *"_ivl_8", 31 0, L_0x5560b73dd710;  1 drivers
v0x5560b73bbbc0_0 .net "r_clk", 0 0, v0x5560b73c5720_0;  alias, 1 drivers
v0x5560b73bbc60_0 .net "r_clk_enable", 0 0, v0x5560b73c57c0_0;  alias, 1 drivers
v0x5560b73bbd20_0 .net "read_data1", 31 0, L_0x5560b73dc880;  alias, 1 drivers
v0x5560b73bbe00_0 .net "read_data2", 31 0, L_0x5560b73dd8f0;  alias, 1 drivers
v0x5560b73bbee0_0 .net "read_reg1", 4 0, L_0x5560b73dbad0;  alias, 1 drivers
v0x5560b73bbfc0_0 .net "read_reg2", 4 0, L_0x5560b73dbd30;  alias, 1 drivers
v0x5560b73bc0a0_0 .net "register_v0", 31 0, L_0x5560b73dda00;  alias, 1 drivers
v0x5560b73bc180 .array "registers", 0 31, 31 0;
v0x5560b73bc750_0 .net "reset", 0 0, v0x5560b73c5fa0_0;  alias, 1 drivers
v0x5560b73bc7f0_0 .net "write_control", 0 0, L_0x5560b73dc590;  alias, 1 drivers
v0x5560b73bc8b0_0 .net "write_data", 31 0, L_0x5560b73dd0f0;  alias, 1 drivers
v0x5560b73bcaa0_0 .net "write_reg", 4 0, L_0x5560b73dc400;  alias, 1 drivers
L_0x5560b73dd490 .array/port v0x5560b73bc180, L_0x5560b73dd530;
L_0x5560b73dd530 .concat [ 5 2 0 0], L_0x5560b73dbad0, L_0x7fc41770c9f0;
L_0x5560b73dd710 .array/port v0x5560b73bc180, L_0x5560b73dd7b0;
L_0x5560b73dd7b0 .concat [ 5 2 0 0], L_0x5560b73dbd30, L_0x7fc41770ca38;
S_0x5560b7376e70 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fc417757f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5560b73c6040_0 .net "clk", 0 0, o0x7fc417757f88;  0 drivers
o0x7fc417757fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5560b73c60e0_0 .net "data_address", 31 0, o0x7fc417757fb8;  0 drivers
o0x7fc417757fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5560b73c61c0_0 .net "data_read", 0 0, o0x7fc417757fe8;  0 drivers
v0x5560b73c6260_0 .var "data_readdata", 31 0;
o0x7fc417758048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5560b73c6340_0 .net "data_write", 0 0, o0x7fc417758048;  0 drivers
o0x7fc417758078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5560b73c6450_0 .net "data_writedata", 31 0, o0x7fc417758078;  0 drivers
S_0x5560b7389760 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fc4177581c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5560b73c65f0_0 .net "instr_address", 31 0, o0x7fc4177581c8;  0 drivers
v0x5560b73c66f0_0 .var "instr_readdata", 31 0;
    .scope S_0x5560b73bb400;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560b73bc180, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5560b73bb400;
T_1 ;
    %wait E_0x5560b72d6750;
    %load/vec4 v0x5560b73bc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5560b73bbc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5560b73bc7f0_0;
    %load/vec4 v0x5560b73bcaa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5560b73bc8b0_0;
    %load/vec4 v0x5560b73bcaa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560b73bc180, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5560b739af40;
T_2 ;
    %wait E_0x5560b72f96d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %load/vec4 v0x5560b73b9520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5560b73b8e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x5560b73b9b80_0;
    %ix/getv 4, v0x5560b73b96e0_0;
    %shiftl 4;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x5560b73b9b80_0;
    %ix/getv 4, v0x5560b73b96e0_0;
    %shiftr 4;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x5560b73b9b80_0;
    %ix/getv 4, v0x5560b73b96e0_0;
    %shiftr 4;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x5560b73b9b80_0;
    %ix/getv 4, v0x5560b73b9ac0_0;
    %shiftl 4;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x5560b73b9b80_0;
    %ix/getv 4, v0x5560b73b9ac0_0;
    %shiftr 4;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x5560b73b9b80_0;
    %ix/getv 4, v0x5560b73b9ac0_0;
    %shiftr 4;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x5560b73b97c0_0;
    %pad/s 64;
    %load/vec4 v0x5560b73b9880_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5560b73b9280_0, 0, 64;
    %load/vec4 v0x5560b73b9280_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5560b73b8f00_0, 0, 32;
    %load/vec4 v0x5560b73b9280_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5560b73b90c0_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %pad/u 64;
    %load/vec4 v0x5560b73b9b80_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5560b73b9280_0, 0, 64;
    %load/vec4 v0x5560b73b9280_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5560b73b8f00_0, 0, 32;
    %load/vec4 v0x5560b73b9280_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5560b73b90c0_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x5560b73b97c0_0;
    %load/vec4 v0x5560b73b9880_0;
    %mod/s;
    %store/vec4 v0x5560b73b8f00_0, 0, 32;
    %load/vec4 v0x5560b73b97c0_0;
    %load/vec4 v0x5560b73b9880_0;
    %div/s;
    %store/vec4 v0x5560b73b90c0_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %mod;
    %store/vec4 v0x5560b73b8f00_0, 0, 32;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %div;
    %store/vec4 v0x5560b73b90c0_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x5560b73b9360_0;
    %store/vec4 v0x5560b73b8f00_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x5560b73b9360_0;
    %store/vec4 v0x5560b73b90c0_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x5560b73b97c0_0;
    %load/vec4 v0x5560b73b9880_0;
    %add;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %add;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x5560b73b97c0_0;
    %load/vec4 v0x5560b73b9880_0;
    %sub;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %sub;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %and;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %or;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %xor;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %or;
    %inv;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x5560b73b97c0_0;
    %load/vec4 v0x5560b73b9880_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9b80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5560b73b8c80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x5560b73b9360_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x5560b73b9360_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x5560b73b9360_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x5560b73b9360_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5560b73b9360_0;
    %load/vec4 v0x5560b73b9440_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5560b73b9360_0;
    %load/vec4 v0x5560b73b9440_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5560b73b9360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5560b73b9360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73b8d60_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5560b73b97c0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5560b73b97c0_0;
    %load/vec4 v0x5560b73b9920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b99e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b99e0_0;
    %and;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b99e0_0;
    %or;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b99e0_0;
    %xor;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5560b73b99e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5560b73b9600_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b91a0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b91a0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b91a0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b91a0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b91a0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b91a0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b91a0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5560b73b9ac0_0;
    %load/vec4 v0x5560b73b9920_0;
    %add;
    %store/vec4 v0x5560b73b91a0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5560b73babc0;
T_3 ;
    %wait E_0x5560b72d6750;
    %load/vec4 v0x5560b73bb290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560b73baf30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5560b73bb1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5560b73bb010_0;
    %assign/vec4 v0x5560b73baf30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5560b73ba460;
T_4 ;
    %wait E_0x5560b72d6750;
    %load/vec4 v0x5560b73baa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560b73ba6e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5560b73ba960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5560b73ba7a0_0;
    %assign/vec4 v0x5560b73ba6e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5560b73b9de0;
T_5 ;
    %wait E_0x5560b72d6750;
    %load/vec4 v0x5560b73ba2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5560b73ba050_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5560b73ba130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5560b73ba1d0_0;
    %assign/vec4 v0x5560b73ba050_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5560b7389f60;
T_6 ;
    %wait E_0x5560b72d6750;
    %vpi_call/w 4 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5560b73c3190_0, v0x5560b73c2250_0, v0x5560b73c4cc0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5560b73c49b0_0, v0x5560b73c4b50_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5560b73c48c0_0, v0x5560b73c4a80_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5560b73c4d80_0, v0x5560b73c5210_0, v0x5560b73c4f40_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5560b73c3cd0_0, v0x5560b73c5380_0, v0x5560b73c52e0_0, v0x5560b73c35f0_0, v0x5560b73c2e60_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "pc=%h", v0x5560b73c27d0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x5560b7389f60;
T_7 ;
    %wait E_0x5560b72d62d0;
    %load/vec4 v0x5560b73c2550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5560b73c28a0_0;
    %load/vec4 v0x5560b73c4690_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5560b73c45a0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5560b73c3250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5560b73c28a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5560b73c3190_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5560b73c45a0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5560b73c32f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5560b73c48c0_0;
    %store/vec4 v0x5560b73c45a0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5560b73c28a0_0;
    %store/vec4 v0x5560b73c45a0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5560b7389f60;
T_8 ;
    %wait E_0x5560b72d6750;
    %load/vec4 v0x5560b73c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73c2730_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5560b73c27d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5560b73c2730_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5560b739b310;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73c5720_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5560b73c5720_0;
    %inv;
    %store/vec4 v0x5560b73c5720_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x5560b739b310;
T_10 ;
    %fork t_1, S_0x5560b7389b30;
    %jmp t_0;
    .scope S_0x5560b7389b30;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73c5fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560b73c57c0_0, 0, 1;
    %wait E_0x5560b72d6750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560b73c5fa0_0, 0, 1;
    %wait E_0x5560b72d6750;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5560b739c090_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5560b73a1220_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5560b73a1580_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560b73980c0_0, 0, 16;
    %load/vec4 v0x5560b739c090_0;
    %load/vec4 v0x5560b73a1220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560b73a1580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560b73980c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5560b7398b80_0, 0, 32;
    %load/vec4 v0x5560b7398b80_0;
    %store/vec4 v0x5560b73c5e10_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x5560b73c5a40_0, 0, 32;
    %delay 2, 0;
    %wait E_0x5560b72d6750;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x5560b73c5e10_0, 0, 32;
    %wait E_0x5560b72d6750;
    %delay 2, 0;
    %load/vec4 v0x5560b73c5cb0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x5560b739b310;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
