Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 19 12:13:41 2018
| Host         : coelhopc running 64-bit Ubuntu 18.10
| Command      : report_timing_summary -max_paths 10 -file circuit_timing_summary_routed.rpt -pb circuit_timing_summary_routed.pb -rpx circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.588        0.000                      0                  121        0.257        0.000                      0                  121        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.588        0.000                      0                  121        0.257        0.000                      0                  121        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RC_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 3.382ns (42.275%)  route 4.618ns (57.725%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.632     4.624    inst_datapath/CLK
    SLICE_X6Y11          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.887     6.030    inst_datapath/RQ00[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.154 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.493     6.647    inst_datapath/RC_reg_i_34_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.303 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.303    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.637 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.603     8.240    inst_control/O[1]
    SLICE_X11Y14         LUT4 (Prop_lut4_I0_O)        0.303     8.543 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.263     8.806    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X11Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.718     9.647    inst_datapath/i__carry_i_1_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.227 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.227    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.540 r  inst_datapath/_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.597    11.137    inst_datapath/_inferred__0/i__carry__0_n_4
    SLICE_X12Y12         LUT4 (Prop_lut4_I3_O)        0.306    11.443 r  inst_datapath/RP[2]_i_1/O
                         net (fo=4, routed)           0.467    11.910    inst_control/FSM_onehot_currstate_reg[5]_0[2]
    SLICE_X12Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.034 r  inst_control/RC_reg_i_22/O
                         net (fo=1, routed)           0.591    12.624    inst_datapath/A[2]
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    14.287    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.323    14.610    
                         clock uncertainty           -0.035    14.574    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    14.212    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 3.337ns (42.366%)  route 4.540ns (57.634%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.566     4.558    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.076 r  inst_control/FSM_onehot_currstate_reg[2]/Q
                         net (fo=85, routed)          0.841     5.917    inst_control/out[1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.041 r  inst_control/adder2_entry_a_reg[9]_i_2/O
                         net (fo=6, routed)           0.693     6.734    inst_datapath/truncate_selector[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.314 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.314    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.428    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.762 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.397    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.700 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.032    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.514 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.139    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.693 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.874    11.567    inst_datapath/RD_reg[10]_0[10]
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.328    11.895 r  inst_datapath/RP[6]_i_1/O
                         net (fo=3, routed)           0.540    12.435    inst_datapath/RD_reg[10]_0[6]
    SLICE_X15Y11         FDRE                                         r  inst_datapath/RD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.447    14.196    inst_datapath/CLK
    SLICE_X15Y11         FDRE                                         r  inst_datapath/RD_reg[6]/C
                         clock pessimism              0.323    14.519    
                         clock uncertainty           -0.035    14.484    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.283    14.201    inst_datapath/RD_reg[6]
  -------------------------------------------------------------------
                         required time                         14.201    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 3.339ns (42.260%)  route 4.562ns (57.740%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.566     4.558    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.076 r  inst_control/FSM_onehot_currstate_reg[2]/Q
                         net (fo=85, routed)          0.841     5.917    inst_control/out[1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.041 r  inst_control/adder2_entry_a_reg[9]_i_2/O
                         net (fo=6, routed)           0.693     6.734    inst_datapath/truncate_selector[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.314 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.314    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.428    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.762 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.397    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.700 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.032    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.514 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.139    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.693 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.879    11.572    inst_datapath/RD_reg[10]_0[10]
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.330    11.902 r  inst_datapath/RP[8]_i_1/O
                         net (fo=3, routed)           0.557    12.459    inst_datapath/RD_reg[10]_0[8]
    SLICE_X14Y10         FDRE                                         r  inst_datapath/RD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448    14.197    inst_datapath/CLK
    SLICE_X14Y10         FDRE                                         r  inst_datapath/RD_reg[8]/C
                         clock pessimism              0.323    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)       -0.253    14.232    inst_datapath/RD_reg[8]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -12.459    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RP_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 3.413ns (43.932%)  route 4.356ns (56.068%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.632     4.624    inst_datapath/CLK
    SLICE_X6Y11          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.887     6.030    inst_datapath/RQ00[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.154 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.493     6.647    inst_datapath/RC_reg_i_34_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.303 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.303    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.417    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.386    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.689 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.021    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.503 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.128    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.682 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.719    11.401    inst_datapath/RD_reg[10]_0[10]
    SLICE_X12Y13         LUT4 (Prop_lut4_I3_O)        0.328    11.729 r  inst_datapath/RP[9]_i_1/O
                         net (fo=3, routed)           0.664    12.393    inst_datapath/RD_reg[10]_0[9]
    SLICE_X11Y11         FDRE                                         r  inst_datapath/RP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448    14.197    inst_datapath/CLK
    SLICE_X11Y11         FDRE                                         r  inst_datapath/RP_reg[9]/C
                         clock pessimism              0.323    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)       -0.291    14.194    inst_datapath/RP_reg[9]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RC_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 3.387ns (43.559%)  route 4.389ns (56.441%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.632     4.624    inst_datapath/CLK
    SLICE_X6Y11          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.887     6.030    inst_datapath/RQ00[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.154 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.493     6.647    inst_datapath/RC_reg_i_34_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.303 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.303    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.417    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.386    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.689 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.021    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.503 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.128    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.682 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.569    11.251    inst_datapath/RD_reg[10]_0[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.302    11.553 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.847    12.400    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    14.287    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.323    14.610    
                         clock uncertainty           -0.035    14.574    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    14.212    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RC_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 3.387ns (43.559%)  route 4.389ns (56.441%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.632     4.624    inst_datapath/CLK
    SLICE_X6Y11          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.887     6.030    inst_datapath/RQ00[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.154 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.493     6.647    inst_datapath/RC_reg_i_34_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.303 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.303    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.417    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.386    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.689 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.021    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.503 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.128    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.682 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.569    11.251    inst_datapath/RD_reg[10]_0[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.302    11.553 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.847    12.400    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    14.287    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.323    14.610    
                         clock uncertainty           -0.035    14.574    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    14.212    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RP_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 3.339ns (42.563%)  route 4.506ns (57.437%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.566     4.558    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.076 r  inst_control/FSM_onehot_currstate_reg[2]/Q
                         net (fo=85, routed)          0.841     5.917    inst_control/out[1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.041 r  inst_control/adder2_entry_a_reg[9]_i_2/O
                         net (fo=6, routed)           0.693     6.734    inst_datapath/truncate_selector[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.314 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.314    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.428    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.762 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.397    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.700 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.032    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.514 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.139    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.693 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.879    11.572    inst_datapath/RD_reg[10]_0[10]
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.330    11.902 r  inst_datapath/RP[8]_i_1/O
                         net (fo=3, routed)           0.501    12.403    inst_datapath/RD_reg[10]_0[8]
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448    14.197    inst_datapath/CLK
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[8]/C
                         clock pessimism              0.323    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)       -0.251    14.234    inst_datapath/RP_reg[8]
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RP_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 3.337ns (42.579%)  route 4.500ns (57.421%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.566     4.558    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.076 r  inst_control/FSM_onehot_currstate_reg[2]/Q
                         net (fo=85, routed)          0.841     5.917    inst_control/out[1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.041 r  inst_control/adder2_entry_a_reg[9]_i_2/O
                         net (fo=6, routed)           0.693     6.734    inst_datapath/truncate_selector[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.314 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.314    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.428    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.762 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.397    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.700 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.032    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.514 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.139    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.693 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.874    11.567    inst_datapath/RD_reg[10]_0[10]
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.328    11.895 r  inst_datapath/RP[6]_i_1/O
                         net (fo=3, routed)           0.500    12.395    inst_datapath/RD_reg[10]_0[6]
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448    14.197    inst_datapath/CLK
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[6]/C
                         clock pessimism              0.323    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)       -0.249    14.236    inst_datapath/RP_reg[6]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RC_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 3.387ns (43.778%)  route 4.350ns (56.222%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.632     4.624    inst_datapath/CLK
    SLICE_X6Y11          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.887     6.030    inst_datapath/RQ00[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.154 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.493     6.647    inst_datapath/RC_reg_i_34_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.303 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.303    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.417    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.386    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.689 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.021    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.503 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.128    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.682 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.569    11.251    inst_datapath/RD_reg[10]_0[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.302    11.553 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.808    12.361    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    14.287    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.323    14.610    
                         clock uncertainty           -0.035    14.574    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    14.212    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RC_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 3.387ns (43.778%)  route 4.350ns (56.222%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.632     4.624    inst_datapath/CLK
    SLICE_X6Y11          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     5.142 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.887     6.030    inst_datapath/RQ00[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.154 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.493     6.647    inst_datapath/RC_reg_i_34_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.303 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.303    inst_datapath/RC_reg_i_26_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  inst_datapath/RC_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.417    inst_datapath/RC_reg_i_25_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  inst_datapath/adder2_entry_a_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.635     8.386    inst_control/RQ00_reg[9][1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.303     8.689 r  inst_control/adder2_entry_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.021    inst_datapath/D[1]
    SLICE_X12Y12         LDCE (DToQ_ldce_D_Q)         0.482     9.503 r  inst_datapath/adder2_entry_a_reg[9]/Q
                         net (fo=2, routed)           0.625    10.128    inst_datapath/Q[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    10.682 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.569    11.251    inst_datapath/RD_reg[10]_0[10]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.302    11.553 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.808    12.361    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    14.287    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.323    14.610    
                         clock uncertainty           -0.035    14.574    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    14.212    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  1.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.448%)  route 0.182ns (46.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.379    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.182     1.725    inst_control/out[5]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.770 r  inst_control/FSM_onehot_currstate[7]_i_1/O
                         net (fo=1, routed)           0.000     1.770    inst_control/FSM_onehot_currstate[7]_i_1_n_0
    SLICE_X10Y12         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.892    inst_control/CLK
    SLICE_X10Y12         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[7]/C
                         clock pessimism             -0.499     1.393    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.120     1.513    inst_control/FSM_onehot_currstate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.379    inst_control/CLK
    SLICE_X8Y11          FDSE                                         r  inst_control/FSM_onehot_currstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDSE (Prop_fdse_C_Q)         0.164     1.543 r  inst_control/FSM_onehot_currstate_reg[0]/Q
                         net (fo=1, routed)           0.170     1.713    inst_control/FSM_onehot_currstate_reg_n_0_[0]
    SLICE_X8Y11          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_control/CLK
    SLICE_X8Y11          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[1]/C
                         clock pessimism             -0.515     1.379    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.052     1.431    inst_control/FSM_onehot_currstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RP_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.393%)  route 0.132ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.379    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.132     1.675    inst_datapath/out[5]
    SLICE_X11Y10         FDRE                                         r  inst_datapath/RP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_datapath/CLK
    SLICE_X11Y10         FDRE                                         r  inst_datapath/RP_reg[0]/C
                         clock pessimism             -0.499     1.395    
    SLICE_X11Y10         FDRE (Hold_fdre_C_CE)       -0.039     1.356    inst_datapath/RP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.537%)  route 0.262ns (61.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.562     1.377    inst_control/CLK
    SLICE_X10Y14         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  inst_control/FSM_onehot_currstate_reg[5]/Q
                         net (fo=34, routed)          0.262     1.803    inst_control/out[4]
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
                         clock pessimism             -0.499     1.395    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.052     1.447    inst_control/FSM_onehot_currstate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.079%)  route 0.245ns (59.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.562     1.377    inst_control/CLK
    SLICE_X10Y14         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  inst_control/FSM_onehot_currstate_reg[3]/Q
                         net (fo=26, routed)          0.245     1.786    inst_control/out[2]
    SLICE_X10Y14         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.831     1.891    inst_control/CLK
    SLICE_X10Y14         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[4]/C
                         clock pessimism             -0.514     1.377    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.052     1.429    inst_control/FSM_onehot_currstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.129%)  route 0.290ns (63.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.379    inst_control/CLK
    SLICE_X8Y11          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     1.543 r  inst_control/FSM_onehot_currstate_reg[1]/Q
                         net (fo=52, routed)          0.290     1.833    inst_control/out[0]
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
                         clock pessimism             -0.479     1.415    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.059     1.474    inst_control/FSM_onehot_currstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.739%)  route 0.271ns (62.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.562     1.377    inst_control/CLK
    SLICE_X10Y14         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  inst_control/FSM_onehot_currstate_reg[4]/Q
                         net (fo=63, routed)          0.271     1.812    inst_control/out[3]
    SLICE_X10Y14         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.831     1.891    inst_control/CLK
    SLICE_X10Y14         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[5]/C
                         clock pessimism             -0.514     1.377    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.063     1.440    inst_control/FSM_onehot_currstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RP_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.358%)  route 0.264ns (61.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.379    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.264     1.807    inst_datapath/out[5]
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_datapath/CLK
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[1]/C
                         clock pessimism             -0.479     1.415    
    SLICE_X13Y10         FDRE (Hold_fdre_C_CE)       -0.039     1.376    inst_datapath/RP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RP_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.358%)  route 0.264ns (61.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.379    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.264     1.807    inst_datapath/out[5]
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_datapath/CLK
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[2]/C
                         clock pessimism             -0.479     1.415    
    SLICE_X13Y10         FDRE (Hold_fdre_C_CE)       -0.039     1.376    inst_datapath/RP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/RP_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.358%)  route 0.264ns (61.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.379    inst_control/CLK
    SLICE_X10Y11         FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.264     1.807    inst_datapath/out[5]
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_datapath/CLK
    SLICE_X13Y10         FDRE                                         r  inst_datapath/RP_reg[3]/C
                         clock pessimism             -0.479     1.415    
    SLICE_X13Y10         FDRE (Hold_fdre_C_CE)       -0.039     1.376    inst_datapath/RP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.431    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y4     inst_datapath/RC_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X8Y11    inst_control/FSM_onehot_currstate_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y11    inst_control/FSM_onehot_currstate_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y11   inst_control/FSM_onehot_currstate_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y14   inst_control/FSM_onehot_currstate_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y14   inst_control/FSM_onehot_currstate_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y14   inst_control/FSM_onehot_currstate_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y11   inst_control/FSM_onehot_currstate_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y12   inst_control/FSM_onehot_currstate_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y18   inst_datapath/RQ10_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y18    inst_datapath/RQ10_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y18    inst_datapath/RQ10_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y18    inst_datapath/RQ10_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y17    inst_datapath/RQ10_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y17    inst_datapath/RQ10_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y17    inst_datapath/RQ10_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y17    inst_datapath/RQ10_reg[8]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y17   inst_datapath/RQ11_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y18   inst_datapath/RQ11_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y13    inst_datapath/RQ01_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y18   inst_datapath/RQ10_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y18    inst_datapath/RQ10_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y18    inst_datapath/RQ10_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y18    inst_datapath/RQ10_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y18   inst_datapath/RQ11_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y19   inst_datapath/RQ11_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y18   inst_datapath/RQ11_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y18   inst_datapath/RQ11_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y18   inst_datapath/RQ11_reg[7]/C



