###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       157612   # Number of WRITE/WRITEP commands
num_reads_done                 =       831927   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       632412   # Number of read row buffer hits
num_read_cmds                  =       831921   # Number of READ/READP commands
num_writes_done                =       157612   # Number of read requests issued
num_write_row_hits             =       105705   # Number of write row buffer hits
num_act_cmds                   =       252732   # Number of ACT commands
num_pre_cmds                   =       252704   # Number of PRE commands
num_ondemand_pres              =       229360   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9447974   # Cyles of rank active rank.0
rank_active_cycles.1           =      9210536   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       552026   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       789464   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       935272   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12746   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9997   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2461   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1014   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1352   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1502   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1115   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1430   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2344   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20306   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          114   # Write cmd latency (cycles)
write_latency[40-59]           =          151   # Write cmd latency (cycles)
write_latency[60-79]           =          285   # Write cmd latency (cycles)
write_latency[80-99]           =          567   # Write cmd latency (cycles)
write_latency[100-119]         =         1084   # Write cmd latency (cycles)
write_latency[120-139]         =         2064   # Write cmd latency (cycles)
write_latency[140-159]         =         2965   # Write cmd latency (cycles)
write_latency[160-179]         =         4180   # Write cmd latency (cycles)
write_latency[180-199]         =         4972   # Write cmd latency (cycles)
write_latency[200-]            =       141218   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       283823   # Read request latency (cycles)
read_latency[40-59]            =        92115   # Read request latency (cycles)
read_latency[60-79]            =       113171   # Read request latency (cycles)
read_latency[80-99]            =        56523   # Read request latency (cycles)
read_latency[100-119]          =        43027   # Read request latency (cycles)
read_latency[120-139]          =        34405   # Read request latency (cycles)
read_latency[140-159]          =        24093   # Read request latency (cycles)
read_latency[160-179]          =        18959   # Read request latency (cycles)
read_latency[180-199]          =        15561   # Read request latency (cycles)
read_latency[200-]             =       150244   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.86799e+08   # Write energy
read_energy                    =  3.35431e+09   # Read energy
act_energy                     =  6.91475e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.64972e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.78943e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89554e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74737e+09   # Active standby energy rank.1
average_read_latency           =      141.981   # Average read request latency (cycles)
average_interarrival           =      10.1052   # Average request interarrival latency (cycles)
total_energy                   =  1.78241e+10   # Total energy (pJ)
average_power                  =      1782.41   # Average power (mW)
average_bandwidth              =      8.44407   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       152528   # Number of WRITE/WRITEP commands
num_reads_done                 =       866799   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       669026   # Number of read row buffer hits
num_read_cmds                  =       866798   # Number of READ/READP commands
num_writes_done                =       152528   # Number of read requests issued
num_write_row_hits             =       100390   # Number of write row buffer hits
num_act_cmds                   =       251146   # Number of ACT commands
num_pre_cmds                   =       251117   # Number of PRE commands
num_ondemand_pres              =       225976   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9318926   # Cyles of rank active rank.0
rank_active_cycles.1           =      9314303   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       681074   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       685697   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       963953   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14011   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9968   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2290   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          980   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1419   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1497   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1112   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1458   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2378   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20261   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          101   # Write cmd latency (cycles)
write_latency[40-59]           =          125   # Write cmd latency (cycles)
write_latency[60-79]           =          231   # Write cmd latency (cycles)
write_latency[80-99]           =          572   # Write cmd latency (cycles)
write_latency[100-119]         =         1076   # Write cmd latency (cycles)
write_latency[120-139]         =         2028   # Write cmd latency (cycles)
write_latency[140-159]         =         3035   # Write cmd latency (cycles)
write_latency[160-179]         =         3996   # Write cmd latency (cycles)
write_latency[180-199]         =         5085   # Write cmd latency (cycles)
write_latency[200-]            =       136273   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       296444   # Read request latency (cycles)
read_latency[40-59]            =       103840   # Read request latency (cycles)
read_latency[60-79]            =       120232   # Read request latency (cycles)
read_latency[80-99]            =        62588   # Read request latency (cycles)
read_latency[100-119]          =        46130   # Read request latency (cycles)
read_latency[120-139]          =        36282   # Read request latency (cycles)
read_latency[140-159]          =        25114   # Read request latency (cycles)
read_latency[160-179]          =        19336   # Read request latency (cycles)
read_latency[180-199]          =        15617   # Read request latency (cycles)
read_latency[200-]             =       141215   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   7.6142e+08   # Write energy
read_energy                    =  3.49493e+09   # Read energy
act_energy                     =  6.87135e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.26916e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.29135e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81501e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81213e+09   # Active standby energy rank.1
average_read_latency           =      131.293   # Average read request latency (cycles)
average_interarrival           =      9.80984   # Average request interarrival latency (cycles)
total_energy                   =  1.79313e+10   # Total energy (pJ)
average_power                  =      1793.13   # Average power (mW)
average_bandwidth              =      8.69826   # Average bandwidth
