$comment
	File created using the following command:
		vcd file processador.msim.vcd -direction
$end
$date
	Thu Jul 20 15:47:15 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module processador_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " rom_data [15] $end
$var wire 1 # rom_data [14] $end
$var wire 1 $ rom_data [13] $end
$var wire 1 % rom_data [12] $end
$var wire 1 & rom_data [11] $end
$var wire 1 ' rom_data [10] $end
$var wire 1 ( rom_data [9] $end
$var wire 1 ) rom_data [8] $end
$var wire 1 * rom_data [7] $end
$var wire 1 + rom_data [6] $end
$var wire 1 , rom_data [5] $end
$var wire 1 - rom_data [4] $end
$var wire 1 . rom_data [3] $end
$var wire 1 / rom_data [2] $end
$var wire 1 0 rom_data [1] $end
$var wire 1 1 rom_data [0] $end
$var wire 1 2 sinal_maior $end
$var wire 1 3 sinal_zero $end
$var wire 1 4 t_rf_addr [3] $end
$var wire 1 5 t_rf_addr [2] $end
$var wire 1 6 t_rf_addr [1] $end
$var wire 1 7 t_rf_addr [0] $end
$var wire 1 8 t_rf_rp_addr [3] $end
$var wire 1 9 t_rf_rp_addr [2] $end
$var wire 1 : t_rf_rp_addr [1] $end
$var wire 1 ; t_rf_rp_addr [0] $end
$var wire 1 < sampler $end
$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var tri1 1 @ devclrn $end
$var tri1 1 A devpor $end
$var tri1 1 B devoe $end
$var wire 1 C ram0|ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 D ram0|ram_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 E ram0|ram_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 F ram0|ram_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 G ram0|ram_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 H ram0|ram_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 I ram0|ram_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 J dp|comp_0|Equal0~1_combout $end
$var wire 1 K dp|rf_0|Rq_data[13]~10_combout $end
$var wire 1 L dp|rf_0|Rq_data[13]~11_combout $end
$var wire 1 M dp|rf_0|Rq_data[13]~12_combout $end
$var wire 1 N dp|rf_0|Rq_data[12]~13_combout $end
$var wire 1 O dp|rf_0|Rq_data[12]~14_combout $end
$var wire 1 P dp|rf_0|Rq_data[12]~15_combout $end
$var wire 1 Q dp|rf_0|Rq_data[11]~16_combout $end
$var wire 1 R dp|rf_0|Rq_data[11]~17_combout $end
$var wire 1 S dp|rf_0|Rq_data[11]~18_combout $end
$var wire 1 T dp|rf_0|Rq_data[10]~19_combout $end
$var wire 1 U dp|rf_0|Rq_data[10]~20_combout $end
$var wire 1 V dp|rf_0|Rq_data[10]~21_combout $end
$var wire 1 W dp|rf_0|Rq_data[9]~23_combout $end
$var wire 1 X dp|rf_0|Rq_data[6]~31_combout $end
$var wire 1 Y dp|rf_0|Rq_data[6]~32_combout $end
$var wire 1 Z dp|rf_0|Rq_data[6]~33_combout $end
$var wire 1 [ dp|rf_0|Rq_data[5]~35_combout $end
$var wire 1 \ dp|rf_0|Rq_data[4]~37_combout $end
$var wire 1 ] dp|rf_0|Rq_data[4]~38_combout $end
$var wire 1 ^ dp|rf_0|Rq_data[4]~39_combout $end
$var wire 1 _ dp|rf_0|Rq_data[3]~40_combout $end
$var wire 1 ` dp|rf_0|Rq_data[3]~41_combout $end
$var wire 1 a dp|rf_0|Rq_data[3]~42_combout $end
$var wire 1 b dp|rf_0|Rq_data[2]~43_combout $end
$var wire 1 c dp|rf_0|Rq_data[2]~44_combout $end
$var wire 1 d dp|rf_0|Rq_data[2]~45_combout $end
$var wire 1 e dp|rf_0|Rq_data[1]~46_combout $end
$var wire 1 f dp|rf_0|Rq_data[1]~47_combout $end
$var wire 1 g dp|rf_0|Rq_data[1]~48_combout $end
$var wire 1 h uctr0|ctrl0|ctr0|cl|n0~5_combout $end
$var wire 1 i ram0|ram~25_combout $end
$var wire 1 j ram0|ram~31_combout $end
$var wire 1 k ram0|ram~32_combout $end
$var wire 1 l ram0|ram~33_combout $end
$var wire 1 m ram0|ram~34_combout $end
$var wire 1 n ram0|ram~35_combout $end
$var wire 1 o ram0|ram~36_combout $end
$var wire 1 p ram0|ram~37_combout $end
$var wire 1 q ram0|ram_rtl_0_bypass[1]~feeder_combout $end
$var wire 1 r dp|rf_0|gen_registers:2:reg|reg16[9]~feeder_combout $end
$var wire 1 s dp|rf_0|gen_registers:2:reg|reg16[11]~feeder_combout $end
$var wire 1 t dp|rf_0|gen_registers:2:reg|reg16[12]~feeder_combout $end
$var wire 1 u dp|rf_0|gen_registers:1:reg|reg16[13]~feeder_combout $end
$var wire 1 v uctr0|pc0|counter[3]~4_combout $end
$var wire 1 w uctr0|ctrl0|ctr0|cl|n1~0_combout $end
$var wire 1 x uctr0|ctrl0|ctr0|cl|n0~0_combout $end
$var wire 1 y uctr0|ctrl0|ctr0|cl|rf_s1~0_combout $end
$var wire 1 z uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl_outclk $end
$var wire 1 { uctr0|ctrl0|ctr0|cl|d_rd~0_combout $end
$var wire 1 | uctr0|pc0|counter[2]~3_combout $end
$var wire 1 } rom0|Mux4~0_combout $end
$var wire 1 ~ uctr0|ir0|IR_reg[9]~feeder_combout $end
$var wire 1 !! uctr0|ctrl0|ctr0|cl|pc_inc~0_combout $end
$var wire 1 "! uctr0|ctrl0|dp|Ra|FF1|q_reg~regout $end
$var wire 1 #! rom0|Mux3~0_combout $end
$var wire 1 $! uctr0|ir0|IR_reg[10]~feeder_combout $end
$var wire 1 %! uctr0|ctrl0|dp|Ra|FF2|q_reg~regout $end
$var wire 1 &! dp|rf_0|Rp_data[4]~0_combout $end
$var wire 1 '! dp|rf_0|Rp_data[4]~4_combout $end
$var wire 1 (! rom0|Mux5~0_combout $end
$var wire 1 )! uctr0|ir0|IR_reg[8]~feeder_combout $end
$var wire 1 *! uctr0|ctrl0|dp|Ra|FF0|q_reg~regout $end
$var wire 1 +! dp|rf_0|Rp_data[4]~2_combout $end
$var wire 1 ,! rom0|Mux8~0_combout $end
$var wire 1 -! uctr0|ctrl0|dp|d|FF1|q_reg~regout $end
$var wire 1 .! dp|rf_0|dcdw|output[0]~0_combout $end
$var wire 1 /! dp|rf_0|dcdw|output[0]~1_combout $end
$var wire 1 0! dp|rf_0|Rp_data[4]~1_combout $end
$var wire 1 1! dp|rf_0|Rp_data[13]~35_combout $end
$var wire 1 2! dp|rf_0|Rp_data[13]~37_combout $end
$var wire 1 3! clk~combout $end
$var wire 1 4! clk~clkctrl_outclk $end
$var wire 1 5! uctr0|ctrl0|dp|d|FF0|q_reg~regout $end
$var wire 1 6! uctr0|ctrl0|ctr0|cl|alu_s0~0_combout $end
$var wire 1 7! dp|mux0|data_o[0]~17_combout $end
$var wire 1 8! dp|mux0|data_o[0]~18_combout $end
$var wire 1 9! dp|rf_0|dcdw|output[1]~2_combout $end
$var wire 1 :! dp|rf_0|dcdw|output[2]~3_combout $end
$var wire 1 ;! dp|rf_0|Rp_data[0]~44_combout $end
$var wire 1 <! dp|rf_0|Rp_data[0]~45_combout $end
$var wire 1 =! dp|rf_0|Rp_data[0]~46_combout $end
$var wire 1 >! ~GND~combout $end
$var wire 1 ?! rom0|Mux7~0_combout $end
$var wire 1 @! uctr0|ctrl0|dp|d|FF4|q_reg~regout $end
$var wire 1 A! rom0|Mux6~0_combout $end
$var wire 1 B! uctr0|ctrl0|dp|d|FF5|q_reg~regout $end
$var wire 1 C! uctr0|ctrl0|ctr0|cl|rf_w_wr~0_combout $end
$var wire 1 D! dp|ula_0|sum_16_0|inst0_full_adder_16bits|inst0_fa|co~0_combout $end
$var wire 1 E! dp|mux0|data_o[1]~19_combout $end
$var wire 1 F! dp|mux0|data_o[1]~20_combout $end
$var wire 1 G! dp|rf_0|Rp_data[1]~47_combout $end
$var wire 1 H! dp|rf_0|dcdw|output[3]~4_combout $end
$var wire 1 I! dp|rf_0|Rp_data[4]~5_combout $end
$var wire 1 J! dp|rf_0|Rp_data[1]~48_combout $end
$var wire 1 K! dp|rf_0|Rp_data[1]~49_combout $end
$var wire 1 L! dp|mux0|data_o[2]~21_combout $end
$var wire 1 M! dp|mux0|data_o[2]~22_combout $end
$var wire 1 N! dp|rf_0|gen_registers:2:reg|reg16[2]~feeder_combout $end
$var wire 1 O! dp|rf_0|Rp_data[2]~51_combout $end
$var wire 1 P! dp|rf_0|Rp_data[2]~50_combout $end
$var wire 1 Q! dp|rf_0|Rp_data[2]~52_combout $end
$var wire 1 R! dp|ula_0|sum_16_0|inst0_full_adder_16bits|gen_fa:3:fa|s~combout $end
$var wire 1 S! dp|mux0|data_o[3]~16_combout $end
$var wire 1 T! dp|rf_0|Rp_data[3]~42_combout $end
$var wire 1 U! dp|rf_0|gen_registers:0:reg|reg16[3]~feeder_combout $end
$var wire 1 V! dp|rf_0|Rp_data[3]~41_combout $end
$var wire 1 W! dp|rf_0|Rp_data[3]~43_combout $end
$var wire 1 X! dp|ula_0|sum_16_0|inst0_full_adder_16bits|gen_fa:3:fa|co~0_combout $end
$var wire 1 Y! dp|ula_0|sum_16_0|inst0_full_adder_16bits|gen_fa:6:fa|co~0_combout $end
$var wire 1 Z! dp|mux0|data_o[7]~14_combout $end
$var wire 1 [! dp|mux0|data_o[7]~15_combout $end
$var wire 1 \! dp|rf_0|Rp_data[7]~17_combout $end
$var wire 1 ]! dp|rf_0|Rp_data[7]~18_combout $end
$var wire 1 ^! dp|rf_0|Rp_data[7]~19_combout $end
$var wire 1 _! dp|mux0|data_o~24_combout $end
$var wire 1 `! dp|mux0|data_o~25_combout $end
$var wire 1 a! dp|rf_0|Rp_data[8]~21_combout $end
$var wire 1 b! dp|rf_0|Rp_data[8]~20_combout $end
$var wire 1 c! dp|rf_0|Rp_data[8]~22_combout $end
$var wire 1 d! ram0|ram_rtl_0_bypass[26]~feeder_combout $end
$var wire 1 e! uctr0|ctrl0|ctr0|cl|d_wr~combout $end
$var wire 1 f! ram0|ram~26_combout $end
$var wire 1 g! ram0|ram~27_combout $end
$var wire 1 h! ram0|ram_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 i! ram0|ram~43_combout $end
$var wire 1 j! dp|ula_0|sum_16_0|inst0_full_adder_16bits|gen_fa:9:fa|co~0_combout $end
$var wire 1 k! dp|ula_0|sum_16_0|inst0_full_adder_16bits|gen_fa:12:fa|co~0_combout $end
$var wire 1 l! dp|mux0|data_o~32_combout $end
$var wire 1 m! dp|mux0|data_o~33_combout $end
$var wire 1 n! dp|rf_0|Rp_data[14]~39_combout $end
$var wire 1 o! dp|rf_0|Rp_data[14]~38_combout $end
$var wire 1 p! dp|rf_0|Rp_data[14]~40_combout $end
$var wire 1 q! ram0|ram_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 r! ram0|ram~41_combout $end
$var wire 1 s! dp|rf_0|Rp_data[10]~27_combout $end
$var wire 1 t! dp|mux0|data_o~35_combout $end
$var wire 1 u! dp|mux0|data_o~30_combout $end
$var wire 1 v! dp|rf_0|Rp_data[12]~32_combout $end
$var wire 1 w! dp|rf_0|Rp_data[12]~33_combout $end
$var wire 1 x! dp|rf_0|Rp_data[12]~34_combout $end
$var wire 1 y! ram0|ram_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 z! ram0|ram~40_combout $end
$var wire 1 {! dp|mux0|data_o~28_combout $end
$var wire 1 |! dp|mux0|data_o~29_combout $end
$var wire 1 }! dp|rf_0|gen_registers:1:reg|reg16[11]~feeder_combout $end
$var wire 1 ~! dp|rf_0|Rp_data[11]~29_combout $end
$var wire 1 !" dp|rf_0|Rp_data[11]~30_combout $end
$var wire 1 "" dp|rf_0|Rp_data[11]~31_combout $end
$var wire 1 #" ram0|ram_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 $" ram0|ram~39_combout $end
$var wire 1 %" dp|mux0|data_o~27_combout $end
$var wire 1 &" dp|rf_0|Rp_data[10]~26_combout $end
$var wire 1 '" dp|rf_0|Rp_data[10]~28_combout $end
$var wire 1 (" ram0|ram_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 )" ram0|ram~38_combout $end
$var wire 1 *" dp|ula_0|sum_16_0|inst0_full_adder_16bits|gen_fa:9:fa|s~combout $end
$var wire 1 +" dp|mux0|data_o~26_combout $end
$var wire 1 ," dp|rf_0|Rp_data[9]~23_combout $end
$var wire 1 -" dp|rf_0|Rp_data[9]~24_combout $end
$var wire 1 ." dp|rf_0|Rp_data[9]~25_combout $end
$var wire 1 /" ram0|ram_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 0" ram0|ram~30_combout $end
$var wire 1 1" dp|ula_0|sum_16_0|inst0_full_adder_16bits|gen_fa:6:fa|s~combout $end
$var wire 1 2" dp|mux0|data_o[6]~13_combout $end
$var wire 1 3" dp|rf_0|Rp_data[6]~12_combout $end
$var wire 1 4" dp|rf_0|Rp_data[6]~11_combout $end
$var wire 1 5" dp|rf_0|Rp_data[6]~13_combout $end
$var wire 1 6" ram0|ram_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 7" ram0|ram~29_combout $end
$var wire 1 8" dp|mux0|data_o[5]~10_combout $end
$var wire 1 9" dp|mux0|data_o[5]~11_combout $end
$var wire 1 :" dp|mux0|data_o[5]~12_combout $end
$var wire 1 ;" dp|rf_0|Rp_data[5]~8_combout $end
$var wire 1 <" dp|rf_0|Rp_data[5]~9_combout $end
$var wire 1 =" dp|rf_0|Rp_data[5]~10_combout $end
$var wire 1 >" ram0|ram_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 ?" ram0|ram~28_combout $end
$var wire 1 @" dp|mux0|data_o[4]~8_combout $end
$var wire 1 A" dp|mux0|data_o[4]~9_combout $end
$var wire 1 B" dp|rf_0|Rp_data[4]~6_combout $end
$var wire 1 C" dp|rf_0|Rp_data[4]~3_combout $end
$var wire 1 D" dp|rf_0|Rp_data[4]~7_combout $end
$var wire 1 E" ram0|ram_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 F" ram0|ram~42_combout $end
$var wire 1 G" dp|mux0|data_o~31_combout $end
$var wire 1 H" dp|rf_0|Rp_data[13]~36_combout $end
$var wire 1 I" dp|mux0|data_o~34_combout $end
$var wire 1 J" dp|mux0|data_o~23_combout $end
$var wire 1 K" dp|rf_0|Rp_data[15]~14_combout $end
$var wire 1 L" dp|rf_0|Rp_data[15]~15_combout $end
$var wire 1 M" dp|rf_0|Rp_data[15]~16_combout $end
$var wire 1 N" dp|rf_0|Rq_data[12]~0_combout $end
$var wire 1 O" dp|rf_0|Rq_data[12]~5_combout $end
$var wire 1 P" dp|rf_0|Rq_data[12]~2_combout $end
$var wire 1 Q" dp|rf_0|Rq_data[12]~1_combout $end
$var wire 1 R" dp|rf_0|Rq_data[15]~3_combout $end
$var wire 1 S" dp|rf_0|Rq_data[15]~4_combout $end
$var wire 1 T" dp|rf_0|Rq_data[15]~6_combout $end
$var wire 1 U" dp|rf_0|gen_registers:2:reg|reg16[14]~feeder_combout $end
$var wire 1 V" dp|rf_0|Rq_data[14]~8_combout $end
$var wire 1 W" dp|rf_0|gen_registers:1:reg|reg16[14]~feeder_combout $end
$var wire 1 X" dp|rf_0|Rq_data[14]~7_combout $end
$var wire 1 Y" dp|rf_0|Rq_data[14]~9_combout $end
$var wire 1 Z" dp|rf_0|Rq_data[9]~22_combout $end
$var wire 1 [" dp|rf_0|Rq_data[9]~24_combout $end
$var wire 1 \" dp|rf_0|Rq_data[8]~26_combout $end
$var wire 1 ]" dp|rf_0|Rq_data[8]~25_combout $end
$var wire 1 ^" dp|rf_0|Rq_data[8]~27_combout $end
$var wire 1 _" dp|rf_0|Rq_data[7]~29_combout $end
$var wire 1 `" dp|rf_0|Rq_data[7]~28_combout $end
$var wire 1 a" dp|rf_0|Rq_data[7]~30_combout $end
$var wire 1 b" dp|rf_0|Rq_data[5]~34_combout $end
$var wire 1 c" dp|rf_0|Rq_data[5]~36_combout $end
$var wire 1 d" dp|rf_0|Rq_data[0]~49_combout $end
$var wire 1 e" dp|rf_0|Rq_data[0]~50_combout $end
$var wire 1 f" dp|rf_0|Rq_data[0]~51_combout $end
$var wire 1 g" dp|ula_0|comparator|LessThan0~1_cout $end
$var wire 1 h" dp|ula_0|comparator|LessThan0~3_cout $end
$var wire 1 i" dp|ula_0|comparator|LessThan0~5_cout $end
$var wire 1 j" dp|ula_0|comparator|LessThan0~7_cout $end
$var wire 1 k" dp|ula_0|comparator|LessThan0~9_cout $end
$var wire 1 l" dp|ula_0|comparator|LessThan0~11_cout $end
$var wire 1 m" dp|ula_0|comparator|LessThan0~13_cout $end
$var wire 1 n" dp|ula_0|comparator|LessThan0~15_cout $end
$var wire 1 o" dp|ula_0|comparator|LessThan0~17_cout $end
$var wire 1 p" dp|ula_0|comparator|LessThan0~19_cout $end
$var wire 1 q" dp|ula_0|comparator|LessThan0~21_cout $end
$var wire 1 r" dp|ula_0|comparator|LessThan0~23_cout $end
$var wire 1 s" dp|ula_0|comparator|LessThan0~25_cout $end
$var wire 1 t" dp|ula_0|comparator|LessThan0~27_cout $end
$var wire 1 u" dp|ula_0|comparator|LessThan0~29_cout $end
$var wire 1 v" dp|ula_0|comparator|LessThan0~30_combout $end
$var wire 1 w" uctr0|ctrl0|ctr0|cl|n0~4_combout $end
$var wire 1 x" uctr0|ctrl0|ctr0|cl|n1~1_combout $end
$var wire 1 y" uctr0|ctrl0|ctr0|reg|FF1|q_reg~regout $end
$var wire 1 z" uctr0|ctrl0|ctr0|cl|pc_clr~combout $end
$var wire 1 {" rom0|Mux0~0_combout $end
$var wire 1 |" uctr0|ir0|IR_reg[14]~feeder_combout $end
$var wire 1 }" uctr0|ctrl0|ctr0|cl|n2~0_combout $end
$var wire 1 ~" uctr0|ctrl0|ctr0|reg|FF2|q_reg~regout $end
$var wire 1 !# uctr0|ctrl0|ctr0|cl|n0~2_combout $end
$var wire 1 "# uctr0|ctrl0|ctr0|cl|n3~0_combout $end
$var wire 1 ## dp|comp_0|Equal0~0_combout $end
$var wire 1 $# dp|comp_0|Equal0~2_combout $end
$var wire 1 %# dp|comp_0|Equal0~3_combout $end
$var wire 1 &# dp|comp_0|Equal0~4_combout $end
$var wire 1 '# uctr0|ctrl0|ctr0|cl|n0~7_combout $end
$var wire 1 (# uctr0|ctrl0|ctr0|cl|n3~combout $end
$var wire 1 )# uctr0|ctrl0|ctr0|reg|FF3|q_reg~regout $end
$var wire 1 *# uctr0|pc0|counter[0]~0_combout $end
$var wire 1 +# rom0|Mux2~0_combout $end
$var wire 1 ,# uctr0|ir0|IR_reg[12]~feeder_combout $end
$var wire 1 -# uctr0|ctrl0|ctr0|cl|n0~3_combout $end
$var wire 1 .# uctr0|ctrl0|ctr0|cl|n0~1_combout $end
$var wire 1 /# uctr0|ctrl0|ctr0|cl|n0~6_combout $end
$var wire 1 0# uctr0|ctrl0|ctr0|reg|FF0|q_reg~regout $end
$var wire 1 1# uctr0|pc0|counter[1]~1_combout $end
$var wire 1 2# uctr0|pc0|counter[1]~2_combout $end
$var wire 1 3# rom0|Mux9~0_combout $end
$var wire 1 4# rom0|Mux1~0_combout $end
$var wire 1 5# ram0|ram_rtl_0_bypass [0] $end
$var wire 1 6# ram0|ram_rtl_0_bypass [1] $end
$var wire 1 7# ram0|ram_rtl_0_bypass [2] $end
$var wire 1 8# ram0|ram_rtl_0_bypass [3] $end
$var wire 1 9# ram0|ram_rtl_0_bypass [4] $end
$var wire 1 :# ram0|ram_rtl_0_bypass [5] $end
$var wire 1 ;# ram0|ram_rtl_0_bypass [6] $end
$var wire 1 <# ram0|ram_rtl_0_bypass [7] $end
$var wire 1 =# ram0|ram_rtl_0_bypass [8] $end
$var wire 1 ># ram0|ram_rtl_0_bypass [9] $end
$var wire 1 ?# ram0|ram_rtl_0_bypass [10] $end
$var wire 1 @# ram0|ram_rtl_0_bypass [11] $end
$var wire 1 A# ram0|ram_rtl_0_bypass [12] $end
$var wire 1 B# ram0|ram_rtl_0_bypass [13] $end
$var wire 1 C# ram0|ram_rtl_0_bypass [14] $end
$var wire 1 D# ram0|ram_rtl_0_bypass [15] $end
$var wire 1 E# ram0|ram_rtl_0_bypass [16] $end
$var wire 1 F# ram0|ram_rtl_0_bypass [17] $end
$var wire 1 G# ram0|ram_rtl_0_bypass [18] $end
$var wire 1 H# ram0|ram_rtl_0_bypass [19] $end
$var wire 1 I# ram0|ram_rtl_0_bypass [20] $end
$var wire 1 J# ram0|ram_rtl_0_bypass [21] $end
$var wire 1 K# ram0|ram_rtl_0_bypass [22] $end
$var wire 1 L# ram0|ram_rtl_0_bypass [23] $end
$var wire 1 M# ram0|ram_rtl_0_bypass [24] $end
$var wire 1 N# ram0|ram_rtl_0_bypass [25] $end
$var wire 1 O# ram0|ram_rtl_0_bypass [26] $end
$var wire 1 P# ram0|ram_rtl_0_bypass [27] $end
$var wire 1 Q# ram0|ram_rtl_0_bypass [28] $end
$var wire 1 R# ram0|ram_rtl_0_bypass [29] $end
$var wire 1 S# ram0|ram_rtl_0_bypass [30] $end
$var wire 1 T# ram0|ram_rtl_0_bypass [31] $end
$var wire 1 U# ram0|ram_rtl_0_bypass [32] $end
$var wire 1 V# dp|rf_0|gen_registers:1:reg|reg16 [15] $end
$var wire 1 W# dp|rf_0|gen_registers:1:reg|reg16 [14] $end
$var wire 1 X# dp|rf_0|gen_registers:1:reg|reg16 [13] $end
$var wire 1 Y# dp|rf_0|gen_registers:1:reg|reg16 [12] $end
$var wire 1 Z# dp|rf_0|gen_registers:1:reg|reg16 [11] $end
$var wire 1 [# dp|rf_0|gen_registers:1:reg|reg16 [10] $end
$var wire 1 \# dp|rf_0|gen_registers:1:reg|reg16 [9] $end
$var wire 1 ]# dp|rf_0|gen_registers:1:reg|reg16 [8] $end
$var wire 1 ^# dp|rf_0|gen_registers:1:reg|reg16 [7] $end
$var wire 1 _# dp|rf_0|gen_registers:1:reg|reg16 [6] $end
$var wire 1 `# dp|rf_0|gen_registers:1:reg|reg16 [5] $end
$var wire 1 a# dp|rf_0|gen_registers:1:reg|reg16 [4] $end
$var wire 1 b# dp|rf_0|gen_registers:1:reg|reg16 [3] $end
$var wire 1 c# dp|rf_0|gen_registers:1:reg|reg16 [2] $end
$var wire 1 d# dp|rf_0|gen_registers:1:reg|reg16 [1] $end
$var wire 1 e# dp|rf_0|gen_registers:1:reg|reg16 [0] $end
$var wire 1 f# dp|rf_0|gen_registers:2:reg|reg16 [15] $end
$var wire 1 g# dp|rf_0|gen_registers:2:reg|reg16 [14] $end
$var wire 1 h# dp|rf_0|gen_registers:2:reg|reg16 [13] $end
$var wire 1 i# dp|rf_0|gen_registers:2:reg|reg16 [12] $end
$var wire 1 j# dp|rf_0|gen_registers:2:reg|reg16 [11] $end
$var wire 1 k# dp|rf_0|gen_registers:2:reg|reg16 [10] $end
$var wire 1 l# dp|rf_0|gen_registers:2:reg|reg16 [9] $end
$var wire 1 m# dp|rf_0|gen_registers:2:reg|reg16 [8] $end
$var wire 1 n# dp|rf_0|gen_registers:2:reg|reg16 [7] $end
$var wire 1 o# dp|rf_0|gen_registers:2:reg|reg16 [6] $end
$var wire 1 p# dp|rf_0|gen_registers:2:reg|reg16 [5] $end
$var wire 1 q# dp|rf_0|gen_registers:2:reg|reg16 [4] $end
$var wire 1 r# dp|rf_0|gen_registers:2:reg|reg16 [3] $end
$var wire 1 s# dp|rf_0|gen_registers:2:reg|reg16 [2] $end
$var wire 1 t# dp|rf_0|gen_registers:2:reg|reg16 [1] $end
$var wire 1 u# dp|rf_0|gen_registers:2:reg|reg16 [0] $end
$var wire 1 v# dp|rf_0|gen_registers:3:reg|reg16 [15] $end
$var wire 1 w# dp|rf_0|gen_registers:3:reg|reg16 [14] $end
$var wire 1 x# dp|rf_0|gen_registers:3:reg|reg16 [13] $end
$var wire 1 y# dp|rf_0|gen_registers:3:reg|reg16 [12] $end
$var wire 1 z# dp|rf_0|gen_registers:3:reg|reg16 [11] $end
$var wire 1 {# dp|rf_0|gen_registers:3:reg|reg16 [10] $end
$var wire 1 |# dp|rf_0|gen_registers:3:reg|reg16 [9] $end
$var wire 1 }# dp|rf_0|gen_registers:3:reg|reg16 [8] $end
$var wire 1 ~# dp|rf_0|gen_registers:3:reg|reg16 [7] $end
$var wire 1 !$ dp|rf_0|gen_registers:3:reg|reg16 [6] $end
$var wire 1 "$ dp|rf_0|gen_registers:3:reg|reg16 [5] $end
$var wire 1 #$ dp|rf_0|gen_registers:3:reg|reg16 [4] $end
$var wire 1 $$ dp|rf_0|gen_registers:3:reg|reg16 [3] $end
$var wire 1 %$ dp|rf_0|gen_registers:3:reg|reg16 [2] $end
$var wire 1 &$ dp|rf_0|gen_registers:3:reg|reg16 [1] $end
$var wire 1 '$ dp|rf_0|gen_registers:3:reg|reg16 [0] $end
$var wire 1 ($ uctr0|pc0|counter [3] $end
$var wire 1 )$ uctr0|pc0|counter [2] $end
$var wire 1 *$ uctr0|pc0|counter [1] $end
$var wire 1 +$ uctr0|pc0|counter [0] $end
$var wire 1 ,$ uctr0|ir0|IR_reg [15] $end
$var wire 1 -$ uctr0|ir0|IR_reg [14] $end
$var wire 1 .$ uctr0|ir0|IR_reg [13] $end
$var wire 1 /$ uctr0|ir0|IR_reg [12] $end
$var wire 1 0$ uctr0|ir0|IR_reg [11] $end
$var wire 1 1$ uctr0|ir0|IR_reg [10] $end
$var wire 1 2$ uctr0|ir0|IR_reg [9] $end
$var wire 1 3$ uctr0|ir0|IR_reg [8] $end
$var wire 1 4$ uctr0|ir0|IR_reg [7] $end
$var wire 1 5$ uctr0|ir0|IR_reg [6] $end
$var wire 1 6$ uctr0|ir0|IR_reg [5] $end
$var wire 1 7$ uctr0|ir0|IR_reg [4] $end
$var wire 1 8$ uctr0|ir0|IR_reg [3] $end
$var wire 1 9$ uctr0|ir0|IR_reg [2] $end
$var wire 1 :$ uctr0|ir0|IR_reg [1] $end
$var wire 1 ;$ uctr0|ir0|IR_reg [0] $end
$var wire 1 <$ dp|mux0|data_o [15] $end
$var wire 1 =$ dp|mux0|data_o [14] $end
$var wire 1 >$ dp|mux0|data_o [13] $end
$var wire 1 ?$ dp|mux0|data_o [12] $end
$var wire 1 @$ dp|mux0|data_o [11] $end
$var wire 1 A$ dp|mux0|data_o [10] $end
$var wire 1 B$ dp|mux0|data_o [9] $end
$var wire 1 C$ dp|mux0|data_o [8] $end
$var wire 1 D$ dp|mux0|data_o [7] $end
$var wire 1 E$ dp|mux0|data_o [6] $end
$var wire 1 F$ dp|mux0|data_o [5] $end
$var wire 1 G$ dp|mux0|data_o [4] $end
$var wire 1 H$ dp|mux0|data_o [3] $end
$var wire 1 I$ dp|mux0|data_o [2] $end
$var wire 1 J$ dp|mux0|data_o [1] $end
$var wire 1 K$ dp|mux0|data_o [0] $end
$var wire 1 L$ dp|rf_0|gen_registers:0:reg|reg16 [15] $end
$var wire 1 M$ dp|rf_0|gen_registers:0:reg|reg16 [14] $end
$var wire 1 N$ dp|rf_0|gen_registers:0:reg|reg16 [13] $end
$var wire 1 O$ dp|rf_0|gen_registers:0:reg|reg16 [12] $end
$var wire 1 P$ dp|rf_0|gen_registers:0:reg|reg16 [11] $end
$var wire 1 Q$ dp|rf_0|gen_registers:0:reg|reg16 [10] $end
$var wire 1 R$ dp|rf_0|gen_registers:0:reg|reg16 [9] $end
$var wire 1 S$ dp|rf_0|gen_registers:0:reg|reg16 [8] $end
$var wire 1 T$ dp|rf_0|gen_registers:0:reg|reg16 [7] $end
$var wire 1 U$ dp|rf_0|gen_registers:0:reg|reg16 [6] $end
$var wire 1 V$ dp|rf_0|gen_registers:0:reg|reg16 [5] $end
$var wire 1 W$ dp|rf_0|gen_registers:0:reg|reg16 [4] $end
$var wire 1 X$ dp|rf_0|gen_registers:0:reg|reg16 [3] $end
$var wire 1 Y$ dp|rf_0|gen_registers:0:reg|reg16 [2] $end
$var wire 1 Z$ dp|rf_0|gen_registers:0:reg|reg16 [1] $end
$var wire 1 [$ dp|rf_0|gen_registers:0:reg|reg16 [0] $end
$var wire 1 \$ ram0|data_r [15] $end
$var wire 1 ]$ ram0|data_r [14] $end
$var wire 1 ^$ ram0|data_r [13] $end
$var wire 1 _$ ram0|data_r [12] $end
$var wire 1 `$ ram0|data_r [11] $end
$var wire 1 a$ ram0|data_r [10] $end
$var wire 1 b$ ram0|data_r [9] $end
$var wire 1 c$ ram0|data_r [8] $end
$var wire 1 d$ ram0|data_r [7] $end
$var wire 1 e$ ram0|data_r [6] $end
$var wire 1 f$ ram0|data_r [5] $end
$var wire 1 g$ ram0|data_r [4] $end
$var wire 1 h$ ram0|data_r [3] $end
$var wire 1 i$ ram0|data_r [2] $end
$var wire 1 j$ ram0|data_r [1] $end
$var wire 1 k$ ram0|data_r [0] $end
$var wire 1 l$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 m$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 n$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 o$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 p$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 q$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 r$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 s$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 t$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 u$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 v$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 w$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 x$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 y$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 z$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 {$ ram0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
z1
z0
z/
z.
z-
z,
z+
z*
z)
z(
z'
z&
z%
z$
z#
z"
02
13
07
06
05
04
0;
0:
09
08
x<
0=
1>
x?
1@
1A
1B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
1j"
0k"
1l"
0m"
1n"
0o"
1p"
0q"
1r"
0s"
1t"
0u"
0v"
0w"
0x"
0y"
1z"
0{"
0|"
0}"
0~"
0!#
0"#
1##
1$#
1%#
1&#
0'#
0(#
0)#
0*#
1+#
1,#
0-#
0.#
1/#
00#
01#
02#
03#
14#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
zE#
zD#
zC#
zB#
zA#
0@#
z?#
0>#
z=#
z<#
z;#
z:#
z9#
08#
z7#
06#
05#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0+$
0*$
0)$
0($
0;$
0:$
z9$
z8$
07$
06$
z5$
z4$
03$
02$
01$
z0$
0/$
0.$
0-$
z,$
zK$
zJ$
zI$
zH$
zG$
zF$
zE$
zD$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
$end
#5000
1!
13!
14!
0<
10#
0z"
1!!
0h
1x"
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#10000
0!
03!
04!
1<
#15000
1!
13!
14!
0<
1y"
00#
1/$
1:$
1.$
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#20000
0!
03!
04!
1<
#25000
1!
13!
14!
0<
1~"
1-!
0!#
0C!
1.!
1y
1h
0i
1z
16
0}"
0x"
1:!
1F!
1/#
#30000
0!
03!
04!
1<
#35000
1!
13!
14!
0<
0~"
0y"
10#
18#
1t#
1C!
0.!
1!!
0y
0h
1i
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#40000
0!
03!
04!
1<
#45000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#50000
0!
03!
04!
1<
#55000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#60000
0!
03!
04!
1<
#65000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#70000
0!
03!
04!
1<
#75000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#80000
0!
03!
04!
1<
#85000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#90000
0!
03!
04!
1<
#95000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#100000
0!
03!
04!
1<
#105000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#110000
0!
03!
04!
1<
#115000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#120000
0!
03!
04!
1<
#125000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#130000
0!
03!
04!
1<
#135000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#140000
0!
03!
04!
1<
#145000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#150000
0!
03!
04!
1<
#155000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#160000
0!
03!
04!
1<
#165000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#170000
0!
03!
04!
1<
#175000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#180000
0!
03!
04!
1<
#185000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#190000
0!
03!
04!
1<
#195000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#200000
0!
03!
04!
1<
#205000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#210000
0!
03!
04!
1<
#215000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#220000
0!
03!
04!
1<
#225000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#230000
0!
03!
04!
1<
#235000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#240000
0!
03!
04!
1<
#245000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#250000
0!
03!
04!
1<
#255000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#260000
0!
03!
04!
1<
#265000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#270000
0!
03!
04!
1<
#275000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#280000
0!
03!
04!
1<
#285000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#290000
0!
03!
04!
1<
#295000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#300000
0!
03!
04!
1<
#305000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#310000
0!
03!
04!
1<
#315000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#320000
0!
03!
04!
1<
#325000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#330000
0!
03!
04!
1<
#335000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#340000
0!
03!
04!
1<
#345000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#350000
0!
03!
04!
1<
#355000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#360000
0!
03!
04!
1<
#365000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#370000
0!
03!
04!
1<
#375000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#380000
0!
03!
04!
1<
#385000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#390000
0!
03!
04!
1<
#395000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#400000
0!
03!
04!
1<
#405000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#410000
0!
03!
04!
1<
#415000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#420000
0!
03!
04!
1<
#425000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#430000
0!
03!
04!
1<
#435000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#440000
0!
03!
04!
1<
#445000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#450000
0!
03!
04!
1<
#455000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#460000
0!
03!
04!
1<
#465000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#470000
0!
03!
04!
1<
#475000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#480000
0!
03!
04!
1<
#485000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#490000
0!
03!
04!
1<
#495000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#500000
0!
03!
04!
1<
#505000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#510000
0!
03!
04!
1<
#515000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#520000
0!
03!
04!
1<
#525000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#530000
0!
03!
04!
1<
#535000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#540000
0!
03!
04!
1<
#545000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#550000
0!
03!
04!
1<
#555000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#560000
0!
03!
04!
1<
#565000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#570000
0!
03!
04!
1<
#575000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#580000
0!
03!
04!
1<
#585000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#590000
0!
03!
04!
1<
#595000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#600000
0!
03!
04!
1<
#605000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#610000
0!
03!
04!
1<
#615000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#620000
0!
03!
04!
1<
#625000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#630000
0!
03!
04!
1<
#635000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#640000
0!
03!
04!
1<
#645000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#650000
0!
03!
04!
1<
#655000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#660000
0!
03!
04!
1<
#665000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#670000
0!
03!
04!
1<
#675000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#680000
0!
03!
04!
1<
#685000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#690000
0!
03!
04!
1<
#695000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#700000
0!
03!
04!
1<
#705000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#710000
0!
03!
04!
1<
#715000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#720000
0!
03!
04!
1<
#725000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#730000
0!
03!
04!
1<
#735000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#740000
0!
03!
04!
1<
#745000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#750000
0!
03!
04!
1<
#755000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#760000
0!
03!
04!
1<
#765000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#770000
0!
03!
04!
1<
#775000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#780000
0!
03!
04!
1<
#785000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#790000
0!
03!
04!
1<
#795000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#800000
0!
03!
04!
1<
#805000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#810000
0!
03!
04!
1<
#815000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#820000
0!
03!
04!
1<
#825000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#830000
0!
03!
04!
1<
#835000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#840000
0!
03!
04!
1<
#845000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#850000
0!
03!
04!
1<
#855000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#860000
0!
03!
04!
1<
#865000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#870000
0!
03!
04!
1<
#875000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#880000
0!
03!
04!
1<
#885000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#890000
0!
03!
04!
1<
#895000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#900000
0!
03!
04!
1<
#905000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#910000
0!
03!
04!
1<
#915000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#920000
0!
03!
04!
1<
#925000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#930000
0!
03!
04!
1<
#935000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#940000
0!
03!
04!
1<
#945000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#950000
0!
03!
04!
1<
#955000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#960000
0!
03!
04!
1<
#965000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#970000
0!
03!
04!
1<
#975000
1!
13!
14!
0<
1y"
00#
1!#
0!!
1}"
z#
z$
z%
z'
z(
z)
z,
z-
z0
z1
z/
z.
z+
z*
z&
z"
#980000
0!
03!
04!
1<
#985000
1!
13!
14!
0<
1~"
0!#
0C!
1.!
1y
1h
1z
0}"
0x"
1:!
1F!
1/#
#990000
0!
03!
04!
1<
#995000
1!
13!
14!
0<
0~"
0y"
10#
1C!
0.!
1!!
0y
0h
0z
0:!
1x"
0F!
0/#
0#
1$
1%
0'
0(
0)
0,
0-
10
01
0/
0.
0+
0*
0&
0"
#1000000
