#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 29 17:59:39 2022
# Process ID: 226511
# Current directory: /uio/hume/student-u81/rolfvh/IN3160-22/oblig8/project_2/project_2.runs/synth_1
# Command line: vivado -log self_test_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source self_test_system.tcl
# Log file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig8/project_2/project_2.runs/synth_1/self_test_system.vds
# Journal file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig8/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source self_test_system.tcl -notrace
Command: synth_design -top self_test_system -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 226532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2533.973 ; gain = 0.000 ; free physical = 19569 ; free virtual = 35268
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'self_test_system' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_system.vhd:19]
INFO: [Synth 8-638] synthesizing module 'self_test_unit' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_unit.vhd:14]
INFO: [Synth 8-3491] module 'ROM' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/ROM.vhd:7' bound to instance 'ROM_0' of component 'ROM' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_unit.vhd:30]
INFO: [Synth 8-638] synthesizing module 'ROM' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/ROM.vhd:16]
	Parameter filename bound to: ROM.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/ROM.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'self_test_unit' (2#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_unit.vhd:14]
INFO: [Synth 8-638] synthesizing module 'pulse_width_modulator' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/pulse_width_modulator.vhd:15]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/pulse_width_modulator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'pulse_width_modulator' (3#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/pulse_width_modulator.vhd:15]
INFO: [Synth 8-3491] module 'output_sync' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/output_sync.vhd:5' bound to instance 'UUT_OUT_SYNC' of component 'output_sync' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_system.vhd:132]
INFO: [Synth 8-638] synthesizing module 'output_sync' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/output_sync.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'output_sync' (4#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/output_sync.vhd:15]
INFO: [Synth 8-3491] module 'input_sync' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/input_sync.vhd:5' bound to instance 'UUT_IN_SYNC' of component 'input_sync' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_system.vhd:141]
INFO: [Synth 8-638] synthesizing module 'input_sync' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/input_sync.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'input_sync' (5#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/input_sync.vhd:15]
INFO: [Synth 8-3491] module 'quadrature_decoder' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/quadrature_decoder.vhd:6' bound to instance 'UUT_QUAD_DEC' of component 'quadrature_decoder' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_system.vhd:150]
INFO: [Synth 8-638] synthesizing module 'quadrature_decoder' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/quadrature_decoder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'quadrature_decoder' (6#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/quadrature_decoder.vhd:17]
	Parameter RCOUNT_WIDTH bound to: 20 - type: integer 
	Parameter TEN_MS_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'velocity_reader' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/velocity_reader.vhd:6' bound to instance 'UUT_VEL_READ' of component 'velocity_reader' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_system.vhd:160]
INFO: [Synth 8-638] synthesizing module 'velocity_reader' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/velocity_reader.vhd:21]
	Parameter RCOUNT_WIDTH bound to: 20 - type: integer 
	Parameter TEN_MS_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'velocity_reader' (7#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/velocity_reader.vhd:21]
INFO: [Synth 8-3491] module 'seg7ctrl' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/seg7ctrl.vhd:6' bound to instance 'UUT_S7C' of component 'seg7ctrl' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_system.vhd:169]
INFO: [Synth 8-638] synthesizing module 'seg7ctrl' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/seg7ctrl.vhd:18]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/bin2ssd_pck.vhd:16]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/bin2ssd_pck.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl' (8#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/seg7ctrl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'self_test_system' (9#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/self_test_system.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2533.973 ; gain = 0.000 ; free physical = 20234 ; free virtual = 35934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2533.973 ; gain = 0.000 ; free physical = 20296 ; free virtual = 35996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2533.973 ; gain = 0.000 ; free physical = 20296 ; free virtual = 35996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.973 ; gain = 0.000 ; free physical = 20288 ; free virtual = 35988
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/constaints.xdc]
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/constaints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/constaints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/self_test_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/self_test_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.902 ; gain = 0.000 ; free physical = 20116 ; free virtual = 35815
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2565.902 ; gain = 0.000 ; free physical = 20116 ; free virtual = 35815
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20262 ; free virtual = 35962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20262 ; free virtual = 35962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20262 ; free virtual = 35961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'moore_state_curr_reg' in module 'pulse_width_modulator'
INFO: [Synth 8-802] inferred FSM for state register 'mealy_state_curr_reg' in module 'quadrature_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            forward_idle |                               00 |                               00
                 forward |                               01 |                               01
            reverse_idle |                               10 |                               10
                 reverse |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'moore_state_curr_reg' using encoding 'sequential' in module 'pulse_width_modulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                              000 |                              000
                  s_init |                              001 |                              001
                     s_3 |                              010 |                              101
                     s_2 |                              011 |                              100
                     s_1 |                              100 |                              011
                     s_0 |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mealy_state_curr_reg' using encoding 'sequential' in module 'quadrature_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20253 ; free virtual = 35953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	  33 Input    7 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 36    
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 4     
	  27 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20229 ; free virtual = 35933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|ROM              | p_0_out    | 32x8          | LUT            | 
|self_test_system | p_0_out    | 32x8          | LUT            | 
+-----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20100 ; free virtual = 35804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20088 ; free virtual = 35792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20088 ; free virtual = 35792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20087 ; free virtual = 35791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20087 ; free virtual = 35791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20087 ; free virtual = 35791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20087 ; free virtual = 35791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20087 ; free virtual = 35791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20087 ; free virtual = 35791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|self_test_system | UUT_VEL_READ/pos_shift_reg[9][7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+-----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    38|
|3     |LUT1   |    29|
|4     |LUT2   |    20|
|5     |LUT3   |    25|
|6     |LUT4   |    38|
|7     |LUT5   |    29|
|8     |LUT6   |    68|
|9     |SRL16E |     8|
|10    |FDCE   |    91|
|11    |FDRE   |    44|
|12    |IBUF   |     4|
|13    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.902 ; gain = 31.930 ; free physical = 20087 ; free virtual = 35791
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.902 ; gain = 0.000 ; free physical = 20119 ; free virtual = 35823
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.910 ; gain = 31.930 ; free physical = 20119 ; free virtual = 35823
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.910 ; gain = 0.000 ; free physical = 20211 ; free virtual = 35915
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.910 ; gain = 0.000 ; free physical = 20161 ; free virtual = 35865
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.910 ; gain = 36.141 ; free physical = 20223 ; free virtual = 35927
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig8/project_2/project_2.runs/synth_1/self_test_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file self_test_system_utilization_synth.rpt -pb self_test_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 18:00:14 2022...
