module D_flip_flop();
  input clk;
  input Rd;
  
  input D;
  
  output q;
  
  
  always @ (posedge clk)
  if(!Rd) begin
    q <= 1'b0;
  end 
  else begin
    q <= d;
  end
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  

endmodule