RISC-V CPU Simulator Test Report
Generated: 2025-12-24 23:35:22

Test Name                 Status       Cycles      Instr      Fetch Message
------------------------------------------------------------------------------------------
1to100                    PASS           1345       1034       1238 a0=1 (correct)
array_sum                 PASS            156        117        144 a0=210 (correct)
binary_search             PASS            199        147        180 a0=6 (correct)
bitcount                  PASS            146         97        132 a0=5 (correct)
count_even                PASS            260        186        234 a0=5 (correct)
factorial                 PASS            474        322        411 a0=120 (correct)
fib                       PASS            220        154        203 a0=55 (correct)
loop_sum                  PASS            156        118        140 a0=55 (correct)
matrix_mul                PASS           1574       1132       1426 a0=4 (correct)
max                       PASS            156        112        140 a0=9 (correct)
min                       PASS            198        142        178 a0=1 (correct)
overflow                  PASS           1287        909       1155 a0=8 (correct)
power2                    PASS            140         98        124 a0=8 (correct)
prime                     PASS            719        472        618 a0=1 (correct)
reverse                   PASS            144        110        136 a0=5 (correct)
simple_add                PASS             19         13         15 a0=15 (correct)
sort                      PASS            745        551        698 a0=15 (correct)
vector_add                PASS            672        510        634 a0=10 (correct)
vector_add_100            PASS           6236       4724       5928 a0=100 (correct)
vector_mul_100            PASS          21657      15076      19545 a0=100 (correct)

========================================
Summary: 20/20 passed, 0 failed
