Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan 22 21:38:08 2018
| Host         : Luis-TOSH running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |             129 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------+------------------+------------------+----------------+
|                 Clock Signal                 | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------+---------------+------------------+------------------+----------------+
|  Inst_Clock_Divider_SIM_Pisos/clk_sig        |               | reset_IBUF       |                1 |              3 |
|  Inst_Clock_Divider_SIM_Puerta/f_carr_reg[1] |               | reset_IBUF       |                1 |              4 |
|  Hz60_BUFG                                   |               |                  |                4 |             11 |
|  Hz60_BUFG                                   |               | reset_IBUF       |                9 |             23 |
|  clk_IBUF_BUFG                               |               | reset_IBUF       |               41 |             99 |
+----------------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 11     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


