
*** Running vivado
    with args -log Block_Diagram_DDR3_util_vector_logic_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_Diagram_DDR3_util_vector_logic_1_1.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Jul 29 07:54:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Block_Diagram_DDR3_util_vector_logic_1_1.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_Diagram_DDR3_util_vector_logic_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8a5894ff397fc34c to dir: C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/Block_Diagram_DDR3_util_vector_logic_1_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.cache/ip/2024.2/8/a/8a5894ff397fc34c/Block_Diagram_DDR3_util_vector_logic_0_0.dcp to C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/Block_Diagram_DDR3_util_vector_logic_1_1_synth_1/Block_Diagram_DDR3_util_vector_logic_1_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.cache/ip/2024.2/8/a/8a5894ff397fc34c/Block_Diagram_DDR3_util_vector_logic_0_0_sim_netlist.v to C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/Block_Diagram_DDR3_util_vector_logic_1_1_synth_1/Block_Diagram_DDR3_util_vector_logic_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.cache/ip/2024.2/8/a/8a5894ff397fc34c/Block_Diagram_DDR3_util_vector_logic_0_0_sim_netlist.vhdl to C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/Block_Diagram_DDR3_util_vector_logic_1_1_synth_1/Block_Diagram_DDR3_util_vector_logic_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.cache/ip/2024.2/8/a/8a5894ff397fc34c/Block_Diagram_DDR3_util_vector_logic_0_0_stub.v to C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/Block_Diagram_DDR3_util_vector_logic_1_1_synth_1/Block_Diagram_DDR3_util_vector_logic_1_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.cache/ip/2024.2/8/a/8a5894ff397fc34c/Block_Diagram_DDR3_util_vector_logic_0_0_stub.vhdl to C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/Block_Diagram_DDR3_util_vector_logic_1_1_synth_1/Block_Diagram_DDR3_util_vector_logic_1_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Block_Diagram_DDR3_util_vector_logic_1_1, cache-ID = 8a5894ff397fc34c.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 07:54:14 2025...
