INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3380] identifier 'multiplier' is used before its declaration [C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/multiply.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/pipeline_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cpu
INFO: [VRFC 10-2458] undeclared symbol dbg_IF_allow_in, assumed default net type wire [C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/pipeline_cpu.v:477]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/new/read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sources_1/imports/8_pipeline_cpu/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/A/Documents/vivoda_projects/arch_lab_4/arch_lab_4.srcs/sim_1/imports/8_pipeline_cpu/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
