// Seed: 986117161
module module_0 (
    output wor  id_0,
    output wor  id_1,
    input  tri0 id_2
);
  integer id_4;
  logic id_5, id_6;
  assign id_5 = -1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  wand  id_4,
    input  wire  id_5,
    output uwire id_6
);
  assign id_6 = id_1 - id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    output wand id_2,
    output tri id_3,
    input supply0 id_4,
    input wand id_5,
    output uwire id_6,
    output supply0 id_7,
    input wire id_8,
    input wire id_9,
    output wand id_10,
    input supply1 id_11,
    output supply0 id_12
);
  logic id_14;
  assign module_0.id_5 = 0;
endmodule
