<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_irq_unit_behav.wdb" id="1">
         <top_modules>
            <top_module name="alu_opcodes_pkg" />
            <top_module name="csr_pkg" />
            <top_module name="glbl" />
            <top_module name="riscv_pkg" />
            <top_module name="tb_irq_unit" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="602001fs"></ZoomEndTime>
      <Cursor1Time time="400000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="199"></NameColumnWidth>
      <ValueColumnWidth column_width="133"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="22" />
   <wvobject fp_name="/tb_irq_unit/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/instr" type="array">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/instr_addr" type="array">
      <obj_property name="ElementShortName">instr_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/mem_req" type="logic">
      <obj_property name="ElementShortName">mem_req</obj_property>
      <obj_property name="ObjectShortName">mem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/mem_we" type="logic">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/mem_wd" type="array">
      <obj_property name="ElementShortName">mem_wd[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wd[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/mem_addr" type="array">
      <obj_property name="ElementShortName">mem_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/rd" type="array">
      <obj_property name="ElementShortName">rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/stall" type="logic">
      <obj_property name="ElementShortName">stall</obj_property>
      <obj_property name="ObjectShortName">stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/mem_size" type="array">
      <obj_property name="ElementShortName">mem_size[2:0]</obj_property>
      <obj_property name="ObjectShortName">mem_size[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/irq_req" type="logic">
      <obj_property name="ElementShortName">irq_req</obj_property>
      <obj_property name="ObjectShortName">irq_req</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/irq_ret" type="logic">
      <obj_property name="ElementShortName">irq_ret</obj_property>
      <obj_property name="ObjectShortName">irq_ret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/data_mem_rd_o" type="array">
      <obj_property name="ElementShortName">data_mem_rd_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_mem_rd_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/data_mem_ready_o" type="logic">
      <obj_property name="ElementShortName">data_mem_ready_o</obj_property>
      <obj_property name="ObjectShortName">data_mem_ready_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/lsu_mem_req_o" type="logic">
      <obj_property name="ElementShortName">lsu_mem_req_o</obj_property>
      <obj_property name="ObjectShortName">lsu_mem_req_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/lsu_mem_wd_o" type="array">
      <obj_property name="ElementShortName">lsu_mem_wd_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">lsu_mem_wd_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/lsu_mem_addr_o" type="array">
      <obj_property name="ElementShortName">lsu_mem_addr_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">lsu_mem_addr_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/lsu_mem_we_o" type="logic">
      <obj_property name="ElementShortName">lsu_mem_we_o</obj_property>
      <obj_property name="ObjectShortName">lsu_mem_we_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/lsu_mem_be_o" type="array">
      <obj_property name="ElementShortName">lsu_mem_be_o[3:0]</obj_property>
      <obj_property name="ObjectShortName">lsu_mem_be_o[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/lsu_mem_rd_i" type="array">
      <obj_property name="ElementShortName">lsu_mem_rd_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">lsu_mem_rd_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_irq_unit/unit/core/register_file_inst/rf_mem" type="array">
      <obj_property name="ElementShortName">rf_mem[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_mem[0:31][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
