<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="Add_Frame" family="Cyclone V" style="SUPERSET"
    fixed-name="false" temporary="false">
    <instance version="13.1" decorated-name="Add_Frame_GN">
        <port name="Add_Frame_Add_Frame_Module_CTRL_DECODER_decoder_col"
            dir="Output" vhdl-type="std_logic_vector(16-1 downto 0)"
            width="16" lowerbound="0"/>
        <port name="Add_Frame_Add_Frame_Module_CTRL_DECODER_decoder_row"
            dir="Output" vhdl-type="std_logic_vector(16-1 downto 0)"
            width="16" lowerbound="0"/>
        <port name="Add_Frame_Add_Frame_Module_col_counter" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="Add_Frame_Add_Frame_Module_frame_in" dir="Output"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="Add_Frame_Add_Frame_Module_row_counter" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="Add_Frame_Add_Frame_Module_state" dir="Output"
            vhdl-type="std_logic_vector(3-1 downto 0)" width="3" lowerbound="0"/>
        <port name="Avalon_MM_Slave_address" dir="Input"
            vhdl-type="std_logic_vector(3-1 downto 0)" width="3" lowerbound="0"/>
        <port name="Avalon_MM_Slave_write" dir="Input"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Avalon_MM_Slave_writedata" dir="Input"
            vhdl-type="std_logic_vector(32-1 downto 0)" width="32" lowerbound="0"/>
        <port name="Avalon_ST_Sink_data" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="Avalon_ST_Sink_endofpacket" dir="Input"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Avalon_ST_Sink_ready" dir="Output"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Avalon_ST_Sink_startofpacket" dir="Input"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Avalon_ST_Sink_valid" dir="Input"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Avalon_ST_Source_data" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="Avalon_ST_Source_endofpacket" dir="Output"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Avalon_ST_Source_ready" dir="Input"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Avalon_ST_Source_startofpacket" dir="Output"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Avalon_ST_Source_valid" dir="Output"
            vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="Add_Frame_GN.vhd"/>
        <generated-file file-type="VHDL" filename="Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd"/>
        <generated-file file-type="VHDL" filename="Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd"/>
        <generated-file file-type="VHDL" filename="Add_Frame_GN_Add_Frame_Add_Frame_Module_Frame_Par.vhd"/>
        <generated-file file-type="VHDL" filename="tb_Add_Frame.vhd"/>
        <instantiates-child childname="alt_dspbuilder_clock" decorated-name="alt_dspbuilder_clock_GNQFU4PUDH"/>
        <instantiates-child childname="alt_dspbuilder_port" decorated-name="alt_dspbuilder_port_GNS2GDLO5E"/>
        <instantiates-child childname="alt_dspbuilder_port" decorated-name="alt_dspbuilder_port_GN37ALZBS4"/>
        <instantiates-child childname="alt_dspbuilder_port" decorated-name="alt_dspbuilder_port_GNEPKLLZKY"/>
        <instantiates-child childname="alt_dspbuilder_port" decorated-name="alt_dspbuilder_port_GNOC3SGKQJ"/>
        <instantiates-child childname="alt_dspbuilder_pipelined_adder" decorated-name="alt_dspbuilder_pipelined_adder_GNWEIMU3MK"/>
        <instantiates-child childname="alt_dspbuilder_gnd" decorated-name="alt_dspbuilder_gnd_GN"/>
        <instantiates-child childname="alt_dspbuilder_vcc" decorated-name="alt_dspbuilder_vcc_GN"/>
        <instantiates-child childname="alt_dspbuilder_port" decorated-name="alt_dspbuilder_port_GNBO6OMO5Y"/>
        <instantiates-child childname="alt_dspbuilder_pipelined_adder" decorated-name="alt_dspbuilder_pipelined_adder_GN4HTUTWRG"/>
        <instantiates-child childname="alt_dspbuilder_constant" decorated-name="alt_dspbuilder_constant_GNWFCSDEFM"/>
        <instantiates-child childname="alt_dspbuilder_constant" decorated-name="alt_dspbuilder_constant_GNI2J5SAO3"/>
        <instantiates-child childname="alt_dspbuilder_constant" decorated-name="alt_dspbuilder_constant_GNZEH3JAKA"/>
        <instantiates-child childname="alt_dspbuilder_constant" decorated-name="alt_dspbuilder_constant_GN4GVGE46N"/>
        <instantiates-child childname="alt_dspbuilder_constant" decorated-name="alt_dspbuilder_constant_GNNKZSYI73"/>
        <instantiates-child childname="alt_dspbuilder_if_statement" decorated-name="alt_dspbuilder_if_statement_GNHRNNRV37"/>
        <instantiates-child childname="alt_dspbuilder_single_pulse" decorated-name="alt_dspbuilder_single_pulse_GN2XGKTRR3"/>
        <instantiates-child childname="alt_dspbuilder_logical_bit_op" decorated-name="alt_dspbuilder_logical_bit_op_GNKUBZL4TE"/>
        <instantiates-child childname="alt_dspbuilder_logical_bit_op" decorated-name="alt_dspbuilder_logical_bit_op_GNA5ZFEL7V"/>
        <instantiates-child childname="alt_dspbuilder_if_statement" decorated-name="alt_dspbuilder_if_statement_GNUCFELPE2"/>
        <instantiates-child childname="alt_dspbuilder_port" decorated-name="alt_dspbuilder_port_GNXAOKDYKC"/>
        <instantiates-child childname="alt_dspbuilder_counter" decorated-name="alt_dspbuilder_counter_GNCXSYJEM5"/>
        <instantiates-child childname="alt_dspbuilder_delay" decorated-name="alt_dspbuilder_delay_GNHYCSAEGT"/>
        <instantiates-child childname="FrameControl_import" decorated-name="FrameControl_import_GN"/>
        <instantiates-child childname="alt_dspbuilder_if_statement" decorated-name="alt_dspbuilder_if_statement_GN7VA7SRUP"/>
        <instantiates-child childname="alt_dspbuilder_multiplexer" decorated-name="alt_dspbuilder_multiplexer_GNRF25WCVA"/>
        <instantiates-child childname="alt_dspbuilder_delay" decorated-name="alt_dspbuilder_delay_GNUECIBFDH"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNSB3OXIQS"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GN46N4UJ5S"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNLWRZWTQF"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNOLJGN3IG"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNAQKAVKAT"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNQAP6WVUD"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNVFVRULJR"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNYS2BYR3H"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNED3D3FSF"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNYDD6MCZ4"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNHBD5Z3AF"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GN76IOUHQH"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNMU5M7DX7"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNI42JW6WW"/>
        <instantiates-child childname="alt_dspbuilder_bus_concat" decorated-name="alt_dspbuilder_bus_concat_GNAUBM7IRL"/>
        <instantiates-child childname="alt_dspbuilder_bus_concat" decorated-name="alt_dspbuilder_bus_concat_GNBH75ZTOD"/>
        <instantiates-child childname="alt_dspbuilder_bus_concat" decorated-name="alt_dspbuilder_bus_concat_GNXPBV3I7L"/>
        <instantiates-child childname="alt_dspbuilder_if_statement" decorated-name="alt_dspbuilder_if_statement_GNURIZNNI4"/>
        <instantiates-child childname="alt_dspbuilder_constant" decorated-name="alt_dspbuilder_constant_GNP7P5YZV2"/>
        <instantiates-child childname="alt_dspbuilder_logical_bit_op" decorated-name="alt_dspbuilder_logical_bit_op_GNUQ2R64DV"/>
        <instantiates-child childname="alt_dspbuilder_delay" decorated-name="alt_dspbuilder_delay_GNVCBR7UZP"/>
        <instantiates-child childname="alt_dspbuilder_counter" decorated-name="alt_dspbuilder_counter_GNW5IG44CT"/>
        <instantiates-child childname="alt_dspbuilder_delay" decorated-name="alt_dspbuilder_delay_GNGQ56ZS4N"/>
        <instantiates-child childname="alt_dspbuilder_decoder" decorated-name="alt_dspbuilder_decoder_GNSCEXJCJK"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNNZHXLS76"/>
        <instantiates-child childname="alt_dspbuilder_decoder" decorated-name="alt_dspbuilder_decoder_GNBHXAVAPH"/>
        <instantiates-child childname="alt_dspbuilder_delay" decorated-name="alt_dspbuilder_delay_GNWON5MXYC"/>
        <instantiates-child childname="alt_dspbuilder_decoder" decorated-name="alt_dspbuilder_decoder_GNQPHUITBS"/>
        <instantiates-child childname="alt_dspbuilder_decoder" decorated-name="alt_dspbuilder_decoder_GN7W55JURN"/>
        <instantiates-child childname="alt_dspbuilder_decoder" decorated-name="alt_dspbuilder_decoder_GNBT6YIKS3"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNWMSU6SSZ"/>
        <instantiates-child childname="Add_Frame" decorated-name="Add_Frame_GN"/>
        <instantiates-child childname="alt_dspbuilder_testbench_clock" decorated-name="alt_dspbuilder_testbench_clock_GNCGUFKHRR"/>
        <instantiates-child childname="alt_dspbuilder_testbench_salt" decorated-name="alt_dspbuilder_testbench_salt_GNUCY2GBID"/>
        <instantiates-child childname="alt_dspbuilder_testbench_salt" decorated-name="alt_dspbuilder_testbench_salt_GN7Z4SHGOK"/>
        <instantiates-child childname="alt_dspbuilder_testbench_salt" decorated-name="alt_dspbuilder_testbench_salt_GNDBMPYDND"/>
        <instantiates-child childname="alt_dspbuilder_testbench_salt" decorated-name="alt_dspbuilder_testbench_salt_GNOXVOQUET"/>
        <instantiates-child childname="alt_dspbuilder_testbench_capture" decorated-name="alt_dspbuilder_testbench_capture_GNQX2JTRTZ"/>
        <instantiates-child childname="alt_dspbuilder_testbench_capture" decorated-name="alt_dspbuilder_testbench_capture_GNHCRI5YMO"/>
        <instantiates-child childname="alt_dspbuilder_testbench_capture" decorated-name="alt_dspbuilder_testbench_capture_GNAXODEVVW"/>
        <instantiates-child childname="alt_dspbuilder_testbench_capture" decorated-name="alt_dspbuilder_testbench_capture_GN32ABLG7V"/>
        <instantiates-child childname="alt_dspbuilder_testbench_capture" decorated-name="alt_dspbuilder_testbench_capture_GNZUHKKGTG"/>
    </instance>
    <source-file
        name="E:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Add_Frame\Add_Frame.slx" stamp="1424831837705"/>
    <source-file
        name="E:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Add_Frame\Add_Frame.mdlxml" stamp="1424831846465"/>
    <supersetport name="Avalon_ST_Sink_data" dir="Input"
        vhdl-type="std_logic_vector(24-1 downto 0)" lowerbound="0"/>
    <supersetport name="Avalon_ST_Sink_endofpacket" dir="Input"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Avalon_MM_Slave_address" dir="Input"
        vhdl-type="std_logic_vector(3-1 downto 0)" lowerbound="0"/>
    <supersetport name="Avalon_ST_Source_valid" dir="Output"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Avalon_MM_Slave_writedata" dir="Input"
        vhdl-type="std_logic_vector(32-1 downto 0)" lowerbound="0"/>
    <supersetport name="Avalon_ST_Sink_valid" dir="Input"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport
        name="Add_Frame_Add_Frame_Module_CTRL_DECODER_decoder_col"
        dir="Output" vhdl-type="std_logic_vector(16-1 downto 0)" lowerbound="0"/>
    <supersetport name="Clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Avalon_ST_Source_endofpacket" dir="Output"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Add_Frame_Add_Frame_Module_frame_in"
        dir="Output" vhdl-type="std_logic_vector(1-1 downto 0)" lowerbound="0"/>
    <supersetport name="Add_Frame_Add_Frame_Module_row_counter"
        dir="Output" vhdl-type="std_logic_vector(16-1 downto 0)" lowerbound="0"/>
    <supersetport
        name="Add_Frame_Add_Frame_Module_CTRL_DECODER_decoder_row"
        dir="Output" vhdl-type="std_logic_vector(16-1 downto 0)" lowerbound="0"/>
    <supersetport name="Avalon_ST_Source_startofpacket" dir="Output"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Add_Frame_Add_Frame_Module_col_counter"
        dir="Output" vhdl-type="std_logic_vector(16-1 downto 0)" lowerbound="0"/>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Avalon_ST_Source_ready" dir="Input"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Avalon_MM_Slave_write" dir="Input"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Add_Frame_Add_Frame_Module_state" dir="Output"
        vhdl-type="std_logic_vector(3-1 downto 0)" lowerbound="0"/>
    <supersetport name="Avalon_ST_Sink_ready" dir="Output"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Avalon_ST_Sink_startofpacket" dir="Input"
        vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="Avalon_ST_Source_data" dir="Output"
        vhdl-type="std_logic_vector(24-1 downto 0)" lowerbound="0"/>
</jvgen>
