Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jun  2 18:00:49 2022
| Host         : DESKTOP-KQS266E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPS_timing_summary_routed.rpt -pb GPS_timing_summary_routed.pb -rpx GPS_timing_summary_routed.rpx -warn_on_violation
| Design       : GPS
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: UART_RX_Comp/r_RX_DV_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: UART_RX_Gps/r_RX_DV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.626        0.000                      0                  146        0.172        0.000                      0                  146        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.626        0.000                      0                  146        0.172        0.000                      0                  146        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.180%)  route 3.081ns (78.820%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.807     8.464    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.286    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[10]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.090    UART_TX_Comp/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.180%)  route 3.081ns (78.820%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.807     8.464    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.286    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.090    UART_TX_Comp/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.180%)  route 3.081ns (78.820%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.807     8.464    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.286    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[12]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.090    UART_TX_Comp/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.180%)  route 3.081ns (78.820%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.807     8.464    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.286    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[9]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.090    UART_TX_Comp/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.828ns (22.068%)  route 2.924ns (77.932%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.650     8.306    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y43          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.519    14.287    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[13]/C
                         clock pessimism              0.244    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y43          FDRE (Setup_fdre_C_R)       -0.429    14.066    UART_TX_Comp/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.828ns (22.703%)  route 2.819ns (77.297%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.545     8.201    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y40          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517    14.285    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[1]/C
                         clock pessimism              0.244    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.064    UART_TX_Comp/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.828ns (22.703%)  route 2.819ns (77.297%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.545     8.201    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y40          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517    14.285    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[2]/C
                         clock pessimism              0.244    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.064    UART_TX_Comp/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.828ns (22.703%)  route 2.819ns (77.297%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.545     8.201    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y40          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517    14.285    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
                         clock pessimism              0.244    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.064    UART_TX_Comp/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.828ns (22.703%)  route 2.819ns (77.297%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.545     8.201    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y40          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517    14.285    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[4]/C
                         clock pessimism              0.244    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.064    UART_TX_Comp/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.880%)  route 2.791ns (77.120%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     4.554    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  UART_TX_Comp/r_Clk_Count_reg[11]/Q
                         net (fo=2, routed)           0.860     5.870    UART_TX_Comp/r_Clk_Count_reg_n_0_[11]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     5.994 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.577     6.571    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.695 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=8, routed)           0.838     7.533    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.657 r  UART_TX_Comp/r_Clk_Count[13]_i_1__1/O
                         net (fo=13, routed)          0.516     8.173    UART_TX_Comp/r_Clk_Count[13]_i_1__1_n_0
    SLICE_X0Y41          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.286    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[5]/C
                         clock pessimism              0.244    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    14.065    UART_TX_Comp/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.065    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  5.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 UART_RX_Gps/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.568    UART_RX_Gps/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  UART_RX_Gps/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Gps/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.111     1.821    UART_TX_Comp/D[7]
    SLICE_X2Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.927    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[7]/C
                         clock pessimism             -0.342     1.585    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.063     1.648    UART_TX_Comp/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UART_RX_Gps/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.568    UART_RX_Gps/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  UART_RX_Gps/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Gps/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.121     1.830    UART_TX_Comp/D[5]
    SLICE_X3Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.927    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[5]/C
                         clock pessimism             -0.342     1.585    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.070     1.655    UART_TX_Comp/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART_RX_Gps/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.568    UART_RX_Gps/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  UART_RX_Gps/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Gps/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.123     1.832    UART_TX_Comp/D[0]
    SLICE_X2Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.927    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[0]/C
                         clock pessimism             -0.342     1.585    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.059     1.644    UART_TX_Comp/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 UART_RX_Gps/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.568    UART_RX_Gps/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  UART_RX_Gps/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Gps/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.123     1.832    UART_TX_Comp/D[1]
    SLICE_X2Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.927    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[1]/C
                         clock pessimism             -0.342     1.585    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.052     1.637    UART_TX_Comp/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_TX_Comp/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.605%)  route 0.116ns (38.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.569    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  UART_TX_Comp/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.710 f  UART_TX_Comp/r_Bit_Index_reg[0]/Q
                         net (fo=8, routed)           0.116     1.826    UART_TX_Comp/r_Bit_Index_reg_n_0_[0]
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  UART_TX_Comp/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.871    UART_TX_Comp/o_TX_Serial_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  UART_TX_Comp/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.927    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UART_TX_Comp/o_TX_Serial_reg/C
                         clock pessimism             -0.345     1.582    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.091     1.673    UART_TX_Comp/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 UART_RX_Gps/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.568    UART_RX_Gps/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  UART_RX_Gps/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  UART_RX_Gps/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.123     1.855    UART_TX_Comp/D[3]
    SLICE_X2Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.927    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[3]/C
                         clock pessimism             -0.342     1.585    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.063     1.648    UART_TX_Comp/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UART_RX_Gps/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.486%)  route 0.169ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.568    UART_RX_Gps/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  UART_RX_Gps/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Gps/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.169     1.878    UART_TX_Comp/D[6]
    SLICE_X3Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.927    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[6]/C
                         clock pessimism             -0.342     1.585    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.072     1.657    UART_TX_Comp/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Comp/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.025%)  route 0.179ns (48.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.569    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  UART_RX_Comp/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  UART_RX_Comp/r_SM_Main_reg[1]/Q
                         net (fo=26, routed)          0.179     1.889    UART_RX_Comp/r_SM_Main_reg_n_0_[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.045     1.934 r  UART_RX_Comp/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    UART_RX_Comp/r_Bit_Index[1]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  UART_RX_Comp/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.929    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  UART_RX_Comp/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.321     1.608    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091     1.699    UART_RX_Comp/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UART_TX_Comp/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.297%)  route 0.157ns (45.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.569    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  UART_TX_Comp/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  UART_TX_Comp/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.157     1.867    UART_TX_Comp/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.045     1.912 r  UART_TX_Comp/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    UART_TX_Comp/r_Clk_Count[0]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.927    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[0]/C
                         clock pessimism             -0.342     1.585    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.092     1.677    UART_TX_Comp/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Comp/r_RX_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.568    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  UART_RX_Comp/r_RX_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.128     1.696 r  UART_RX_Comp/r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.119     1.816    UART_RX_Comp/r_RX_Data_R
    SLICE_X4Y42          FDRE                                         r  UART_RX_Comp/r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.926    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  UART_RX_Comp/r_RX_Data_reg/C
                         clock pessimism             -0.358     1.568    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.012     1.580    UART_RX_Comp/r_RX_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    UART_RX_Comp/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    UART_RX_Comp/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    UART_RX_Comp/r_Bit_Index_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42    UART_RX_Comp/r_Clk_Count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y44    UART_RX_Comp/r_Clk_Count_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y44    UART_RX_Comp/r_Clk_Count_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y44    UART_RX_Comp/r_Clk_Count_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y45    UART_RX_Comp/r_Clk_Count_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y42    UART_RX_Comp/r_Clk_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    UART_RX_Gps/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    UART_RX_Gps/r_Clk_Count_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    UART_RX_Gps/r_Clk_Count_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    UART_RX_Gps/r_Clk_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    UART_RX_Gps/r_RX_Data_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    UART_RX_Gps/r_RX_Data_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    UART_RX_Gps/r_SM_Main_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    UART_RX_Gps/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    UART_RX_Gps/r_Clk_Count_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    UART_RX_Gps/r_Clk_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    UART_RX_Comp/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    UART_RX_Comp/r_RX_DV_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    UART_RX_Comp/r_SM_Main_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    UART_TX_Comp/r_Clk_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    UART_RX_Comp/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    UART_RX_Comp/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    UART_RX_Comp/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    UART_RX_Comp/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    UART_RX_Comp/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    UART_RX_Comp/r_Clk_Count_reg[0]/C



