

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'
================================================================
* Date:           Wed Jan  3 23:38:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.059 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12804|    12804|  0.128 ms|  0.128 ms|  12804|  12804|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7  |    12802|    12802|         4|          1|          1|  12800|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.95>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1"   --->   Operation 10 'alloca' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten15"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i_12"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8.preheader"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i14 %indvar_flatten15" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 18 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.98ns)   --->   "%icmp_ln685 = icmp_eq  i14 %indvar_flatten15_load, i14 12800" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 20 'icmp' 'icmp_ln685' <Predicate = true> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.52ns)   --->   "%add_ln685_1 = add i14 %indvar_flatten15_load, i14 1" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 21 'add' 'add_ln685_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln685 = br i1 %icmp_ln685, void %.preheader8, void %.preheader7.preheader.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 22 'br' 'br_ln685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_12_load = load i4 %i_12" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 24 'load' 'i_12_load' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%add_ln685 = add i4 %i_12_load, i4 1" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 25 'add' 'add_ln685' <Predicate = (!icmp_ln685)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%icmp_ln686 = icmp_eq  i12 %indvar_flatten_load, i12 1600" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 26 'icmp' 'icmp_ln686' <Predicate = (!icmp_ln685)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.83ns)   --->   "%select_ln685_1 = select i1 %icmp_ln686, i4 %add_ln685, i4 %i_12_load" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 27 'select' 'select_ln685_1' <Predicate = (!icmp_ln685)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln688 = zext i4 %select_ln685_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 28 'zext' 'zext_ln688' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (0.98ns) (grouped into DSP with root node add_ln688)   --->   "%mul_ln688 = mul i10 %zext_ln688, i10 100" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 29 'mul' 'mul_ln688' <Predicate = (!icmp_ln685)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (1.54ns)   --->   "%add_ln686_1 = add i12 %indvar_flatten_load, i12 1" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 30 'add' 'add_ln686_1' <Predicate = (!icmp_ln685)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.59ns)   --->   "%select_ln686_2 = select i1 %icmp_ln686, i12 1, i12 %add_ln686_1" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 31 'select' 'select_ln686_2' <Predicate = (!icmp_ln685)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln685 = store i14 %add_ln685_1, i14 %indvar_flatten15" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 32 'store' 'store_ln685' <Predicate = (!icmp_ln685)> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln685 = store i4 %select_ln685_1, i4 %i_12" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 33 'store' 'store_ln685' <Predicate = (!icmp_ln685)> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln686 = store i12 %select_ln686_2, i12 %indvar_flatten" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 34 'store' 'store_ln686' <Predicate = (!icmp_ln685)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 35 [2/3] (0.98ns) (grouped into DSP with root node add_ln688)   --->   "%mul_ln688 = mul i10 %zext_ln688, i10 100" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 35 'mul' 'mul_ln688' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 36 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln686)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.80ns)   --->   "%select_ln685 = select i1 %icmp_ln686, i7 0, i7 %j_load" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 38 'select' 'select_ln685' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node add_ln688)   --->   "%mul_ln688 = mul i10 %zext_ln688, i10 100" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 39 'mul' 'mul_ln688' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln685)   --->   "%xor_ln685 = xor i1 %icmp_ln686, i1 1" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 40 'xor' 'xor_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns)   --->   "%icmp_ln687 = icmp_eq  i5 %k_load, i5 16" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 41 'icmp' 'icmp_ln687' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln685 = and i1 %icmp_ln687, i1 %xor_ln685" [DynMap/DynMap_4HLS.cpp:685]   --->   Operation 42 'and' 'and_ln685' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.31ns)   --->   "%add_ln686 = add i7 %select_ln685, i7 1" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 43 'add' 'add_ln686' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln686)   --->   "%or_ln686 = or i1 %and_ln685, i1 %icmp_ln686" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 44 'or' 'or_ln686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln686 = select i1 %or_ln686, i5 0, i5 %k_load" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 45 'select' 'select_ln686' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.80ns)   --->   "%select_ln686_1 = select i1 %and_ln685, i7 %add_ln686, i7 %select_ln685" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 46 'select' 'select_ln686_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln688_1 = zext i7 %select_ln686_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 47 'zext' 'zext_ln688_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln688 = add i10 %mul_ln688, i10 %zext_ln688_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 48 'add' 'add_ln688' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (1.02ns)   --->   "%add_ln687 = add i5 %select_ln686, i5 1" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 49 'add' 'add_ln687' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln686 = store i7 %select_ln686_1, i7 %j" [DynMap/DynMap_4HLS.cpp:686]   --->   Operation 50 'store' 'store_ln686' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln687 = store i5 %add_ln687, i5 %k" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 51 'store' 'store_ln687' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln685)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.05>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12800, i64 12800, i64 12800"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_686_6_VITIS_LOOP_687_7_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln688 = add i10 %mul_ln688, i10 %zext_ln688_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 56 'add' 'add_ln688' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_24_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %add_ln688, i4 0" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 57 'bitconcatenate' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln688_2 = zext i5 %select_ln686" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 59 'zext' 'zext_ln688_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.52ns)   --->   "%add_ln688_1 = add i14 %tmp_24_cast, i14 %zext_ln688_2" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 60 'add' 'add_ln688_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln688_3 = zext i14 %add_ln688_1" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 61 'zext' 'zext_ln688_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_addr = getelementptr i8 %placement_dynamic_bypass, i64 0, i64 %zext_ln688_3" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 62 'getelementptr' 'placement_dynamic_bypass_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln687 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [DynMap/DynMap_4HLS.cpp:687]   --->   Operation 63 'specloopname' 'specloopname_ln687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.77ns)   --->   "%store_ln688 = store i8 255, i14 %placement_dynamic_bypass_addr" [DynMap/DynMap_4HLS.cpp:688]   --->   Operation 64 'store' 'store_ln688' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12800> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8.preheader"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ placement_dynamic_bypass]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                             (alloca           ) [ 01110]
j                             (alloca           ) [ 01110]
indvar_flatten                (alloca           ) [ 01000]
i_12                          (alloca           ) [ 01000]
indvar_flatten15              (alloca           ) [ 01000]
store_ln0                     (store            ) [ 00000]
store_ln0                     (store            ) [ 00000]
store_ln0                     (store            ) [ 00000]
store_ln0                     (store            ) [ 00000]
store_ln0                     (store            ) [ 00000]
br_ln0                        (br               ) [ 00000]
indvar_flatten15_load         (load             ) [ 00000]
specpipeline_ln0              (specpipeline     ) [ 00000]
icmp_ln685                    (icmp             ) [ 01110]
add_ln685_1                   (add              ) [ 00000]
br_ln685                      (br               ) [ 00000]
indvar_flatten_load           (load             ) [ 00000]
i_12_load                     (load             ) [ 00000]
add_ln685                     (add              ) [ 00000]
icmp_ln686                    (icmp             ) [ 01110]
select_ln685_1                (select           ) [ 00000]
zext_ln688                    (zext             ) [ 01110]
add_ln686_1                   (add              ) [ 00000]
select_ln686_2                (select           ) [ 00000]
store_ln685                   (store            ) [ 00000]
store_ln685                   (store            ) [ 00000]
store_ln686                   (store            ) [ 00000]
k_load                        (load             ) [ 00000]
j_load                        (load             ) [ 00000]
select_ln685                  (select           ) [ 00000]
mul_ln688                     (mul              ) [ 01001]
xor_ln685                     (xor              ) [ 00000]
icmp_ln687                    (icmp             ) [ 00000]
and_ln685                     (and              ) [ 00000]
add_ln686                     (add              ) [ 00000]
or_ln686                      (or               ) [ 00000]
select_ln686                  (select           ) [ 01001]
select_ln686_1                (select           ) [ 00000]
zext_ln688_1                  (zext             ) [ 01001]
add_ln687                     (add              ) [ 00000]
store_ln686                   (store            ) [ 00000]
store_ln687                   (store            ) [ 00000]
specloopname_ln0              (specloopname     ) [ 00000]
empty                         (speclooptripcount) [ 00000]
specpipeline_ln0              (specpipeline     ) [ 00000]
specloopname_ln0              (specloopname     ) [ 00000]
add_ln688                     (add              ) [ 00000]
tmp_24_cast                   (bitconcatenate   ) [ 00000]
specpipeline_ln0              (specpipeline     ) [ 00000]
zext_ln688_2                  (zext             ) [ 00000]
add_ln688_1                   (add              ) [ 00000]
zext_ln688_3                  (zext             ) [ 00000]
placement_dynamic_bypass_addr (getelementptr    ) [ 00000]
specloopname_ln687            (specloopname     ) [ 00000]
store_ln688                   (store            ) [ 00000]
br_ln0                        (br               ) [ 00000]
ret_ln0                       (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="placement_dynamic_bypass">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_686_6_VITIS_LOOP_687_7_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="k_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_12_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten15_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="placement_dynamic_bypass_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="14" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_addr/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln688_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln688/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="14" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten15_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln685_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="0" index="1" bw="13" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln685/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln685_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_12_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln685_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln686_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln686/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln685_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln688_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln688/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln686_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln686_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln686_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln686_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln685_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="0" index="1" bw="14" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln685_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln686_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln686/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="k_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="2"/>
<pin id="195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="2"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln685_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xor_ln685_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="2"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln685/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln687_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln687/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="and_ln685_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln685/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln686_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln686/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_ln686_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="2"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln686/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln686_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln686/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln686_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln686_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln688_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln688_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln687_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln687/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln686_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="2"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln686/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln687_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="2"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln687/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_24_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_cast/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln688_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln688_2/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln688_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln688_1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln688_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln688_3/4 "/>
</bind>
</comp>

<comp id="291" class="1007" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln688/1 add_ln688/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="k_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="307" class="1005" name="j_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="314" class="1005" name="indvar_flatten_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_12_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten15_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln685_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="2"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln685 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln686_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="2"/>
<pin id="341" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln686 "/>
</bind>
</comp>

<comp id="346" class="1005" name="zext_ln688_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln688 "/>
</bind>
</comp>

<comp id="351" class="1005" name="select_ln686_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="1"/>
<pin id="353" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln686 "/>
</bind>
</comp>

<comp id="356" class="1005" name="zext_ln688_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="1"/>
<pin id="358" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln688_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="134" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="140" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="137" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="134" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="146" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="128" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="152" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="170" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="193" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="206" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="199" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="217" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="193" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="217" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="223" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="199" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="234" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="242" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="254" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="6" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="284"><net_src comp="270" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="296"><net_src comp="160" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="250" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="303"><net_src comp="60" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="310"><net_src comp="64" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="317"><net_src comp="68" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="324"><net_src comp="72" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="331"><net_src comp="76" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="338"><net_src comp="122" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="146" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="349"><net_src comp="160" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="354"><net_src comp="234" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="359"><net_src comp="250" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="291" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: placement_dynamic_bypass | {4 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten15_load : 1
		icmp_ln685 : 2
		add_ln685_1 : 2
		br_ln685 : 3
		indvar_flatten_load : 1
		i_12_load : 1
		add_ln685 : 2
		icmp_ln686 : 2
		select_ln685_1 : 3
		zext_ln688 : 4
		mul_ln688 : 5
		add_ln686_1 : 2
		select_ln686_2 : 3
		store_ln685 : 3
		store_ln685 : 4
		store_ln686 : 4
	State 2
	State 3
		select_ln685 : 1
		icmp_ln687 : 1
		and_ln685 : 2
		add_ln686 : 2
		or_ln686 : 2
		select_ln686 : 2
		select_ln686_1 : 3
		zext_ln688_1 : 4
		add_ln688 : 5
		add_ln687 : 3
		store_ln686 : 4
		store_ln687 : 4
	State 4
		tmp_24_cast : 1
		add_ln688_1 : 2
		zext_ln688_3 : 3
		placement_dynamic_bypass_addr : 4
		store_ln688 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln685_1_fu_128  |    0    |    0    |    14   |
|          |    add_ln685_fu_140   |    0    |    0    |    6    |
|    add   |   add_ln686_1_fu_164  |    0    |    0    |    12   |
|          |    add_ln686_fu_223   |    0    |    0    |    7    |
|          |    add_ln687_fu_254   |    0    |    0    |    7    |
|          |   add_ln688_1_fu_280  |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          | select_ln685_1_fu_152 |    0    |    0    |    4    |
|          | select_ln686_2_fu_170 |    0    |    0    |    12   |
|  select  |  select_ln685_fu_199  |    0    |    0    |    7    |
|          |  select_ln686_fu_234  |    0    |    0    |    5    |
|          | select_ln686_1_fu_242 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln685_fu_122   |    0    |    0    |    6    |
|   icmp   |   icmp_ln686_fu_146   |    0    |    0    |    5    |
|          |   icmp_ln687_fu_211   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln685_fu_206   |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln685_fu_217   |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln686_fu_229    |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_291      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln688_fu_160   |    0    |    0    |    0    |
|   zext   |  zext_ln688_1_fu_250  |    0    |    0    |    0    |
|          |  zext_ln688_2_fu_277  |    0    |    0    |    0    |
|          |  zext_ln688_3_fu_286  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|   tmp_24_cast_fu_270  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   111   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      i_12_reg_321      |    4   |
|   icmp_ln685_reg_335   |    1   |
|   icmp_ln686_reg_339   |    1   |
|indvar_flatten15_reg_328|   14   |
| indvar_flatten_reg_314 |   12   |
|        j_reg_307       |    7   |
|        k_reg_300       |    5   |
|  select_ln686_reg_351  |    5   |
|  zext_ln688_1_reg_356  |   10   |
|   zext_ln688_reg_346   |   10   |
+------------------------+--------+
|          Total         |   69   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_291 |  p0  |   2  |   4  |    8   ||    9    |
| grp_fu_291 |  p1  |   2  |   7  |   14   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   22   ||  2.596  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   111  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   69   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   69   |   129  |
+-----------+--------+--------+--------+--------+
