// Seed: 1833625077
module module_0 (
    input  wire id_0,
    output wand id_1
);
  assign id_1 = 1'h0;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5
);
  tri id_7;
  assign id_0 = 1'h0;
  module_0(
      id_3, id_0
  );
  always id_1 <= id_7 == 1;
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    input wor  id_2,
    input wire id_3
);
  tri0 id_5, id_6, id_7 = id_3;
  wire id_8;
  wire id_10;
  module_0(
      id_2, id_5
  );
  assign id_7 = id_1 - 1;
endmodule
