Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Aug 18 16:07:07 2021
| Host         : DESKTOP-JBGI6VD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: my_debounce/my_d/my_slowe_clock/clk_out_nxt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_debounce/my_l/my_slowe_clock/clk_out_nxt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_debounce/my_r/my_slowe_clock/clk_out_nxt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_debounce/my_u/my_slowe_clock/clk_out_nxt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.547        0.000                      0                  548        0.062        0.000                      0                  548        3.000        0.000                       0                   293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk75MHz_clk_wiz_0  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk75MHz_clk_wiz_0        5.547        0.000                      0                  548        0.062        0.000                      0                  548        6.167        0.000                       0                   289  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk75MHz_clk_wiz_0
  To Clock:  clk75MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 my_rect_ctl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_draw_rect/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 2.377ns (30.417%)  route 5.438ns (69.583%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.857 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=278, routed)         1.570    -0.942    my_rect_ctl/pclk
    SLICE_X11Y49         FDRE                                         r  my_rect_ctl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  my_rect_ctl/xpos_reg[4]/Q
                         net (fo=24, routed)          2.074     1.588    my_rect_ctl/xpos_reg[8]_0[4]
    SLICE_X5Y45          LUT5 (Prop_lut5_I0_O)        0.124     1.712 r  my_rect_ctl/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.712    my_draw_rect/xpos_reg[1]_0[0]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.318 r  my_draw_rect/rgb_out_nxt5_inferred__1/i___0_carry/O[3]
                         net (fo=6, routed)           1.131     3.450    my_draw_rect/rgb_out_nxt5_inferred__1/i___0_carry_n_4
    SLICE_X6Y47          LUT4 (Prop_lut4_I2_O)        0.306     3.756 r  my_draw_rect/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     3.756    my_draw_rect/i__carry__1_i_7__0_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.269 f  my_draw_rect/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.093     5.362    my_background/hcount_out_reg[9]_3[0]
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.486 r  my_background/rgb_out[11]_i_4/O
                         net (fo=1, routed)           0.439     5.925    my_background/rgb_out[11]_i_4_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     6.049 f  my_background/rgb_out[11]_i_3/O
                         net (fo=10, routed)          0.701     6.749    my_background/rgb_out[11]_i_3_n_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.124     6.873 r  my_background/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000     6.873    my_draw_rect/D[9]
    SLICE_X2Y45          FDCE                                         r  my_draw_rect/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=278, routed)         1.519    11.857    my_draw_rect/pclk
    SLICE_X2Y45          FDCE                                         r  my_draw_rect/rgb_out_reg[11]/C
                         clock pessimism              0.564    12.421    
                         clock uncertainty           -0.078    12.343    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.077    12.420    my_draw_rect/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  5.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_timing/vsync_nxt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_background/vsync_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.242%)  route 0.271ns (65.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=278, routed)         0.594    -0.587    my_timing/pclk
    SLICE_X1Y50          FDCE                                         r  my_timing/vsync_nxt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  my_timing/vsync_nxt_reg/Q
                         net (fo=1, routed)           0.271    -0.175    my_background/vsync_nxt
    SLICE_X1Y45          FDCE                                         r  my_background/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=278, routed)         0.866    -0.824    my_background/pclk
    SLICE_X1Y45          FDCE                                         r  my_background/vsync_out_reg/C
                         clock pessimism              0.508    -0.315    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.078    -0.237    my_background/vsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk75MHz_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    clk_wiz_0_my/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X1Y42      b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X1Y42      b_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_my/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_my/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKFBIN



