V 000035 56 361 1268927288618 AND2
(_unit AND2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 43
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 44
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 362 1268927288634 AND2A
(_unit AND2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 86
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 87
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 364 1268927288639 AND2B
(_unit AND2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 128
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 129
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927288644 AND3
(_unit AND3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 171
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 172
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 173
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927288649 AND3A
(_unit AND3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 215
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 216
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 217
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927288664 AND3B
(_unit AND3B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 259
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 260
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 261
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927288679 AND3C
(_unit AND3C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 302
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 303
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 304
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 585 1268927288684 AND4
(_unit AND4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 347
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 348
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 349
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 350
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927288689 AND4A
(_unit AND4A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 393
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 394
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 395
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 396
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927288694 AND4B
(_unit AND4B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 437
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 438
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 439
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 440
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927288711 AND4C
(_unit AND4C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 482
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 483
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 484
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 485
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 808 1268927288716 AND4D
(_unit AND4D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 532
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 533
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 534
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 535
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 697 1268927288726 AND5A
(_unit AND5A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 579
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 580
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 581
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 582
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 583
			(_port E in )
			(_port Y out )
		)
	)
)
V 000036 56 697 1268927288731 AND5B
(_unit AND5B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 624
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 625
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 626
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 627
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 628
			(_port E in )
			(_port Y out )
		)
	)
)
V 000036 56 697 1268927288736 AND5C
(_unit AND5C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 675
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 676
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 677
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 678
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 679
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 473 1268927288741 AO1
(_unit AO1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 720
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 721
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 722
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 659 1268927288746 AO10
(_unit AO10
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 765
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 766
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 767
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 768
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 769
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927288751 AO11
(_unit AO11
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 812
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 813
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 814
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927288756 AO12
(_unit AO12
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 861
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 862
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 863
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927288761 AO13
(_unit AO13
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 907
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 908
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 909
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927288766 AO14
(_unit AO14
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 956
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 957
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 958
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288771 AO15
(_unit AO15
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1004
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1005
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1006
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288776 AO16
(_unit AO16
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1051
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1052
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1053
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288781 AO17
(_unit AO17
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1099
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1100
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1101
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288786 AO18
(_unit AO18
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1147
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1148
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1149
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288791 AO1A
(_unit AO1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1190
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1191
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1192
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288805 AO1B
(_unit AO1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1233
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1234
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1235
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288814 AO1C
(_unit AO1C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1276
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1277
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1278
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288819 AO1D
(_unit AO1D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1317
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1318
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1319
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288824 AO1E
(_unit AO1E
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1363
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1364
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1365
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 588 1268927288829 AO2
(_unit AO2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1408
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1409
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1410
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1411
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288837 AO2A
(_unit AO2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1455
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1456
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1457
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1458
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288842 AO2B
(_unit AO2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1503
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1504
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1505
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1506
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288852 AO2C
(_unit AO2C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1551
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1552
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1553
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1554
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288857 AO2D
(_unit AO2D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1606
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1607
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1608
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1609
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288862 AO2E
(_unit AO2E
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1663
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1664
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1665
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1666
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 588 1268927288867 AO3
(_unit AO3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1708
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1709
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1710
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1711
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288876 AO3A
(_unit AO3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1752
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1753
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1754
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1755
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288881 AO3B
(_unit AO3B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1803
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1804
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1805
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1806
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288886 AO3C
(_unit AO3C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1850
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1851
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1852
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1853
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288891 AO4A
(_unit AO4A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1895
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1896
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1897
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1898
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288900 AO5A
(_unit AO5A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1940
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1941
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1942
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1943
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 588 1268927288909 AO6
(_unit AO6
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1983
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1984
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1985
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1986
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927288918 AO6A
(_unit AO6A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2027
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2028
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2029
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2030
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927288923 AO7
(_unit AO7
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2072
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2073
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2074
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2075
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2076
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927288929 AO8
(_unit AO8
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2122
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2123
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2124
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2125
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2126
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927288934 AO9
(_unit AO9
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$E integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2169
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2170
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2171
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2172
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2173
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927288939 AOI1
(_unit AOI1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2216
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2217
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2218
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927288945 AOI1A
(_unit AOI1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2260
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2261
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2262
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927288950 AOI1B
(_unit AOI1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2303
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2304
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2305
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927288955 AOI1C
(_unit AOI1C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2347
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2348
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2349
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927288960 AOI1D
(_unit AOI1D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2393
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2394
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2395
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927288976 AOI2A
(_unit AOI2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2439
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2440
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2441
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927288981 AOI2B
(_unit AOI2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2482
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2483
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2484
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2485
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927288990 AOI3A
(_unit AOI3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2526
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2527
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2528
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2529
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 811 1268927288999 AOI4
(_unit AOI4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 0)
		(_specparam ExtraDelayPaths$B$Y integer 0)
		(_specparam ExtraDelayPaths$C$Y integer 1)
		(_specparam ExtraDelayPaths$D$Y integer 1)
		(_modpath parallel unknown 0 2577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2579
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2580
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927289013 AOI4A
(_unit AOI4A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2621
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2622
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2623
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2624
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289018 AOI5
(_unit AOI5
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2670
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2671
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2672
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 476 1268927289024 AX1
(_unit AX1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2713
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2714
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2715
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 654 1268927289033 AX1A
(_unit AX1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_modpath parallel unknown 0 2760
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2761
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2762
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289038 AX1B
(_unit AX1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2803
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2804
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2805
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289043 AX1C
(_unit AX1C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2844
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2845
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2846
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289048 AX1D
(_unit AX1D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2887
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2888
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2889
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289053 AX1E
(_unit AX1E
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2931
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2932
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2933
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289058 AXO1
(_unit AXO1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2975
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2976
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2977
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289067 AXO2
(_unit AXO2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3020
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3021
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3022
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289072 AXO3
(_unit AXO3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3063
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3064
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3065
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289077 AXO5
(_unit AXO5
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3107
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3108
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3109
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289082 AXO6
(_unit AXO6
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3150
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3151
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3152
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289087 AXO7
(_unit AXO7
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3194
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3195
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3196
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927289092 AXOI1
(_unit AXOI1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3238
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3239
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3240
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927289097 AXOI2
(_unit AXOI2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3283
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3284
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3285
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927289102 AXOI3
(_unit AXOI3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3327
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3328
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3329
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927289107 AXOI4
(_unit AXOI4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3371
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3372
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3373
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927289112 AXOI5
(_unit AXOI5
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3416
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3417
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3418
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927289117 AXOI7
(_unit AXOI7
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3461
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3462
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3463
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 525 1268927289122 BIBUF
(_unit BIBUF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3505
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3506
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3507
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927289127 BUFA
(_unit BUFA
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3545
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927289132 BUFD
(_unit BUFD
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3585
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927289137 BUFF
(_unit BUFF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3625
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 262 1268927289142 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 3662
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 263 1268927289147 CLKBUFI
(_unit CLKBUFI
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 3698
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 254 1268927289152 CLKINT
(_unit CLKINT
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3733
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 255 1268927289157 CLKINTI
(_unit CLKINTI
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3768
			(_port A in )
			(_port Y out )
		)
	)
)
V 000034 56 942 1268927289162 CM7
(_unit CM7
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3815
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3816
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3817
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3818
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3820
			(_port S0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3821
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3822
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 1060 1268927289167 CM8
(_unit CM8
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3872
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3873
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3874
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3875
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3877
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3878
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3879
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3880
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000036 56 1681 1268927289172 CM8F
(_unit CM8F
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3931
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3932
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3933
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3934
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3935
			(_port D0 in )
			(_port FY out )
		)
		(_modpath parallel unknown 0 3936
			(_port D1 in )
			(_port FY out )
		)
		(_modpath parallel unknown 0 3937
			(_port D2 in )
			(_port FY out )
		)
		(_modpath parallel unknown 0 3938
			(_port D3 in )
			(_port FY out )
		)
		(_modpath parallel unknown 0 3940
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3941
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3942
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3943
			(_port S11 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3944
			(_port S00 in )
			(_port FY out )
		)
		(_modpath parallel unknown 0 3945
			(_port S01 in )
			(_port FY out )
		)
		(_modpath parallel unknown 0 3946
			(_port S10 in )
			(_port FY out )
		)
		(_modpath parallel unknown 0 3947
			(_port S11 in )
			(_port FY out )
		)
	)
)
V 000037 56 255 1268927289177 CM8INV
(_unit CM8INV
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3989
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 715 1268927289182 CMA9
(_unit CMA9
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4037
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4038
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4039
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4041
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4042
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 829 1268927289187 CMAF
(_unit CMAF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4091
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4092
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4093
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4094
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4096
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4097
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 831 1268927289192 CMB3
(_unit CMB3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$DB integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4145
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4146
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4147
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4149
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4150
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4151
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 945 1268927289197 CMB7
(_unit CMB7
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$DB integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4200
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4201
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4202
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4203
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4205
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4206
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4207
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 945 1268927289202 CMBB
(_unit CMBB
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4256
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4257
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4258
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4259
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4261
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4262
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4263
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000036 56 1059 1268927289207 CMBF
(_unit CMBF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4313
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4314
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4315
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4316
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4318
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4319
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4320
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4321
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 831 1268927289212 CMEA
(_unit CMEA
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$DB integer 2)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4369
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4370
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4371
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4373
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4374
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4375
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 945 1268927289217 CMEB
(_unit CMEB
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4424
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4425
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4426
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4427
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4429
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4430
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4431
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 945 1268927289222 CMEE
(_unit CMEE
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4480
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4481
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4482
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4483
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4485
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4486
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4487
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000036 56 1059 1268927289227 CMEF
(_unit CMEF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4537
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4538
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4539
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4540
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4542
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4543
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4544
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4545
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 833 1268927289232 CMF1
(_unit CMF1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4594
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4595
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4597
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4598
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4599
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4600
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 833 1268927289237 CMF2
(_unit CMF2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4647
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4648
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4650
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4651
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4652
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4653
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 947 1268927289242 CMF3
(_unit CMF3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4702
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4703
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4704
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4706
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4707
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4708
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4709
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 833 1268927289247 CMF4
(_unit CMF4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4757
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4758
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4760
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4761
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4762
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4763
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 947 1268927289252 CMF5
(_unit CMF5
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D2 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4812
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4813
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4814
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4816
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4817
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4818
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4819
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 947 1268927289257 CMF6
(_unit CMF6
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4868
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4869
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4870
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4872
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4873
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4874
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4875
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000036 56 1061 1268927289262 CMF7
(_unit CMF7
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$DB integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4925
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4926
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4927
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4928
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4930
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4931
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4932
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4933
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 833 1268927289267 CMF8
(_unit CMF8
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 4981
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4982
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4984
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4985
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4986
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4987
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 947 1268927289272 CMF9
(_unit CMF9
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5036
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5037
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5038
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5040
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5041
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5042
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5043
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 947 1268927289277 CMFA
(_unit CMFA
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5092
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5093
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5094
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5096
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5097
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5098
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5099
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000036 56 1061 1268927289282 CMFB
(_unit CMFB
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5149
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5150
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5151
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5152
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5154
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5155
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5156
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5157
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 947 1268927289287 CMFC
(_unit CMFC
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5206
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5207
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5208
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5210
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5211
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5212
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5213
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000036 56 1061 1268927289292 CMFD
(_unit CMFD
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5263
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5264
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5265
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5266
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5268
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5269
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5270
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5271
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000036 56 1061 1268927289297 CMFE
(_unit CMFE
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5321
			(_port DB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5322
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5323
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5324
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5326
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5327
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5328
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5329
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927289302 CS1
(_unit CS1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5370
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5371
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5372
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5373
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5374
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927289311 CS2
(_unit CS2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5418
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5419
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5420
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5421
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5422
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 597 1268927289316 CY2A
(_unit CY2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5463
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5464
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5465
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5466
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000035 56 597 1268927289325 CY2B
(_unit CY2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 5507
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5508
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5509
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5510
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000034 56 800 1268927289330 DF1
(_unit DF1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5556
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5559
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5560
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5562
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5563
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 801 1268927289339 DF1B
(_unit DF1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5611
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5614
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5615
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5617
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5618
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 803 1268927289348 DF1_CC
(_unit DF1_CC
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5665
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5668
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5669
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5671
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5672
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1300 1268927289353 DFC1B
(_unit DFC1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5722
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5724
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5727
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5728
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5731
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5734
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5735
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5736
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5738
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1303 1268927289362 DFC1B_CC
(_unit DFC1B_CC
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5787
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5789
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5792
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5793
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5796
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5799
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5800
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5801
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5803
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1304 1268927289367 DFC1D
(_unit DFC1D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 5852
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5854
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5857
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5858
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5861
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5864
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5865
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5866
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5868
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1115 1268927289376 DFE1B
(_unit DFE1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5917
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5920
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5921
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5923
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5924
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5926
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5927
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1115 1268927289385 DFE1C
(_unit DFE1C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5976
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5979
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5980
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5982
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5983
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5985
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5986
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1590 1268927289394 DFE3C
(_unit DFE3C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6040
			(_code  1 NT*E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6042
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6045
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6046
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6049
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6053
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6054
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6056
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6057
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6059
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6060
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1590 1268927289403 DFE3D
(_unit DFE3D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6115
			(_code  1 NT*E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6117
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6120
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6121
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6123
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6124
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6127
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6130
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6131
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6133
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6134
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1548 1268927289412 DFE4F
(_unit DFE4F
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam InputLoad$PRE integer 3)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 6185
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6187
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6190
			(_port D ())
			(_port CLK (posedge) (_code  1 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6191
			(_port CLK (posedge))
			(_port D () (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6193
			(_port E (negedge))
			(_port CLK (posedge) (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6194
			(_port CLK (posedge))
			(_port E (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6197
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6200
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6201
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6203
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6204
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  7 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1548 1268927289421 DFE4G
(_unit DFE4G
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam InputLoad$PRE integer 3)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 6251
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6253
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6256
			(_port D ())
			(_port CLK (negedge) (_code  1 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6257
			(_port CLK (negedge))
			(_port D () (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6259
			(_port E (negedge))
			(_port CLK (negedge) (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6260
			(_port CLK (negedge))
			(_port E (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6263
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6266
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6267
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6268
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6270
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  7 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1972 1268927289430 DFEG
(_unit DFEG
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 6327
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6329
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 6331
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6334
			(_port D ())
			(_port CLK (posedge) (_code  1 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6335
			(_port CLK (posedge))
			(_port D () (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6337
			(_port E (negedge))
			(_port CLK (posedge) (_code  3 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6338
			(_port CLK (posedge))
			(_port E (posedge) (_code  4 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6341
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6343
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6347
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6348
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6350
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6351
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6353
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  7 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6354
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 EN2))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1972 1268927289439 DFEH
(_unit DFEH
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 6407
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6409
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 6411
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6414
			(_port D ())
			(_port CLK (negedge) (_code  1 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6415
			(_port CLK (negedge))
			(_port D () (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6417
			(_port E (posedge))
			(_port CLK (negedge) (_code  3 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6418
			(_port CLK (negedge))
			(_port E (negedge) (_code  4 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6421
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6423
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6426
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6427
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6429
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6430
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6432
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  7 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6433
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 EN2))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1322 1268927289448 DFP1
(_unit DFP1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 6480
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6482
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6485
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6486
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6489
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6492
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6493
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6494
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6496
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1323 1268927289457 DFP1A
(_unit DFP1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 6545
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6547
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6550
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6551
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6554
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6557
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6558
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6559
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6561
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1300 1268927289466 DFP1B
(_unit DFP1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6610
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6612
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6615
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6616
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6619
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6622
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6623
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6624
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6626
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1303 1268927289475 DFP1B_CC
(_unit DFP1B_CC
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6675
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6677
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6680
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6681
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6684
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6687
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6688
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6689
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6691
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1300 1268927289480 DFP1D
(_unit DFP1D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6740
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6742
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6745
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6746
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6749
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6752
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6753
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6754
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6756
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1815 1268927289489 DFPC
(_unit DFPC
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 6810
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6813
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 6816
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6819
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6820
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6823
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6825
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6828
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6829
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6830
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6831
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6833
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6834
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1703 1268927289498 DFPCB
(_unit DFPCB
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 6882
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6884
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 6886
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6889
			(_port D ())
			(_port CLK (posedge) (_code  1 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6890
			(_port CLK (posedge))
			(_port D () (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6893
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6895
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6898
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6899
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6900
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6901
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6903
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6904
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1703 1268927289507 DFPCC
(_unit DFPCC
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 6952
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6954
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 6956
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6959
			(_port D ())
			(_port CLK (negedge) (_code  1 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6960
			(_port CLK (negedge))
			(_port D () (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6963
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6965
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6968
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6969
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6970
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6971
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6973
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6974
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 722 1268927289516 DL1
(_unit DL1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7022
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7024
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7027
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7028
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7030
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 726 1268927289525 DL1B
(_unit DL1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7078
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7080
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7083
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7084
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7086
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1965 1268927289534 DL2A
(_unit DL2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7138
			(_code  1 G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7140
			(_code  2 CLR*AN*NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7142
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7145
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7147
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7150
			(_code  4 G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7154
			(_port D ())
			(_port G (negedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7155
			(_port G (negedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7158
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7160
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7163
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7165
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7166
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7168
			(_port CLR (posedge))
			(_port G (negedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7169
			(_port PRE (negedge))
			(_port G (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1971 1268927289543 DL2C
(_unit DL2C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7220
			(_code  1 NT*G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7222
			(_code  2 CLR*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7224
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7227
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7229
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7232
			(_code  4 NT*G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7236
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7237
			(_port G (posedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7240
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7242
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7245
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7247
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7248
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7250
			(_port CLR (posedge))
			(_port G (posedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7251
			(_port PRE (negedge))
			(_port G (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1342 1268927289552 DLC
(_unit DLC
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7300
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7303
			(_code  2 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7305
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7308
			(_code  3 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7311
			(_port D ())
			(_port G (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7312
			(_port G (negedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7315
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7318
			(_port G (posedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7319
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7321
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1403 1268927289561 DLC1
(_unit DLC1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 7372
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7375
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7377
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7380
			(_code  3 G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7383
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7384
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7387
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7390
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7391
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7393
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1410 1268927289570 DLC1A
(_unit DLC1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 7444
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7447
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7449
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7452
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7455
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7456
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7459
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7462
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7463
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7465
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1349 1268927289579 DLCA
(_unit DLCA
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7515
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7518
			(_code  2 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7520
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7523
			(_code  3 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7526
			(_port D ())
			(_port G (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7527
			(_port G (posedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7530
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7533
			(_port G (negedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7534
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7536
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2207 1268927289588 DLE2C
(_unit DLE2C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 7596
			(_code  1 NT*G*AN*NT*E*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7599
			(_code  2 NT*E*AN*NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7602
			(_code  3 NT*G*AN*NT*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7604
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7607
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7609
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7610
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7612
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7613
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7616
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7617
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7618
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7620
			(_port CLR (negedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7621
			(_port G (posedge) (_code  12 E_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7623
			(_port CLR (negedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7624
			(_port E (posedge) (_code  14 G_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2181 1268927289597 DLE3B
(_unit DLE3B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7681
			(_code  1 NT*G*AN*NT*E*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7684
			(_code  2 NT*E*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7687
			(_code  3 NT*G*AN*NT*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7689
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7692
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7696
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7697
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7699
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7700
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7702
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7703
			(_port E (negedge) (_code  10 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7704
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7706
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7707
			(_port G (posedge) (_code  12 NTB*E))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7710
			(_port PRE (negedge))
			(_port E (posedge) (_code  13 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7711
			(_port E (posedge) (_code  14 NTB*G))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2156 1268927289606 DLE3C
(_unit DLE3C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7766
			(_code  1 NT*G*AN*NT*E*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7769
			(_code  2 NT*E*AN*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7772
			(_code  3 NT*G*AN*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7774
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7777
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7780
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7781
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7783
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7784
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7786
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7787
			(_port E (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7788
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7790
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7791
			(_port G (posedge) (_code  12 E_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7793
			(_port PRE (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7794
			(_port E (posedge) (_code  14 G_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1403 1268927289615 DLP1
(_unit DLP1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 7845
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7848
			(_code  2 NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7850
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7853
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7856
			(_port D ())
			(_port G (negedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7857
			(_port G (negedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7860
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7863
			(_port G (posedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7864
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7866
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1410 1268927289624 DLP1A
(_unit DLP1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 7917
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7920
			(_code  2 NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7922
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7925
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7928
			(_port D ())
			(_port G (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7929
			(_port G (posedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7932
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7935
			(_port G (negedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7936
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7938
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1386 1268927289633 DLP1B
(_unit DLP1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 7988
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7991
			(_code  2 PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7993
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7996
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7999
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8000
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8003
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8006
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8007
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8009
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1392 1268927289642 DLP1C
(_unit DLP1C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8060
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8063
			(_code  2 PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8065
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8068
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8071
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8072
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8075
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8078
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8079
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8081
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 519 1268927289651 FA1
(_unit FA1
	(_specify
		(_specparam LibName string \54sx\)
		(_modpath parallel unknown 0 8119
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8120
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8121
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8123
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8124
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8125
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1066 1268927289656 FA1A
(_unit FA1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 3)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 8178
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8179
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8180
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8181
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8182
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8183
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1066 1268927289661 FA1B
(_unit FA1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 8237
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8238
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8239
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8240
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8241
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8242
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1355 1268927289666 FA2A
(_unit FA2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A0 integer 2)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A0$CO integer 0)
		(_specparam ExtraDelayPaths$A1$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A0$S integer 1)
		(_specparam ExtraDelayPaths$A1$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 8301
			(_port A0 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8302
			(_port A1 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8303
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8304
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8305
			(_port A0 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8306
			(_port A1 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8307
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8308
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 366 1268927289671 GAND2
(_unit GAND2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8350
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8351
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 823 1268927289676 GMX4
(_unit GMX4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8397
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8398
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8399
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8400
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8401
			(_port G in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8402
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000037 56 367 1268927289685 GNAND2
(_unit GNAND2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8444
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8445
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 102 1268927289690 GND
(_unit GND
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000036 56 366 1268927289695 GNOR2
(_unit GNOR2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8513
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8514
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 365 1268927289700 GOR2
(_unit GOR2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8554
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8555
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 366 1268927289705 GXOR2
(_unit GXOR2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8595
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8596
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 556 1268927289710 HA1
(_unit HA1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8639
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8640
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8641
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8642
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 557 1268927289715 HA1A
(_unit HA1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8689
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8690
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8691
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8692
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 556 1268927289720 HA1B
(_unit HA1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OuputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8737
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8738
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8739
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8740
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 557 1268927289725 HA1C
(_unit HA1C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8785
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8786
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8787
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8788
			(_port B in )
			(_port S out )
		)
	)
)
V 000038 56 259 1268927289730 HCLKBUF
(_unit HCLKBUF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 8825
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 257 1268927289735 INBUF
(_unit INBUF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 8859
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000034 56 252 1268927289740 INV
(_unit INV
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8897
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927289745 INVA
(_unit INVA
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8937
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927289750 INVD
(_unit INVD
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8977
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 1193 1268927289755 JKF
(_unit JKF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 9026
			(_code  1 J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 9028
			(_code  2 J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_tchk setup 0 9031
			(_port J ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9032
			(_port CLK (posedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9034
			(_port K ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9035
			(_port CLK (posedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9037
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9038
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1195 1268927289764 JKF1B
(_unit JKF1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 9087
			(_code  1 J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 9089
			(_code  2 J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_tchk setup 0 9092
			(_port J ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9093
			(_port CLK (negedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9095
			(_port K ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9096
			(_port CLK (negedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9098
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9099
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1719 1268927289773 JKF2A
(_unit JKF2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 9151
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 9153
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 9155
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9158
			(_port J ())
			(_port CLK (posedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9159
			(_port CLK (posedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9161
			(_port K ())
			(_port CLK (posedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9162
			(_port CLK (posedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9165
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9168
			(_port CLK (posedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9169
			(_port CLK (negedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9171
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9173
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1719 1268927289782 JKF2B
(_unit JKF2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 9225
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 9227
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 9229
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9232
			(_port J ())
			(_port CLK (negedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9233
			(_port CLK (negedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9235
			(_port K ())
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9236
			(_port CLK (negedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9239
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9242
			(_port CLK (negedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9243
			(_port CLK (posedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9245
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9247
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1674 1268927289791 JKF3A
(_unit JKF3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 9297
			(_code  1 PRE*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 9299
			(_code  2 PRE*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 9301
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9304
			(_port J ())
			(_port CLK (posedge) (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9305
			(_port CLK (posedge))
			(_port J () (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9307
			(_port K ())
			(_port CLK (posedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9308
			(_port CLK (posedge))
			(_port K () (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9311
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9314
			(_port CLK (posedge) (_code  7 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9315
			(_port CLK (negedge) (_code  8 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9317
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9319
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1674 1268927289800 JKF3B
(_unit JKF3B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 9368
			(_code  1 PRE*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 9370
			(_code  2 PRE*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 9372
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9375
			(_port J ())
			(_port CLK (negedge) (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9376
			(_port CLK (negedge))
			(_port J () (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9378
			(_port K ())
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9379
			(_port CLK (negedge))
			(_port K () (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9382
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9385
			(_port CLK (negedge) (_code  7 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9386
			(_port CLK (posedge) (_code  8 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9388
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9390
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 477 1268927289809 MAJ3
(_unit MAJ3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9431
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9432
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9433
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927289814 MAJ3X
(_unit MAJ3X
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9479
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9480
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9481
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 479 1268927289819 MAJ3XI
(_unit MAJ3XI
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9528
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9529
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9530
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289824 MIN3
(_unit MIN3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9576
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9577
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9578
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927289829 MIN3X
(_unit MIN3X
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9624
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9625
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9626
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 479 1268927289834 MIN3XI
(_unit MIN3XI
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9673
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9674
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9675
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 476 1268927289839 MX2
(_unit MX2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9718
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9719
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9720
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289844 MX2A
(_unit MX2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9766
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9767
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9768
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289849 MX2B
(_unit MX2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9814
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9815
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9816
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927289854 MX2C
(_unit MX2C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9862
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9863
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9864
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 824 1268927289859 MX4
(_unit MX4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9911
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9912
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9913
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9914
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9915
			(_port S1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9916
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000036 56 366 1268927289864 NAND2
(_unit NAND2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9957
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9958
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 367 1268927289869 NAND2A
(_unit NAND2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9998
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9999
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927289874 NAND2B
(_unit NAND2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10038
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10039
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927289879 NAND3
(_unit NAND3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10080
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10081
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10082
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927289884 NAND3A
(_unit NAND3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10124
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10125
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10126
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927289889 NAND3B
(_unit NAND3B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10168
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10169
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10170
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927289894 NAND3C
(_unit NAND3C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10212
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10213
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10214
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 816 1268927289899 NAND4
(_unit NAND4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 10263
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10264
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10265
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10266
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927289904 NAND4A
(_unit NAND4A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10309
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10310
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10311
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10312
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927289909 NAND4B
(_unit NAND4B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10355
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10356
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10357
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10358
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927289914 NAND4C
(_unit NAND4C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10400
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10401
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10402
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10403
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927289919 NAND4D
(_unit NAND4D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10444
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10445
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10446
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10447
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 708 1268927289924 NAND5B
(_unit NAND5B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10492
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10493
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10494
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10495
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10496
			(_port E in )
			(_port Y out )
		)
	)
)
V 000037 56 708 1268927289929 NAND5C
(_unit NAND5C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10540
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10541
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10542
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10543
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10544
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927289938 NOR2
(_unit NOR2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10584
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10585
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927289943 NOR2A
(_unit NOR2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10625
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10626
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927289948 NOR2B
(_unit NOR2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10665
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10666
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927289953 NOR3
(_unit NOR3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10706
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10707
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10708
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927289958 NOR3A
(_unit NOR3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10750
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10751
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10752
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927289963 NOR3B
(_unit NOR3B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10794
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10795
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10796
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927289968 NOR3C
(_unit NOR3C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10837
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10838
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10839
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927289973 NOR4
(_unit NOR4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 10887
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10888
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10889
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10890
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927289978 NOR4A
(_unit NOR4A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10932
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10933
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10934
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10935
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927289983 NOR4B
(_unit NOR4B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10977
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10978
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10979
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10980
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927289988 NOR4C
(_unit NOR4C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11023
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11024
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11025
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11026
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927289993 NOR4D
(_unit NOR4D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11068
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11069
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11070
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11071
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 707 1268927289998 NOR5B
(_unit NOR5B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11117
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11118
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11119
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11120
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11121
			(_port E in )
			(_port Y out )
		)
	)
)
V 000036 56 707 1268927290003 NOR5C
(_unit NOR5C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11162
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11163
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11164
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11165
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11166
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927290008 OA1
(_unit OA1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11208
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11209
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11210
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290013 OA1A
(_unit OA1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11251
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11252
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11253
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290022 OA1B
(_unit OA1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11294
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11295
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11296
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290031 OA1C
(_unit OA1C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11338
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11339
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11340
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927290036 OA2
(_unit OA2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11382
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11383
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11384
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11385
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927290045 OA2A
(_unit OA2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11428
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11429
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11430
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11431
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927290050 OA3
(_unit OA3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11474
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11475
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11476
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11477
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927290055 OA3A
(_unit OA3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11519
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11520
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11521
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11522
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927290060 OA3B
(_unit OA3B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11564
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11565
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11566
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11567
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927290074 OA4
(_unit OA4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11608
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11609
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11610
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11611
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927290083 OA4A
(_unit OA4A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11653
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11654
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11655
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11656
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927290088 OA5
(_unit OA5
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11698
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11699
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11700
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11701
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290093 OAI1
(_unit OAI1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11743
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11744
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11745
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927290098 OAI2A
(_unit OAI2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11788
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11789
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11790
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11791
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927290103 OAI3
(_unit OAI3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11835
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11836
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11837
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11838
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927290108 OAI3A
(_unit OAI3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11884
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11885
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11886
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11887
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 366 1268927290113 OR2
(_unit OR2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11927
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11928
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927290118 OR2A
(_unit OR2A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11968
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11969
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927290123 OR2B
(_unit OR2B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12008
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12009
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927290128 OR3
(_unit OR3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12049
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12050
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12051
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290133 OR3A
(_unit OR3A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12094
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12095
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12096
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290138 OR3B
(_unit OR3B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12139
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12140
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12141
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290143 OR3C
(_unit OR3C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12183
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12184
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12185
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927290148 OR4
(_unit OR4
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12227
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12228
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12229
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12230
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927290153 OR4A
(_unit OR4A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12272
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12273
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12274
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12275
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927290158 OR4B
(_unit OR4B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12317
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12318
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12319
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12320
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927290163 OR4C
(_unit OR4C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12363
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12364
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12365
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12366
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927290168 OR4D
(_unit OR4D
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 12413
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12414
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12415
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12416
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 706 1268927290173 OR5A
(_unit OR5A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12459
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12460
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12461
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12462
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12463
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 706 1268927290306 OR5B
(_unit OR5B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12507
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12508
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12509
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12510
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12511
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 706 1268927290336 OR5C
(_unit OR5C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12557
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12558
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12559
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12560
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12561
			(_port E in )
			(_port Y out )
		)
	)
)
V 000037 56 259 1268927290398 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 12599
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 1366 1268927290445 TF1A
(_unit TF1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 12655
			(_code  1 T*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 12657
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 12660
			(_port T ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12661
			(_port CLK (posedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12663
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12665
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12666
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12667
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12669
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1366 1268927290523 TF1B
(_unit TF1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 12728
			(_code  1 T*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 12730
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 12732
			(_port T ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12733
			(_port CLK (negedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12735
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12737
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12738
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12740
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12742
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 375 1268927290586 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 12781
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12782
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 102 1268927290707 VCC
(_unit VCC
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000034 56 479 1268927290712 XA1
(_unit XA1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16427
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16428
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16429
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290717 XA1A
(_unit XA1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16470
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16471
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16472
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290722 XA1B
(_unit XA1B
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16513
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16514
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16515
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290727 XA1C
(_unit XA1C
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16558
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16559
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16560
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290732 XAI1
(_unit XAI1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16601
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16602
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16603
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927290737 XAI1A
(_unit XAI1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16644
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16645
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16646
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927290742 XNOR2
(_unit XNOR2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16686
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16687
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927290747 XNOR3
(_unit XNOR3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16727
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16728
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16729
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927290752 XO1
(_unit XO1
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16771
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16772
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16773
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290757 XO1A
(_unit XO1A
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16814
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16815
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16816
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927290762 XOR2
(_unit XOR2
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16853
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16854
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290767 XOR3
(_unit XOR3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16892
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16893
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16894
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927290772 ZOR3
(_unit ZOR3
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16939
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16940
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16941
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927290777 ZOR3I
(_unit ZOR3I
	(_specify
		(_specparam LibName string \54sx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16986
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16987
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16988
			(_port C in )
			(_port Y out )
		)
	)
)
