read_verilog ../top.v
synth_xilinx -flatten_before_abc
write_verilog synth.v
