--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Applications\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr
TopModule.pcf -ucf FileUCF.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_CLK = PERIOD TIMEGRP "i_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_CLK = PERIOD TIMEGRP "i_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLKGenerator/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGenerator/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGenerator/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLKGenerator/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGenerator/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGenerator/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLKGenerator/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGenerator/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGenerator/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKGenerator_clkout0 = PERIOD TIMEGRP 
"CLKGenerator_clkout0" TS_i_CLK * 0.1         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11051 paths analyzed, 645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.659ns.
--------------------------------------------------------------------------------

Paths for end point SevengSegUUT/loopNum_5_2 (SLICE_X7Y53.BX), 289 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_1 (FF)
  Destination:          SevengSegUUT/loopNum_5_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.271 - 0.291)
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_1 to SevengSegUUT/loopNum_5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.BQ       Tcko                  0.391   SevengSegUUT/loopNum<2>
                                                       SevengSegUUT/loopNum_1
    SLICE_X8Y53.A2       net (fanout=14)       1.127   SevengSegUUT/loopNum<1>
    SLICE_X8Y53.COUT     Topcya                0.379   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_lut<0>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
    SLICE_X8Y54.CMUX     Tcinc                 0.284   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
    SLICE_X5Y52.C1       net (fanout=3)        1.080   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
    SLICE_X5Y52.C        Tilo                  0.259   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/_n0145_inv21
    SLICE_X7Y53.A1       net (fanout=5)        0.809   SevengSegUUT/_n0145_inv2
    SLICE_X7Y53.A        Tilo                  0.259   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_rstpot
    SLICE_X7Y53.BX       net (fanout=2)        0.781   SevengSegUUT/loopNum_5_rstpot
    SLICE_X7Y53.CLK      Tdick                 0.063   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_2
    -------------------------------------------------  ---------------------------
    Total                                      5.435ns (1.635ns logic, 3.800ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_3 (FF)
  Destination:          SevengSegUUT/loopNum_5_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.271 - 0.289)
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_3 to SevengSegUUT/loopNum_5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.AQ       Tcko                  0.391   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_3
    SLICE_X8Y53.A1       net (fanout=13)       1.124   SevengSegUUT/loopNum<3>
    SLICE_X8Y53.COUT     Topcya                0.379   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_lut<0>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
    SLICE_X8Y54.CMUX     Tcinc                 0.284   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
    SLICE_X5Y52.C1       net (fanout=3)        1.080   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
    SLICE_X5Y52.C        Tilo                  0.259   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/_n0145_inv21
    SLICE_X7Y53.A1       net (fanout=5)        0.809   SevengSegUUT/_n0145_inv2
    SLICE_X7Y53.A        Tilo                  0.259   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_rstpot
    SLICE_X7Y53.BX       net (fanout=2)        0.781   SevengSegUUT/loopNum_5_rstpot
    SLICE_X7Y53.CLK      Tdick                 0.063   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_2
    -------------------------------------------------  ---------------------------
    Total                                      5.432ns (1.635ns logic, 3.797ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_0 (FF)
  Destination:          SevengSegUUT/loopNum_5_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.420ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.271 - 0.291)
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_0 to SevengSegUUT/loopNum_5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.AQ       Tcko                  0.391   SevengSegUUT/loopNum<2>
                                                       SevengSegUUT/loopNum_0
    SLICE_X2Y53.A3       net (fanout=15)       1.120   SevengSegUUT/loopNum<0>
    SLICE_X2Y53.COUT     Topcya                0.395   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_lut<0>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<3>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<3>
    SLICE_X2Y54.CMUX     Tcinc                 0.279   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<6>
    SLICE_X5Y52.C2       net (fanout=3)        1.061   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<6>
    SLICE_X5Y52.C        Tilo                  0.259   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/_n0145_inv21
    SLICE_X7Y53.A1       net (fanout=5)        0.809   SevengSegUUT/_n0145_inv2
    SLICE_X7Y53.A        Tilo                  0.259   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_rstpot
    SLICE_X7Y53.BX       net (fanout=2)        0.781   SevengSegUUT/loopNum_5_rstpot
    SLICE_X7Y53.CLK      Tdick                 0.063   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_2
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (1.646ns logic, 3.774ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point SevengSegUUT/loopNum_5 (SLICE_X5Y52.CX), 289 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_1 (FF)
  Destination:          SevengSegUUT/loopNum_5 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_1 to SevengSegUUT/loopNum_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.BQ       Tcko                  0.391   SevengSegUUT/loopNum<2>
                                                       SevengSegUUT/loopNum_1
    SLICE_X8Y53.A2       net (fanout=14)       1.127   SevengSegUUT/loopNum<1>
    SLICE_X8Y53.COUT     Topcya                0.379   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_lut<0>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
    SLICE_X8Y54.CMUX     Tcinc                 0.284   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
    SLICE_X5Y52.C1       net (fanout=3)        1.080   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
    SLICE_X5Y52.C        Tilo                  0.259   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/_n0145_inv21
    SLICE_X7Y53.A1       net (fanout=5)        0.809   SevengSegUUT/_n0145_inv2
    SLICE_X7Y53.A        Tilo                  0.259   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_rstpot
    SLICE_X5Y52.CX       net (fanout=2)        0.570   SevengSegUUT/loopNum_5_rstpot
    SLICE_X5Y52.CLK      Tdick                 0.063   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_5
    -------------------------------------------------  ---------------------------
    Total                                      5.224ns (1.635ns logic, 3.589ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_3 (FF)
  Destination:          SevengSegUUT/loopNum_5 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.221ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_3 to SevengSegUUT/loopNum_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.AQ       Tcko                  0.391   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_3
    SLICE_X8Y53.A1       net (fanout=13)       1.124   SevengSegUUT/loopNum<3>
    SLICE_X8Y53.COUT     Topcya                0.379   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_lut<0>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<3>
    SLICE_X8Y54.CMUX     Tcinc                 0.284   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
    SLICE_X5Y52.C1       net (fanout=3)        1.080   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_11_o_cy<6>
    SLICE_X5Y52.C        Tilo                  0.259   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/_n0145_inv21
    SLICE_X7Y53.A1       net (fanout=5)        0.809   SevengSegUUT/_n0145_inv2
    SLICE_X7Y53.A        Tilo                  0.259   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_rstpot
    SLICE_X5Y52.CX       net (fanout=2)        0.570   SevengSegUUT/loopNum_5_rstpot
    SLICE_X5Y52.CLK      Tdick                 0.063   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_5
    -------------------------------------------------  ---------------------------
    Total                                      5.221ns (1.635ns logic, 3.586ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_0 (FF)
  Destination:          SevengSegUUT/loopNum_5 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_0 to SevengSegUUT/loopNum_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.AQ       Tcko                  0.391   SevengSegUUT/loopNum<2>
                                                       SevengSegUUT/loopNum_0
    SLICE_X2Y53.A3       net (fanout=15)       1.120   SevengSegUUT/loopNum<0>
    SLICE_X2Y53.COUT     Topcya                0.395   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_lut<0>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<3>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<3>
    SLICE_X2Y54.CMUX     Tcinc                 0.279   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<6>
    SLICE_X5Y52.C2       net (fanout=3)        1.061   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_19_o_cy<6>
    SLICE_X5Y52.C        Tilo                  0.259   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/_n0145_inv21
    SLICE_X7Y53.A1       net (fanout=5)        0.809   SevengSegUUT/_n0145_inv2
    SLICE_X7Y53.A        Tilo                  0.259   SevengSegUUT/loopNum_5_2
                                                       SevengSegUUT/loopNum_5_rstpot
    SLICE_X5Y52.CX       net (fanout=2)        0.570   SevengSegUUT/loopNum_5_rstpot
    SLICE_X5Y52.CLK      Tdick                 0.063   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_5
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.646ns logic, 3.563ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point SevengSegUUT/loopNum_31 (SLICE_X5Y52.DX), 393 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_31_3 (FF)
  Destination:          SevengSegUUT/loopNum_31 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_31_3 to SevengSegUUT/loopNum_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.CQ       Tcko                  0.391   SevengSegUUT/loopNum_31_3
                                                       SevengSegUUT/loopNum_31_3
    SLICE_X0Y52.B3       net (fanout=11)       1.149   SevengSegUUT/loopNum_31_3
    SLICE_X0Y52.COUT     Topcyb                0.380   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_lut<1>1
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
    SLICE_X0Y53.CMUX     Tcinc                 0.284   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
    SLICE_X5Y54.D3       net (fanout=13)       0.988   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
    SLICE_X5Y54.D        Tilo                  0.259   SevengSegUUT/loopNum_31_3
                                                       SevengSegUUT/loopNum_31_rstpot_SW2
    SLICE_X5Y54.C1       net (fanout=1)        0.815   N35
    SLICE_X5Y54.C        Tilo                  0.259   SevengSegUUT/loopNum_31_3
                                                       SevengSegUUT/loopNum_31_rstpot
    SLICE_X5Y52.DX       net (fanout=3)        0.553   SevengSegUUT/loopNum_31_rstpot
    SLICE_X5Y52.CLK      Tdick                 0.063   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_31
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.636ns logic, 3.508ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_0 (FF)
  Destination:          SevengSegUUT/loopNum_31 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_0 to SevengSegUUT/loopNum_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.AQ       Tcko                  0.391   SevengSegUUT/loopNum<2>
                                                       SevengSegUUT/loopNum_0
    SLICE_X0Y52.A2       net (fanout=15)       1.111   SevengSegUUT/loopNum<0>
    SLICE_X0Y52.COUT     Topcya                0.379   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_lut<0>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
    SLICE_X0Y53.CMUX     Tcinc                 0.284   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
    SLICE_X5Y54.D3       net (fanout=13)       0.988   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
    SLICE_X5Y54.D        Tilo                  0.259   SevengSegUUT/loopNum_31_3
                                                       SevengSegUUT/loopNum_31_rstpot_SW2
    SLICE_X5Y54.C1       net (fanout=1)        0.815   N35
    SLICE_X5Y54.C        Tilo                  0.259   SevengSegUUT/loopNum_31_3
                                                       SevengSegUUT/loopNum_31_rstpot
    SLICE_X5Y52.DX       net (fanout=3)        0.553   SevengSegUUT/loopNum_31_rstpot
    SLICE_X5Y52.CLK      Tdick                 0.063   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_31
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (1.635ns logic, 3.470ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevengSegUUT/loopNum_3 (FF)
  Destination:          SevengSegUUT/loopNum_31 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.098ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5M rising at 0.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevengSegUUT/loopNum_3 to SevengSegUUT/loopNum_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.AQ       Tcko                  0.391   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_3
    SLICE_X0Y52.A1       net (fanout=13)       1.104   SevengSegUUT/loopNum<3>
    SLICE_X0Y52.COUT     Topcya                0.379   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_lut<0>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
    SLICE_X0Y53.CIN      net (fanout=1)        0.003   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<3>
    SLICE_X0Y53.CMUX     Tcinc                 0.284   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
                                                       SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
    SLICE_X5Y54.D3       net (fanout=13)       0.988   SevengSegUUT/Mcompar_GND_51_o_loopNum[31]_LessThan_7_o_cy<6>
    SLICE_X5Y54.D        Tilo                  0.259   SevengSegUUT/loopNum_31_3
                                                       SevengSegUUT/loopNum_31_rstpot_SW2
    SLICE_X5Y54.C1       net (fanout=1)        0.815   N35
    SLICE_X5Y54.C        Tilo                  0.259   SevengSegUUT/loopNum_31_3
                                                       SevengSegUUT/loopNum_31_rstpot
    SLICE_X5Y52.DX       net (fanout=3)        0.553   SevengSegUUT/loopNum_31_rstpot
    SLICE_X5Y52.CLK      Tdick                 0.063   SevengSegUUT/loopNum<31>
                                                       SevengSegUUT/loopNum_31
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (1.635ns logic, 3.463ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKGenerator_clkout0 = PERIOD TIMEGRP "CLKGenerator_clkout0" TS_i_CLK * 0.1
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Dip_Driver/o_data_reg_12 (SLICE_X11Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Dip_Driver/o_data_reg_11 (FF)
  Destination:          Dip_Driver/o_data_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5M rising at 200.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Dip_Driver/o_data_reg_11 to Dip_Driver/o_data_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.CQ      Tcko                  0.198   Dip_Driver/o_data_reg<12>
                                                       Dip_Driver/o_data_reg_11
    SLICE_X11Y43.DX      net (fanout=2)        0.142   Dip_Driver/o_data_reg<11>
    SLICE_X11Y43.CLK     Tckdi       (-Th)    -0.059   Dip_Driver/o_data_reg<12>
                                                       Dip_Driver/o_data_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SevengSegUUT/temp (SLICE_X7Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SevengSegUUT/temp (FF)
  Destination:          SevengSegUUT/temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5M rising at 200.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SevengSegUUT/temp to SevengSegUUT/temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.198   SevengSegUUT/temp
                                                       SevengSegUUT/temp
    SLICE_X7Y50.A6       net (fanout=2)        0.025   SevengSegUUT/temp
    SLICE_X7Y50.CLK      Tah         (-Th)    -0.215   SevengSegUUT/temp
                                                       SevengSegUUT/temp_rstpot
                                                       SevengSegUUT/temp
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point Dip_Driver/o_data_reg_8 (SLICE_X8Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Dip_Driver/o_data_reg_7 (FF)
  Destination:          Dip_Driver/o_data_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk5M rising at 200.000ns
  Destination Clock:    clk5M rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Dip_Driver/o_data_reg_7 to Dip_Driver/o_data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.CQ       Tcko                  0.234   Dip_Driver/o_data_reg<8>
                                                       Dip_Driver/o_data_reg_7
    SLICE_X8Y44.DX       net (fanout=2)        0.164   Dip_Driver/o_data_reg<7>
    SLICE_X8Y44.CLK      Tckdi       (-Th)    -0.041   Dip_Driver/o_data_reg<8>
                                                       Dip_Driver/o_data_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.275ns logic, 0.164ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKGenerator_clkout0 = PERIOD TIMEGRP "CLKGenerator_clkout0" TS_i_CLK * 0.1
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 196.876ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: IMUUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: IMUUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: clk5M
--------------------------------------------------------------------------------
Slack: 196.876ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: IMUUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: IMUUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: clk5M
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLKGenerator/clkout1_buf/I0
  Logical resource: CLKGenerator/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLKGenerator/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_CLK                       |     20.000ns|      5.000ns|      0.566ns|            0|            0|            0|        11051|
| TS_CLKGenerator_clkout0       |    200.000ns|      5.659ns|          N/A|            0|            0|        11051|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |    5.659|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11051 paths, 0 nets, and 852 connections

Design statistics:
   Minimum period:   5.659ns{1}   (Maximum frequency: 176.710MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 27 14:27:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



