@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_26mhz_1mhz.v":23:0:23:5|Found inferred clock clock_div_26MHZ_1MHZ|CLK_26MHZ_IN which controls 18 sequential elements including counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
