// Seed: 3958309666
module module_0 (
    input supply1 id_0,
    output wire id_1
    , id_13,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri id_10,
    input supply0 id_11
);
  always @(posedge 1 & id_11#(.id_3(1),
      .id_8(1'b0)
  ))
  begin
    id_9 = id_7;
  end
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    output wire id_4
);
  assign id_4 = 1 ** 1'b0;
  module_0(
      id_3, id_4, id_2, id_3, id_3, id_4, id_4, id_0, id_3, id_4, id_2, id_1
  );
endmodule
