#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 12:00:53 2023
# Process ID: 7714
# Current directory: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy2N_0_0_synth_1
# Command line: vivado -log ebaz4205_DivideBy2N_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_DivideBy2N_0_0.tcl
# Log file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy2N_0_0_synth_1/ebaz4205_DivideBy2N_0_0.vds
# Journal file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy2N_0_0_synth_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 4354.042 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source ebaz4205_DivideBy2N_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.668 ; gain = 0.023 ; free physical = 17360 ; free virtual = 22059
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_DivideBy2N_0_0
Command: synth_design -top ebaz4205_DivideBy2N_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8284
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.867 ; gain = 371.770 ; free physical = 6738 ; free virtual = 11456
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3027.176; parent = 2049.809; children = 977.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_DivideBy2N_0_0' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy2N_0_0/synth/ebaz4205_DivideBy2N_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DivideBy2N' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DivideBy2N' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_DivideBy2N_0_0' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy2N_0_0/synth/ebaz4205_DivideBy2N_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2115.773 ; gain = 443.676 ; free physical = 7527 ; free virtual = 12264
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3093.145; parent = 2115.777; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2133.586 ; gain = 461.488 ; free physical = 7414 ; free virtual = 12151
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.957; parent = 2133.590; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2133.586 ; gain = 461.488 ; free physical = 7379 ; free virtual = 12116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.957; parent = 2133.590; children = 977.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.586 ; gain = 0.000 ; free physical = 7336 ; free virtual = 12073
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.336 ; gain = 0.000 ; free physical = 7463 ; free virtual = 12204
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2238.336 ; gain = 0.000 ; free physical = 7459 ; free virtual = 12200
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 7652 ; free virtual = 12436
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 7644 ; free virtual = 12431
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 7639 ; free virtual = 12426
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 7576 ; free virtual = 12369
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 7537 ; free virtual = 12340
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.517; parent = 1118.510; children = 124.007
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 6360 ; free virtual = 11177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.755; parent = 1190.531; children = 124.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 6355 ; free virtual = 11172
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.779; parent = 1190.556; children = 124.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 6343 ; free virtual = 11159
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.830; parent = 1190.606; children = 124.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 8603 ; free virtual = 13410
Synthesis current peak Physical Memory [PSS] (MB): peak = 1320.588; parent = 1193.562; children = 127.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 8661 ; free virtual = 13469
Synthesis current peak Physical Memory [PSS] (MB): peak = 1320.588; parent = 1193.562; children = 127.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 8761 ; free virtual = 13569
Synthesis current peak Physical Memory [PSS] (MB): peak = 1320.588; parent = 1193.562; children = 127.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 8913 ; free virtual = 13721
Synthesis current peak Physical Memory [PSS] (MB): peak = 1320.588; parent = 1193.562; children = 127.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 9054 ; free virtual = 13862
Synthesis current peak Physical Memory [PSS] (MB): peak = 1320.588; parent = 1193.562; children = 127.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 9046 ; free virtual = 13854
Synthesis current peak Physical Memory [PSS] (MB): peak = 1320.904; parent = 1193.562; children = 127.472
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     1|
|3     |FDCE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 9175 ; free virtual = 13983
Synthesis current peak Physical Memory [PSS] (MB): peak = 1321.635; parent = 1194.161; children = 127.474
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3183.691; parent = 2206.324; children = 977.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2238.336 ; gain = 461.488 ; free physical = 11313 ; free virtual = 16122
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2238.336 ; gain = 566.238 ; free physical = 11298 ; free virtual = 16108
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.336 ; gain = 0.000 ; free physical = 11298 ; free virtual = 16108
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.336 ; gain = 0.000 ; free physical = 11604 ; free virtual = 16405
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 65cf6163
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2238.336 ; gain = 846.668 ; free physical = 11865 ; free virtual = 16658
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy2N_0_0_synth_1/ebaz4205_DivideBy2N_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_DivideBy2N_0_0, cache-ID = b1ebe9513cbeb31f
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy2N_0_0_synth_1/ebaz4205_DivideBy2N_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_DivideBy2N_0_0_utilization_synth.rpt -pb ebaz4205_DivideBy2N_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:01:38 2023...
