// Seed: 2232195381
`timescale 1ps / 1 ps
module module_0 (
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9,
    output id_10,
    output logic id_11,
    input logic id_12,
    input id_13,
    output logic id_14
);
  always @(posedge id_5 or posedge 1) begin
    id_9 = id_13;
  end
endmodule
