<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_bpu_ctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_bpu_ctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_bpu_ctrl')">kv_bpu_ctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.40</td>
<td class="s9 cl rt"><a href="mod1988.html#Line" > 99.17</a></td>
<td class="s8 cl rt"><a href="mod1988.html#Cond" > 80.68</a></td>
<td class="s6 cl rt"><a href="mod1988.html#Toggle" > 63.36</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1988.html#Branch" > 86.40</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1988.html#inst_tag_134165"  onclick="showContent('inst_tag_134165')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_bpu.u_kv_bpu_ctrl</a></td>
<td class="s8 cl rt"> 82.40</td>
<td class="s9 cl rt"><a href="mod1988.html#Line" > 99.17</a></td>
<td class="s8 cl rt"><a href="mod1988.html#Cond" > 80.68</a></td>
<td class="s6 cl rt"><a href="mod1988.html#Toggle" > 63.36</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1988.html#Branch" > 86.40</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_bpu_ctrl'>
<hr>
<a name="inst_tag_134165"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_134165" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_bpu.u_kv_bpu_ctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.40</td>
<td class="s9 cl rt"><a href="mod1988.html#Line" > 99.17</a></td>
<td class="s8 cl rt"><a href="mod1988.html#Cond" > 80.68</a></td>
<td class="s6 cl rt"><a href="mod1988.html#Toggle" > 63.36</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1988.html#Branch" > 86.40</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.15</td>
<td class="s9 cl rt"> 99.17</td>
<td class="s8 cl rt"> 80.68</td>
<td class="s6 cl rt"> 62.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.40</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1963.html#inst_tag_134100" >kv_bpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_7.html#inst_tag_175663" id="tag_urg_inst_175663">gen_btb_pred_yes.u_btb_int_incr1_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_bpu_ctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1988.html" >kv_bpu_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>120</td><td>119</td><td>99.17</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56352</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>56380</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56402</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56420</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56461</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56510</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56519</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56528</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56553</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56563</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56580</td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56647</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56674</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56684</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56701</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>56725</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56735</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56351                           always @(posedge core_clk or negedge core_reset_n) begin
56352      1/1                      if (!core_reset_n) begin
56353      1/1                          s11 &lt;= 5'b00001;
56354                               end
56355      1/1                      else if (s79) begin
56356      1/1                          s11 &lt;= s12;
56357                               end
                        MISSING_ELSE
56358                           end
56359                   
56360                           assign s13[1] = s11[5];
56361                           assign s13[2] = s11[1];
56362                           assign s13[3] = s11[2] ^ s11[5];
56363                           assign s13[4] = s11[3];
56364                           assign s13[5] = s11[4];
56365                           assign s14[1] = s11[2];
56366                           assign s14[2] = s11[3] ^ s11[1];
56367                           assign s14[3] = s11[4];
56368                           assign s14[4] = s11[5];
56369                           assign s14[5] = s11[1];
56370                           assign s16[0] = (s40 &amp; ~s43) | (s40 &amp; s54) | (s40 &amp; s55) | (s58 &amp; ~s61) | (s58 &amp; s69) | (s58 &amp; s70);
56371                           assign s16[1] = (s40 &amp; s43) | (s40 &amp; s54) | (s40 &amp; s55) | (s58 &amp; s61) | (s58 &amp; s69) | (s58 &amp; s70);
56372                           assign btb0_we = s16[0] | s89;
56373                           assign btb1_we = s16[1] | s89;
56374                           assign btb0_cs = btb0_we | s0;
56375                           assign btb1_cs = btb1_we | s0;
56376                           assign s76 = s0 ? s1 ? {s122[14:1]} : {s122[15:2]} : s129 ? s1 ? {s52[14:1]} : {s52[15:2]} : s1 ? {s68[14:1]} : {s68[15:2]};
56377                           function  [6:0] gf_hash_67;
56378                           input [13:0] addr;
56379                           begin
56380      1/1                      gf_hash_67[6] = addr[6] ^ addr[9] ^ addr[10] ^ addr[11] ^ addr[12] ^ addr[13];
56381      1/1                      gf_hash_67[5] = addr[5] ^ addr[8] ^ addr[9] ^ addr[10] ^ addr[11] ^ addr[12] ^ addr[13];
56382      1/1                      gf_hash_67[4] = addr[4] ^ addr[7] ^ addr[8] ^ addr[9] ^ addr[10] ^ addr[11] ^ addr[12] ^ addr[13];
56383      1/1                      gf_hash_67[3] = addr[3] ^ addr[7] ^ addr[8] ^ addr[13];
56384      1/1                      gf_hash_67[2] = addr[2] ^ addr[7] ^ addr[9] ^ addr[10] ^ addr[11];
56385      1/1                      gf_hash_67[1] = addr[1] ^ addr[8] ^ addr[11] ^ addr[12] ^ addr[13];
56386      1/1                      gf_hash_67[0] = addr[0] ^ addr[7] ^ addr[10] ^ addr[11] ^ addr[12] ^ addr[13];
56387                           end
56388                           endfunction
56389                           wire [7:0] s134 = {s76[7],gf_hash_67(s76[13:0])};
56390                           assign btb0_addr = s89 ? s49[BTB_RAM_ADDR_WIDTH - 1:0] : s134[BTB_RAM_ADDR_WIDTH - 1:0];
56391                           assign btb1_addr = btb0_addr;
56392                           always @(posedge core_clk or negedge core_reset_n) begin
56393      1/1                      if (!core_reset_n) begin
56394      1/1                          s27 &lt;= {VALEN{1'b0}};
56395                               end
56396      1/1                      else if (s0) begin
56397      1/1                          s27 &lt;= s122;
56398                               end
                        MISSING_ELSE
56399                           end
56400                   
56401                           always @(posedge core_clk or negedge core_reset_n) begin
56402      1/1                      if (!core_reset_n) begin
56403      1/1                          s19 &lt;= 1'b0;
56404      1/1                          s21 &lt;= 1'b0;
56405      1/1                          s23 &lt;= 1'b0;
56406                               end
56407                               else begin
56408      1/1                          s19 &lt;= s20;
56409      1/1                          s21 &lt;= s22;
56410      1/1                          s23 &lt;= s24;
56411                               end
56412                           end
56413                   
56414                           assign s20 = (s17 &amp; ~s25 &amp; ~s26 &amp; ~redirect) | (s25 &amp; ~s43 &amp; ~redirect) | (s26 &amp; ~s61 &amp; ~redirect);
56415                           assign s22 = (s18 &amp; ~s25 &amp; ~s26 &amp; ~redirect) | (s25 &amp; s43 &amp; ~redirect) | (s26 &amp; s61 &amp; ~redirect);
56416                           wire s135;
56417                           assign s135 = s17 &amp; btb0_rdata[BTB_WAY_MERGE_BIT] &amp; btb1_rdata[BTB_VALID_BIT] &amp; btb1_rdata[BTB_WAY_MERGE_BIT];
56418                           assign s24 = (s135 &amp; ~s25 &amp; ~s26 &amp; ~redirect) | (s25 &amp; s54 &amp; ~s55 &amp; ~redirect) | (s26 &amp; s69 &amp; ~s70 &amp; ~redirect);
56419                           always @(posedge core_clk or negedge core_reset_n) begin
56420      1/1                      if (!core_reset_n) begin
56421      1/1                          s30 &lt;= {BTB_RAM_DATA_WIDTH{1'b0}};
56422      1/1                          s33 &lt;= {BTB_RAM_DATA_WIDTH{1'b0}};
56423      1/1                          s28 &lt;= {VALEN{1'b0}};
56424                               end
56425      1/1                      else if (s74) begin
56426      1/1                          s30 &lt;= s31;
56427      1/1                          s33 &lt;= s34;
56428      1/1                          s28 &lt;= s27;
56429                               end
                        MISSING_ELSE
56430                           end
56431                   
56432                           wire s136;
56433                           wire s137;
56434                           wire s138;
56435                           wire s139;
56436                           assign s136 = s54 &amp; s25;
56437                           assign s137 = s69 &amp; s26;
56438                           assign s138 = s25 &amp; ~s54;
56439                           assign s139 = s26 &amp; ~s69;
56440                           assign s31 = ({BTB_RAM_DATA_WIDTH{s136}} &amp; s32) | ({BTB_RAM_DATA_WIDTH{s137}} &amp; s32) | ({BTB_RAM_DATA_WIDTH{s138 &amp; ~s43}} &amp; s32) | ({BTB_RAM_DATA_WIDTH{s139 &amp; ~s61}} &amp; s35) | ({BTB_RAM_DATA_WIDTH{~s26 &amp; ~s25}} &amp; btb0_rdata);
56441                           assign s34 = ({BTB_RAM_DATA_WIDTH{s136}} &amp; s35) | ({BTB_RAM_DATA_WIDTH{s137}} &amp; s35) | ({BTB_RAM_DATA_WIDTH{s138 &amp; s43}} &amp; s32) | ({BTB_RAM_DATA_WIDTH{s139 &amp; s61}} &amp; s35) | ({BTB_RAM_DATA_WIDTH{~s26 &amp; ~s25}} &amp; btb1_rdata);
56442                           assign s32[BTB_TAG_MSB:BTB_TAG_LSB] = s41 ? s52[VALEN - 1:VALEN - BTB_TAG_WIDTH] : s68[VALEN - 1:VALEN - BTB_TAG_WIDTH];
56443                           assign s32[BTB_RET_BIT] = s41 ? s45 : s63;
56444                           assign s32[BTB_CALL_BIT] = s41 ? s46 : s64;
56445                           assign s32[BTB_UCOND_BIT] = s41 ? s47 : s65;
56446                           assign s32[BTB_OFFSET_MSB:BTB_OFFSET_LSB] = s41 ? s49 : s67;
56447                           assign s32[BTB_TARGET_MSB:BTB_TARGET_LSB] = s41 ? s1 ? s48[BTB_TARGET_WIDTH:1] : s48[BTB_TARGET_WIDTH + 1:2] : s1 ? s66[BTB_TARGET_WIDTH:1] : s66[BTB_TARGET_WIDTH + 1:2];
56448                           assign s32[BTB_MMODE] = 1'b0;
56449                           assign s32[BTB_WAY_MERGE_BIT] = 1'b0;
56450                           assign s32[BTB_VALID_BIT] = 1'b0;
56451                           assign s35[BTB_TAG_MSB:BTB_TAG_LSB] = (s41 &amp; s54) ? s48[VALEN - 1:VALEN - BTB_TAG_WIDTH] : (s59 &amp; s69) ? s66[VALEN - 1:VALEN - BTB_TAG_WIDTH] : s68[VALEN - 1:VALEN - BTB_TAG_WIDTH];
56452                           assign s35[BTB_RET_BIT] = s63;
56453                           assign s35[BTB_CALL_BIT] = s64;
56454                           assign s35[BTB_UCOND_BIT] = s65;
56455                           assign s35[BTB_OFFSET_MSB:BTB_OFFSET_LSB] = s67;
56456                           assign s35[BTB_TARGET_MSB:BTB_TARGET_LSB] = s1 ? s66[BTB_TARGET_WIDTH:1] : s66[BTB_TARGET_WIDTH + 1:2];
56457                           assign s35[BTB_MMODE] = 1'b0;
56458                           assign s35[BTB_WAY_MERGE_BIT] = 1'b0;
56459                           assign s35[BTB_VALID_BIT] = 1'b0;
56460                           always @(posedge core_clk or negedge core_reset_n) begin
56461      1/1                      if (!core_reset_n) begin
56462      1/1                          s74 &lt;= 1'b0;
56463      1/1                          s75 &lt;= 1'b0;
56464                               end
56465                               else begin
56466      1/1                          s74 &lt;= s0 &amp; ~resume;
56467      1/1                          s75 &lt;= s74 &amp; ~s2;
56468                               end
56469                           end
56470                   
56471                           wire s140;
56472                           wire s141;
56473                           wire s142;
56474                           wire s143;
56475                           assign s140 = (btb0_rdata[BTB_TAG_MSB:BTB_TAG_LSB] == {s27[VALEN - 1:VALEN - BTB_TAG_WIDTH]});
56476                           assign s142 = ~((csr_cur_privilege == PRIVILEGE_MACHINE) ^ btb0_rdata[BTB_MMODE]);
56477                           assign s141 = (btb1_rdata[BTB_TAG_MSB:BTB_TAG_LSB] == {s27[VALEN - 1:VALEN - BTB_TAG_WIDTH]});
56478                           assign s143 = ~((csr_cur_privilege == PRIVILEGE_MACHINE) ^ btb1_rdata[BTB_MMODE]);
56479                           assign s17 = btb0_rdata[BTB_VALID_BIT] &amp; ~(btb0_rdata[BTB_WAY_MERGE_BIT] &amp; ~btb1_rdata[BTB_WAY_MERGE_BIT]) &amp; s140 &amp; ~s2 &amp; s142 &amp; s74;
56480                           assign s18 = btb1_rdata[BTB_VALID_BIT] &amp; ~btb1_rdata[BTB_WAY_MERGE_BIT] &amp; s141 &amp; ~s2 &amp; s143 &amp; s74;
56481                           assign s25 = (s27 == s52) &amp; ~s96 &amp; s41 &amp; s74;
56482                           assign s26 = (s27 == s68) &amp; ~s97 &amp; s59 &amp; s74;
56483                           assign s121 = (s19 | s21 | s23) &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~s89;
56484                           assign s29 = ({BTB_RAM_DATA_WIDTH{s19 | s23}} &amp; s30) | ({BTB_RAM_DATA_WIDTH{s21 &amp; ~s23}} &amp; s33);
56485                           assign s100 = s23 ? s33[TARGET_HIGH_PART_MSB:TARGET_HIGH_PART_LSB] : s28[VALEN - 1:BTB_TARGET_WIDTH + UNUSED_PC_BIT_NUM];
56486                           assign s101 = s29[BTB_TARGET_MSB:BTB_TARGET_LSB];
56487                           assign s104 = s29[BTB_CALL_BIT] &amp; ~s29[BTB_UCOND_BIT];
56488                           assign s119 = s29[BTB_CALL_BIT] &amp; s118;
56489                           assign s118 = s29[BTB_UCOND_BIT];
56490                           assign s120 = s29[BTB_RET_BIT];
56491                           assign s77 = {s100,s101,{UNUSED_PC_BIT_NUM{1'b0}}};
56492                           assign s78 = s29[BTB_OFFSET_MSB:BTB_OFFSET_LSB];
56493                           assign s81 = (btb_update_p0 &amp; ~resume);
56494                           assign s82 = s40 | resume | redirect | s133;
56495                           assign s83 = (s41 &amp; ~s82) | s81;
56496                           assign s84 = s81 | s82;
56497                           assign s98 = btb_update_p0_ret &amp; btb_update_p0_call &amp; ~btb_update_p0_ucond;
56498                           assign s102 = s3 | (s1 ? btb_update_p0_start_pc[VALEN - 1:BTB_TARGET_WIDTH + 1] != btb_update_p0_target_pc[VALEN - 1:BTB_TARGET_WIDTH + 1] : btb_update_p0_start_pc[VALEN - 1:BTB_TARGET_WIDTH + 2] != btb_update_p0_target_pc[VALEN - 1:BTB_TARGET_WIDTH + 2]);
56499                           assign s103 = s3 | (s1 ? btb_update_p1_start_pc[VALEN - 1:BTB_TARGET_WIDTH + 1] != btb_update_p1_target_pc[VALEN - 1:BTB_TARGET_WIDTH + 1] : btb_update_p1_start_pc[VALEN - 1:BTB_TARGET_WIDTH + 2] != btb_update_p1_target_pc[VALEN - 1:BTB_TARGET_WIDTH + 2]);
56500                           assign s57 = (s98 &amp; (&amp;btb_update_p0_way)) | (s102 &amp; ~btb_update_p0_ret);
56501                           assign s56 = ~s57 &amp; ~btb_update_p0_alloc &amp; (&amp;btb_update_p0_way);
56502                           assign s85 = (btb_update_p1 &amp; ~resume);
56503                           assign s86 = s58 | resume | redirect | s133;
56504                           assign s87 = (s59 &amp; ~s86) | s85;
56505                           assign s88 = s85 | s86;
56506                           assign s99 = btb_update_p1_ret &amp; btb_update_p1_call &amp; ~btb_update_p1_ucond;
56507                           assign s72 = (s99 &amp; (&amp;btb_update_p1_way)) | (s103 &amp; ~btb_update_p1_ret);
56508                           assign s71 = ~s72 &amp; ~btb_update_p1_alloc &amp; (&amp;btb_update_p1_way);
56509                           always @(posedge core_clk or negedge core_reset_n) begin
56510      1/1                      if (!core_reset_n) begin
56511      1/1                          s41 &lt;= 1'b0;
56512                               end
56513      1/1                      else if (s84) begin
56514      1/1                          s41 &lt;= s83;
56515                               end
                        MISSING_ELSE
56516                           end
56517                   
56518                           always @(posedge core_clk or negedge core_reset_n) begin
56519      1/1                      if (!core_reset_n) begin
56520      1/1                          s59 &lt;= 1'b0;
56521                               end
56522      1/1                      else if (s88) begin
56523      1/1                          s59 &lt;= s87;
56524                               end
                        MISSING_ELSE
56525                           end
56526                   
56527                           always @(posedge core_clk or negedge core_reset_n) begin
56528      1/1                      if (!core_reset_n) begin
56529      1/1                          s45 &lt;= 1'b0;
56530      1/1                          s46 &lt;= 1'b0;
56531      1/1                          s47 &lt;= 1'b0;
56532      1/1                          s48 &lt;= {VALEN{1'b0}};
56533      1/1                          s42 &lt;= 1'b0;
56534      1/1                          s43 &lt;= 1'b0;
56535      1/1                          s54 &lt;= 1'b0;
56536      1/1                          s55 &lt;= 1'b0;
56537                               end
56538      1/1                      else if (s81) begin
56539      1/1                          s45 &lt;= btb_update_p0_ret;
56540      1/1                          s46 &lt;= btb_update_p0_call;
56541      1/1                          s47 &lt;= btb_update_p0_ucond;
56542      1/1                          s48 &lt;= btb_update_p0_target_pc;
56543      1/1                          s42 &lt;= btb_update_p0_alloc;
56544      1/1                          s43 &lt;= s44;
56545      1/1                          s54 &lt;= s57;
56546      1/1                          s55 &lt;= s56;
56547                               end
                        MISSING_ELSE
56548                           end
56549                   
56550                           assign s94 = s81;
56551                           assign s53 = btb_update_p0_start_pc;
56552                           always @(posedge core_clk or negedge core_reset_n) begin
56553      1/1                      if (!core_reset_n) begin
56554      1/1                          s52 &lt;= {VALEN{1'b0}};
56555                               end
56556      1/1                      else if (s94) begin
56557      1/1                          s52 &lt;= s53;
56558                               end
                        MISSING_ELSE
56559                           end
56560                   
56561                           assign s50 = s81 | s89 | s133;
56562                           always @(posedge core_clk or negedge core_reset_n) begin
56563      1/1                      if (!core_reset_n) begin
56564      1/1                          s49 &lt;= {BTB_BLK_OFFSET_WIDTH{1'b0}};
56565                               end
56566      1/1                      else if (s50) begin
56567      1/1                          s49 &lt;= s51;
56568                               end
                        MISSING_ELSE
56569                           end
56570                   
56571                           assign s51 = s133 ? {BTB_BLK_OFFSET_WIDTH{1'b0}} : s81 ? btb_update_p0_blk_offset : s49 + s93;
56572                           kv_zero_ext #(
56573                               .OW(BTB_BLK_OFFSET_WIDTH),
56574                               .IW(1)
56575                           ) u_btb_int_incr1_zext (
56576                               .out(s93),
56577                               .in(1'b1)
56578                           );
56579                           always @(posedge core_clk or negedge core_reset_n) begin
56580      1/1                      if (!core_reset_n) begin
56581      1/1                          s63 &lt;= 1'b0;
56582      1/1                          s64 &lt;= 1'b0;
56583      1/1                          s65 &lt;= 1'b0;
56584      1/1                          s66 &lt;= {VALEN{1'b0}};
56585      1/1                          s67 &lt;= {BTB_BLK_OFFSET_WIDTH{1'b0}};
56586      1/1                          s60 &lt;= 1'b0;
56587      1/1                          s61 &lt;= 1'b0;
56588      1/1                          s69 &lt;= 1'b0;
56589      1/1                          s70 &lt;= 1'b0;
56590                               end
56591      1/1                      else if (s85) begin
56592      1/1                          s63 &lt;= btb_update_p1_ret;
56593      1/1                          s64 &lt;= btb_update_p1_call;
56594      1/1                          s65 &lt;= btb_update_p1_ucond;
56595      1/1                          s66 &lt;= btb_update_p1_target_pc;
56596      1/1                          s67 &lt;= btb_update_p1_blk_offset;
56597      1/1                          s60 &lt;= btb_update_p1_alloc;
56598      1/1                          s61 &lt;= s62;
56599      1/1                          s69 &lt;= s72;
56600      1/1                          s70 &lt;= s71;
56601                               end
                        MISSING_ELSE
56602                           end
56603                   
56604                           assign s95 = s85;
56605                           always @(posedge core_clk or negedge core_reset_n) begin
56606      1/1                      if (!core_reset_n) begin
56607      1/1                          s68 &lt;= {VALEN{1'b0}};
56608                               end
56609      1/1                      else if (s95) begin
56610      1/1                          s68 &lt;= btb_update_p1_start_pc;
56611                               end
                        MISSING_ELSE
56612                           end
56613                   
56614                           assign s44 = btb_update_p0_alloc ? s11[5] : btb_update_p0_way[1];
56615                           assign s62 = btb_update_p1_alloc ? s11[5] : btb_update_p1_way[1];
56616                           assign s96 = s45 &amp; s46 &amp; ~s47;
56617                           assign s97 = s63 &amp; s64 &amp; ~s65;
56618                           assign btb0_wdata[BTB_MMODE] = (csr_cur_privilege == PRIVILEGE_MACHINE);
56619                           assign btb0_wdata[BTB_RET_BIT] = s129 ? s45 : s63;
56620                           assign btb0_wdata[BTB_CALL_BIT] = s129 ? s46 : s64;
56621                           assign btb0_wdata[BTB_UCOND_BIT] = s129 ? s47 : s65;
56622                           assign btb0_wdata[BTB_TARGET_MSB:BTB_TARGET_LSB] = s129 ? s1 ? s48[BTB_TARGET_WIDTH:1] : s48[BTB_TARGET_WIDTH + 1:2] : s1 ? s66[BTB_TARGET_WIDTH:1] : s66[BTB_TARGET_WIDTH + 1:2];
56623                           assign btb0_wdata[BTB_OFFSET_MSB:BTB_OFFSET_LSB] = s129 ? s49 : s67;
56624                           assign btb0_wdata[BTB_TAG_MSB:BTB_TAG_LSB] = s129 ? {s52[VALEN - 1:VALEN - BTB_TAG_WIDTH]} : {s68[VALEN - 1:VALEN - BTB_TAG_WIDTH]};
56625                           assign btb0_wdata[BTB_WAY_MERGE_BIT] = s129 ? s54 : s69;
56626                           assign btb0_wdata[BTB_VALID_BIT] = ~s89 &amp; ~s126 &amp; ~s128 &amp; ~(s130 &amp; s43 &amp; s55) &amp; ~(s131 &amp; s61 &amp; s70);
56627                           assign btb1_wdata[BTB_MMODE] = btb0_wdata[BTB_MMODE];
56628                           assign btb1_wdata[BTB_RET_BIT] = btb0_wdata[BTB_RET_BIT];
56629                           assign btb1_wdata[BTB_CALL_BIT] = btb0_wdata[BTB_CALL_BIT];
56630                           assign btb1_wdata[BTB_UCOND_BIT] = btb0_wdata[BTB_UCOND_BIT];
56631                           assign btb1_wdata[BTB_TARGET_MSB:BTB_TARGET_LSB] = btb0_wdata[BTB_TARGET_MSB:BTB_TARGET_LSB];
56632                           assign btb1_wdata[BTB_OFFSET_MSB:BTB_OFFSET_LSB] = btb0_wdata[BTB_OFFSET_MSB:BTB_OFFSET_LSB];
56633                           assign btb1_wdata[BTB_TAG_MSB:BTB_TAG_LSB] = btb0_wdata[BTB_WAY_MERGE_BIT] ? s41 ? s48[VALEN - 1:VALEN - BTB_TAG_WIDTH] : s66[VALEN - 1:VALEN - BTB_TAG_WIDTH] : btb0_wdata[BTB_TAG_MSB:BTB_TAG_LSB];
56634                           assign btb1_wdata[BTB_WAY_MERGE_BIT] = btb0_wdata[BTB_WAY_MERGE_BIT];
56635                           assign btb1_wdata[BTB_VALID_BIT] = ~s89 &amp; ~s126 &amp; ~s128 &amp; ~(s130 &amp; ~s43 &amp; s55) &amp; ~(s131 &amp; ~s61 &amp; s70);
56636                           assign s36 = (s121 &amp; s118 &amp; ~s120) | (s121 &amp; ~s118 &amp; s116);
56637                           assign s80 = s36 | (s121 &amp; s120);
56638                           assign s38 = {{(VALEN - 10 - UNUSED_PC_BIT_NUM){1'b0}},{s78[9:0]},{UNUSED_PC_BIT_NUM{1'b0}}};
56639                           assign s117 = s28 + s38;
56640                           assign s39 = s77;
56641                           assign s37 = ~s80;
56642                           assign s73 = ({VALEN{(s121 &amp; s120 &amp; ras_pred_valid)}} &amp; ras_pred_target) | ({VALEN{(s121 &amp; s120 &amp; ~ras_pred_valid)}} &amp; s117) | ({VALEN{s36}} &amp; (s39));
56643                           reg [VALEN - 1:0] s144;
56644                           wire s145;
56645                           wire [VALEN - 1:0] s146;
56646                           always @(posedge core_clk or negedge core_reset_n) begin
56647      1/1                      if (!core_reset_n) begin
56648      1/1                          s144 &lt;= {VALEN{1'b0}};
56649                               end
56650      1/1                      else if (s145) begin
56651      1/1                          s144 &lt;= s146;
56652                               end
                        MISSING_ELSE
56653                           end
56654                   
56655                           assign s145 = redirect | s121;
56656                           assign s146 = redirect ? redirect_pc[VALEN - 1:0] : bpu_info_target[VALEN - 1:0];
56657                           assign s122 = redirect ? redirect_pc[VALEN - 1:0] : s121 ? bpu_info_target : s144;
56658                           assign bpu_info_target = s73 | ({VALEN{~s5 &amp; s37}} &amp; (s117) | {VALEN{s5 &amp; s37}} &amp; s10);
56659                           assign bpu_info_offset = {10{~s5}} &amp; s78 | {10{s5}} &amp; s6;
56660                           assign bpu_info_way = {s21 | s23,s19 | s23};
56661                           assign bpu_info_pred_taken = s80;
56662                           assign bpu_rd_ack = s75;
56663                           assign bpu_rd_ready = ~btb0_we &amp; ~btb1_we;
56664                           assign bpu_info_start_pc = s28;
56665                           assign bpu_info_pred_cnt = s123;
56666                           assign bpu_info_fall_thru_pc = s117;
56667                           assign bpu_info_ucond = ~s5 &amp; s118 | s5 &amp; s8;
56668                           assign bpu_info_hit = s121;
56669                           assign bpu_info_ret = ~s5 &amp; s120 | s5 &amp; s9;
56670                           assign s92 = (&amp;s49[BTB_RAM_ADDR_WIDTH - 1:0]) &amp; s89;
56671                           assign s91 = s92 | s133 | (btb_flush_valid &amp; resume);
56672                           assign s90 = (s92 | (btb_flush_valid &amp; resume)) ? 1'b0 : 1'b1;
56673                           always @(posedge core_clk or negedge core_reset_n) begin
56674      1/1                      if (!core_reset_n) begin
56675      1/1                          s89 &lt;= 1'b1;
56676                               end
56677      1/1                      else if (s91) begin
56678      1/1                          s89 &lt;= s90;
56679                               end
                        MISSING_ELSE
56680                           end
56681                   
56682                           assign btb_init_done = ~s89;
56683                           always @(posedge core_clk or negedge core_reset_n) begin
56684      1/1                      if (!core_reset_n) begin
56685      1/1                          s109 &lt;= 8'b0;
56686                               end
56687      1/1                      else if (s105) begin
56688      1/1                          s109 &lt;= s107;
56689                               end
                        MISSING_ELSE
56690                           end
56691                   
56692                           assign s110 = s109;
56693                           assign s106 = ~csr_halt_mode &amp; csr_mmisc_ctl_brpe &amp; bhr_recover;
56694                           assign s105 = s106 | (s121 &amp; ~s118);
56695                           assign s107 = s106 ? bhr_recover_data[7:0] : (s121 &amp; ~s118) ? s108 : s109;
56696                           assign s108 = {s116,s109[7:1]};
56697                           assign s111 = s27;
56698                           assign bht_dir_rd_addr[7:0] = s1 ? (s111[8:1] ^ s110) : (s111[9:2] ^ s110);
56699                           assign bht_sel_rd_addr[7:0] = s1 ? s111[8:1] : s111[9:2];
56700                           always @(posedge core_clk or negedge core_reset_n) begin
56701      1/1                      if (!core_reset_n) begin
56702      1/1                          s112 &lt;= 2'b0;
56703      1/1                          s113 &lt;= 2'b0;
56704      1/1                          s114 &lt;= 2'b0;
56705                               end
56706      1/1                      else if (s74) begin
56707      1/1                          s112 &lt;= bht_taken_rdata;
56708      1/1                          s113 &lt;= bht_ntaken_rdata;
56709      1/1                          s114 &lt;= bht_sel_rdata;
56710                               end
                        MISSING_ELSE
56711                           end
56712                   
56713                           assign s115 = (s114[1] == 1'b1) ? s112 : s113;
56714                           assign s123 = {s114,s115};
56715                           assign s116 = (s104 ? ~(s115[1:0] == 2'b0) : s115[1]) &amp; ~s4;
56716                           assign ras_push_addr = s117;
56717                           assign ras_push = s121 &amp; s119;
56718                           assign ras_pop = s121 &amp; s120;
56719                           reg s147;
56720                           wire s148;
56721                           wire s149;
56722                           assign s149 = s147 | (s92 &amp; s132);
56723                           assign s148 = ~s147;
56724                           always @(posedge core_clk or negedge core_reset_n) begin
56725      1/1                      if (!core_reset_n) begin
56726      1/1                          s147 &lt;= 1'b0;
56727                               end
56728      1/1                      else if (s149) begin
56729      <font color = "red">0/1     ==>                  s147 &lt;= s148;</font>
56730                               end
                        MISSING_ELSE
56731                           end
56732                   
56733                           assign s133 = btb_flush_valid &amp; ~s132;
56734                           always @(posedge core_clk or negedge core_reset_n) begin
56735      1/1                      if (!core_reset_n) begin
56736      1/1                          s132 &lt;= 1'b0;
56737                               end
56738                               else begin
56739      1/1                          s132 &lt;= btb_flush_valid;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1988.html" >kv_bpu_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>88</td><td>71</td><td>80.68</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>88</td><td>71</td><td>80.68</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56350
 EXPRESSION (gen_btb_pred_yes.s15 ? gen_btb_pred_yes.s11 : (gen_btb_pred_yes.s125 ? gen_btb_pred_yes.s13 : gen_btb_pred_yes.s14))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56350
 SUB-EXPRESSION (gen_btb_pred_yes.s125 ? gen_btb_pred_yes.s13 : gen_btb_pred_yes.s14)
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56376
 EXPRESSION 
 Number  Term
      1  s0 ? (s1 ? ({gen_btb_pred_yes.s122[14:1]}) : ({gen_btb_pred_yes.s122[15:2]})) : (gen_btb_pred_yes.s129 ? (s1 ? ({gen_btb_pred_yes.s52[14:1]}) : ({gen_btb_pred_yes.s52[15:2]})) : (s1 ? ({gen_btb_pred_yes.s68[14:1]}) : ({gen_btb_pred_yes.s68[15:2]}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56376
 SUB-EXPRESSION (s1 ? ({gen_btb_pred_yes.s122[14:1]}) : ({gen_btb_pred_yes.s122[15:2]}))
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56376
 SUB-EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s129 ? (s1 ? ({gen_btb_pred_yes.s52[14:1]}) : ({gen_btb_pred_yes.s52[15:2]})) : (s1 ? ({gen_btb_pred_yes.s68[14:1]}) : ({gen_btb_pred_yes.s68[15:2]})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56376
 SUB-EXPRESSION (s1 ? ({gen_btb_pred_yes.s52[14:1]}) : ({gen_btb_pred_yes.s52[15:2]}))
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56376
 SUB-EXPRESSION (s1 ? ({gen_btb_pred_yes.s68[14:1]}) : ({gen_btb_pred_yes.s68[15:2]}))
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56390
 EXPRESSION (gen_btb_pred_yes.s89 ? gen_btb_pred_yes.s49[(BTB_RAM_ADDR_WIDTH - 1):0] : gen_btb_pred_yes.s134[(BTB_RAM_ADDR_WIDTH - 1):0])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56442
 EXPRESSION (gen_btb_pred_yes.s41 ? gen_btb_pred_yes.s52[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)] : gen_btb_pred_yes.s68[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56443
 EXPRESSION (gen_btb_pred_yes.s41 ? gen_btb_pred_yes.s45 : gen_btb_pred_yes.s63)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56444
 EXPRESSION (gen_btb_pred_yes.s41 ? gen_btb_pred_yes.s46 : gen_btb_pred_yes.s64)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56445
 EXPRESSION (gen_btb_pred_yes.s41 ? gen_btb_pred_yes.s47 : gen_btb_pred_yes.s65)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56446
 EXPRESSION (gen_btb_pred_yes.s41 ? gen_btb_pred_yes.s49 : gen_btb_pred_yes.s67)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56447
 EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s41 ? (s1 ? gen_btb_pred_yes.s48[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s48[(BTB_TARGET_WIDTH + 1):2]) : (s1 ? gen_btb_pred_yes.s66[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s66[(BTB_TARGET_WIDTH + 1):2]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56447
 SUB-EXPRESSION (s1 ? gen_btb_pred_yes.s48[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s48[(BTB_TARGET_WIDTH + 1):2])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56447
 SUB-EXPRESSION (s1 ? gen_btb_pred_yes.s66[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s66[(BTB_TARGET_WIDTH + 1):2])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56451
 EXPRESSION 
 Number  Term
      1  ((gen_btb_pred_yes.s41 &amp; gen_btb_pred_yes.s54)) ? gen_btb_pred_yes.s48[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)] : (((gen_btb_pred_yes.s59 &amp; gen_btb_pred_yes.s69)) ? gen_btb_pred_yes.s66[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)] : gen_btb_pred_yes.s68[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56451
 SUB-EXPRESSION 
 Number  Term
      1  ((gen_btb_pred_yes.s59 &amp; gen_btb_pred_yes.s69)) ? gen_btb_pred_yes.s66[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)] : gen_btb_pred_yes.s68[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56456
 EXPRESSION (s1 ? gen_btb_pred_yes.s66[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s66[(BTB_TARGET_WIDTH + 1):2])
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56485
 EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s23 ? gen_btb_pred_yes.s33[TARGET_HIGH_PART_MSB:TARGET_HIGH_PART_LSB] : gen_btb_pred_yes.s28[(VALEN - 1):(BTB_TARGET_WIDTH + UNUSED_PC_BIT_NUM)])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56571
 EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s133 ? ({BTB_BLK_OFFSET_WIDTH {1'b0}}) : (gen_btb_pred_yes.s81 ? btb_update_p0_blk_offset : ((gen_btb_pred_yes.s49 + gen_btb_pred_yes.s93))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56571
 SUB-EXPRESSION (gen_btb_pred_yes.s81 ? btb_update_p0_blk_offset : ((gen_btb_pred_yes.s49 + gen_btb_pred_yes.s93)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56614
 EXPRESSION (btb_update_p0_alloc ? gen_btb_pred_yes.s11[5] : btb_update_p0_way[1])
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56615
 EXPRESSION (btb_update_p1_alloc ? gen_btb_pred_yes.s11[5] : btb_update_p1_way[1])
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56619
 EXPRESSION (gen_btb_pred_yes.s129 ? gen_btb_pred_yes.s45 : gen_btb_pred_yes.s63)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56620
 EXPRESSION (gen_btb_pred_yes.s129 ? gen_btb_pred_yes.s46 : gen_btb_pred_yes.s64)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56621
 EXPRESSION (gen_btb_pred_yes.s129 ? gen_btb_pred_yes.s47 : gen_btb_pred_yes.s65)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56622
 EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s129 ? (s1 ? gen_btb_pred_yes.s48[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s48[(BTB_TARGET_WIDTH + 1):2]) : (s1 ? gen_btb_pred_yes.s66[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s66[(BTB_TARGET_WIDTH + 1):2]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56622
 SUB-EXPRESSION (s1 ? gen_btb_pred_yes.s48[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s48[(BTB_TARGET_WIDTH + 1):2])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56622
 SUB-EXPRESSION (s1 ? gen_btb_pred_yes.s66[BTB_TARGET_WIDTH:1] : gen_btb_pred_yes.s66[(BTB_TARGET_WIDTH + 1):2])
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56623
 EXPRESSION (gen_btb_pred_yes.s129 ? gen_btb_pred_yes.s49 : gen_btb_pred_yes.s67)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56624
 EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s129 ? ({gen_btb_pred_yes.s52[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)]}) : ({gen_btb_pred_yes.s68[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)]}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56625
 EXPRESSION (gen_btb_pred_yes.s129 ? gen_btb_pred_yes.s54 : gen_btb_pred_yes.s69)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56633
 EXPRESSION 
 Number  Term
      1  btb0_wdata[BTB_WAY_MERGE_BIT] ? (gen_btb_pred_yes.s41 ? gen_btb_pred_yes.s48[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)] : gen_btb_pred_yes.s66[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)]) : btb0_wdata[BTB_TAG_MSB:BTB_TAG_LSB])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56633
 SUB-EXPRESSION (gen_btb_pred_yes.s41 ? gen_btb_pred_yes.s48[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)] : gen_btb_pred_yes.s66[(VALEN - 1):(VALEN - BTB_TAG_WIDTH)])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56656
 EXPRESSION (redirect ? redirect_pc[(VALEN - 1):0] : bpu_info_target[(VALEN - 1):0])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56657
 EXPRESSION (redirect ? redirect_pc[(VALEN - 1):0] : (gen_btb_pred_yes.s121 ? bpu_info_target : gen_btb_pred_yes.s144))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56657
 SUB-EXPRESSION (gen_btb_pred_yes.s121 ? bpu_info_target : gen_btb_pred_yes.s144)
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56672
 EXPRESSION (((gen_btb_pred_yes.s92 | (btb_flush_valid &amp; resume))) ? 1'b0 : 1'b1)
             --------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56695
 EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s106 ? bhr_recover_data[7:0] : (((gen_btb_pred_yes.s121 &amp; (~gen_btb_pred_yes.s118))) ? gen_btb_pred_yes.s108 : gen_btb_pred_yes.s109))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56695
 SUB-EXPRESSION (((gen_btb_pred_yes.s121 &amp; (~gen_btb_pred_yes.s118))) ? gen_btb_pred_yes.s108 : gen_btb_pred_yes.s109)
                 --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56698
 EXPRESSION (s1 ? ((gen_btb_pred_yes.s111[8:1] ^ gen_btb_pred_yes.s110)) : ((gen_btb_pred_yes.s111[9:2] ^ gen_btb_pred_yes.s110)))
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56699
 EXPRESSION (s1 ? gen_btb_pred_yes.s111[8:1] : gen_btb_pred_yes.s111[9:2])
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56713
 EXPRESSION ((gen_btb_pred_yes.s114[1] == 1'b1) ? gen_btb_pred_yes.s112 : gen_btb_pred_yes.s113)
             -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1988.html" >kv_bpu_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">66</td>
<td class="rt">45</td>
<td class="rt">68.18 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1332</td>
<td class="rt">844</td>
<td class="rt">63.36 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">666</td>
<td class="rt">426</td>
<td class="rt">63.96 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">666</td>
<td class="rt">418</td>
<td class="rt">62.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">66</td>
<td class="rt">45</td>
<td class="rt">68.18 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1332</td>
<td class="rt">844</td>
<td class="rt">63.36 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">666</td>
<td class="rt">426</td>
<td class="rt">63.96 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">666</td>
<td class="rt">418</td>
<td class="rt">62.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_init_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb_flush_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_flush_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb_update_p0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_alloc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_start_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_start_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_start_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_start_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_start_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_start_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_start_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_target_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_target_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_target_pc[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_target_pc[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_target_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_target_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_target_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_blk_offset[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_ucond</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_call</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p0_hold</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_alloc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_start_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_start_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_start_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_start_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_start_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_start_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_start_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_target_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_target_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_target_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_target_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_target_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_target_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_target_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_blk_offset[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_ucond</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_call</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb_update_p1_hold</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bhr_recover</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bhr_recover_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_rdata[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[13:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[26:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[35:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[52:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_rdata[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb0_wdata[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[26:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[35:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[52:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb0_wdata[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_rdata[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[13:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[26:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[35:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[52:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_rdata[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>btb1_wdata[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[26:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[35:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[52:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>btb1_wdata[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_mmisc_ctl_brpe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_cur_privilege[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_cur_privilege[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_rd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_rd_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_target[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_target[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_target[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_target[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_target[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_target[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_target[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_start_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_start_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_start_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_start_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_start_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_start_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_start_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_offset[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_offset[9:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_ucond</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_pred_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_info_pred_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bpu_rd_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_push_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_push_addr[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_push_addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_push_addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_push_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_push_addr[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_push_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ras_pred_target[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ras_pred_target[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ras_pred_target[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ras_pred_target[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ras_pred_target[17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ras_pred_target[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ras_pred_target[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ras_pred_target[31]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ras_pred_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bht_dir_rd_addr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bht_sel_rd_addr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bht_taken_rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bht_ntaken_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bht_ntaken_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bht_sel_rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1988.html" >kv_bpu_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">125</td>
<td class="rt">108</td>
<td class="rt">86.40 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">56376</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56390</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56442</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56443</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56444</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56445</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56446</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">56447</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">56451</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">56456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">56485</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">56571</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56614</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56615</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56619</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56620</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56621</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">56622</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56623</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56624</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56625</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">56633</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56656</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56657</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56672</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56695</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">56698</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">56699</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56713</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56352</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56402</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56420</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56461</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56510</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56519</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56528</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56553</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56563</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56580</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56647</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56674</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56684</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56701</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">56725</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56735</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56350              assign s12 = s15 ? s11 : s125 ? s13 : s14;
                                    <font color = "green">-1-</font>          <font color = "green">-2-</font>   
                                    <font color = "green">==></font>          <font color = "green">==></font>   
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56376              assign s76 = s0 ? s1 ? {s122[14:1]} : {s122[15:2]} : s129 ? s1 ? {s52[14:1]} : {s52[15:2]} : s1 ? {s68[14:1]} : {s68[15:2]};
                                   <font color = "green">-1-</font>  <font color = "red">-2-</font>                                  <font color = "green">-3-</font>  <font color = "red">-4-</font>                              <font color = "red">-5-</font>            
                                        <font color = "green">==></font>                                       <font color = "green">==></font>                              <font color = "green">==></font>      
                                        <font color = "red">==></font>                                       <font color = "red">==></font>                              <font color = "red">==></font>      
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56390              assign btb0_addr = s89 ? s49[BTB_RAM_ADDR_WIDTH - 1:0] : s134[BTB_RAM_ADDR_WIDTH - 1:0];
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56442              assign s32[BTB_TAG_MSB:BTB_TAG_LSB] = s41 ? s52[VALEN - 1:VALEN - BTB_TAG_WIDTH] : s68[VALEN - 1:VALEN - BTB_TAG_WIDTH];
                                                             <font color = "green">-1-</font>  
                                                             <font color = "green">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56443              assign s32[BTB_RET_BIT] = s41 ? s45 : s63;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56444              assign s32[BTB_CALL_BIT] = s41 ? s46 : s64;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56445              assign s32[BTB_UCOND_BIT] = s41 ? s47 : s65;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56446              assign s32[BTB_OFFSET_MSB:BTB_OFFSET_LSB] = s41 ? s49 : s67;
                                                                   <font color = "green">-1-</font>  
                                                                   <font color = "green">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56447              assign s32[BTB_TARGET_MSB:BTB_TARGET_LSB] = s41 ? s1 ? s48[BTB_TARGET_WIDTH:1] : s48[BTB_TARGET_WIDTH + 1:2] : s1 ? s66[BTB_TARGET_WIDTH:1] : s66[BTB_TARGET_WIDTH + 1:2];
                                                                   <font color = "green">-1-</font>  <font color = "red">-2-</font>                                                          <font color = "red">-3-</font>      
                                                                        <font color = "green">==></font>                                                          <font color = "green">==></font>   
                                                                        <font color = "red">==></font>                                                          <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56451              assign s35[BTB_TAG_MSB:BTB_TAG_LSB] = (s41 & s54) ? s48[VALEN - 1:VALEN - BTB_TAG_WIDTH] : (s59 & s69) ? s66[VALEN - 1:VALEN - BTB_TAG_WIDTH] : s68[VALEN - 1:VALEN - BTB_TAG_WIDTH];
                                                                     <font color = "red">-1-</font>                                                  <font color = "red">-2-</font>   
                                                                     <font color = "red">==></font>                                                  <font color = "red">==></font>   
                                                                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56456              assign s35[BTB_TARGET_MSB:BTB_TARGET_LSB] = s1 ? s66[BTB_TARGET_WIDTH:1] : s66[BTB_TARGET_WIDTH + 1:2];
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56485              assign s100 = s23 ? s33[TARGET_HIGH_PART_MSB:TARGET_HIGH_PART_LSB] : s28[VALEN - 1:BTB_TARGET_WIDTH + UNUSED_PC_BIT_NUM];
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56571              assign s51 = s133 ? {BTB_BLK_OFFSET_WIDTH{1'b0}} : s81 ? btb_update_p0_blk_offset : s49 + s93;
                                     <font color = "red">-1-</font>                                  <font color = "green">-2-</font>   
                                     <font color = "red">==></font>                                  <font color = "green">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56614              assign s44 = btb_update_p0_alloc ? s11[5] : btb_update_p0_way[1];
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56615              assign s62 = btb_update_p1_alloc ? s11[5] : btb_update_p1_way[1];
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56619              assign btb0_wdata[BTB_RET_BIT] = s129 ? s45 : s63;
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56620              assign btb0_wdata[BTB_CALL_BIT] = s129 ? s46 : s64;
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56621              assign btb0_wdata[BTB_UCOND_BIT] = s129 ? s47 : s65;
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56622              assign btb0_wdata[BTB_TARGET_MSB:BTB_TARGET_LSB] = s129 ? s1 ? s48[BTB_TARGET_WIDTH:1] : s48[BTB_TARGET_WIDTH + 1:2] : s1 ? s66[BTB_TARGET_WIDTH:1] : s66[BTB_TARGET_WIDTH + 1:2];
                                                                           <font color = "green">-1-</font>  <font color = "red">-2-</font>                                                          <font color = "red">-3-</font>      
                                                                                <font color = "green">==></font>                                                          <font color = "green">==></font>   
                                                                                <font color = "red">==></font>                                                          <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56623              assign btb0_wdata[BTB_OFFSET_MSB:BTB_OFFSET_LSB] = s129 ? s49 : s67;
                                                                           <font color = "green">-1-</font>  
                                                                           <font color = "green">==></font>  
                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56624              assign btb0_wdata[BTB_TAG_MSB:BTB_TAG_LSB] = s129 ? {s52[VALEN - 1:VALEN - BTB_TAG_WIDTH]} : {s68[VALEN - 1:VALEN - BTB_TAG_WIDTH]};
                                                                     <font color = "green">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56625              assign btb0_wdata[BTB_WAY_MERGE_BIT] = s129 ? s54 : s69;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56633              assign btb1_wdata[BTB_TAG_MSB:BTB_TAG_LSB] = btb0_wdata[BTB_WAY_MERGE_BIT] ? s41 ? s48[VALEN - 1:VALEN - BTB_TAG_WIDTH] : s66[VALEN - 1:VALEN - BTB_TAG_WIDTH] : btb0_wdata[BTB_TAG_MSB:BTB_TAG_LSB];
                                                                                              <font color = "red">-1-</font>   <font color = "red">-2-</font>   
                                                                                                    <font color = "red">==></font>  
                                                                                              <font color = "green">==></font>   <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56656              assign s146 = redirect ? redirect_pc[VALEN - 1:0] : bpu_info_target[VALEN - 1:0];
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56657              assign s122 = redirect ? redirect_pc[VALEN - 1:0] : s121 ? bpu_info_target : s144;
                                          <font color = "green">-1-</font>                               <font color = "green">-2-</font>   
                                          <font color = "green">==></font>                               <font color = "green">==></font>   
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56672              assign s90 = (s92 | (btb_flush_valid & resume)) ? 1'b0 : 1'b1;
                                                                   <font color = "green">-1-</font>  
                                                                   <font color = "green">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56695              assign s107 = s106 ? bhr_recover_data[7:0] : (s121 & ~s118) ? s108 : s109;
                                      <font color = "green">-1-</font>                                      <font color = "green">-2-</font>   
                                      <font color = "green">==></font>                                      <font color = "green">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56698              assign bht_dir_rd_addr[7:0] = s1 ? (s111[8:1] ^ s110) : (s111[9:2] ^ s110);
                                                    <font color = "red">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56699              assign bht_sel_rd_addr[7:0] = s1 ? s111[8:1] : s111[9:2];
                                                    <font color = "red">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56713              assign s115 = (s114[1] == 1'b1) ? s112 : s113;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56352                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56353                      s11 <= 5'b00001;
           <font color = "green">                ==></font>
56354                  end
56355                  else if (s79) begin
                            <font color = "green">-2-</font>  
56356                      s11 <= s12;
           <font color = "green">                ==></font>
56357                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56393                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56394                      s27 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
56395                  end
56396                  else if (s0) begin
                            <font color = "green">-2-</font>  
56397                      s27 <= s122;
           <font color = "green">                ==></font>
56398                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56402                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56403                      s19 <= 1'b0;
           <font color = "green">                ==></font>
56404                      s21 <= 1'b0;
56405                      s23 <= 1'b0;
56406                  end
56407                  else begin
56408                      s19 <= s20;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56420                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56421                      s30 <= {BTB_RAM_DATA_WIDTH{1'b0}};
           <font color = "green">                ==></font>
56422                      s33 <= {BTB_RAM_DATA_WIDTH{1'b0}};
56423                      s28 <= {VALEN{1'b0}};
56424                  end
56425                  else if (s74) begin
                            <font color = "green">-2-</font>  
56426                      s30 <= s31;
           <font color = "green">                ==></font>
56427                      s33 <= s34;
56428                      s28 <= s27;
56429                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56461                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56462                      s74 <= 1'b0;
           <font color = "green">                ==></font>
56463                      s75 <= 1'b0;
56464                  end
56465                  else begin
56466                      s74 <= s0 & ~resume;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56510                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56511                      s41 <= 1'b0;
           <font color = "green">                ==></font>
56512                  end
56513                  else if (s84) begin
                            <font color = "green">-2-</font>  
56514                      s41 <= s83;
           <font color = "green">                ==></font>
56515                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56519                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56520                      s59 <= 1'b0;
           <font color = "green">                ==></font>
56521                  end
56522                  else if (s88) begin
                            <font color = "green">-2-</font>  
56523                      s59 <= s87;
           <font color = "green">                ==></font>
56524                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56528                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56529                      s45 <= 1'b0;
           <font color = "green">                ==></font>
56530                      s46 <= 1'b0;
56531                      s47 <= 1'b0;
56532                      s48 <= {VALEN{1'b0}};
56533                      s42 <= 1'b0;
56534                      s43 <= 1'b0;
56535                      s54 <= 1'b0;
56536                      s55 <= 1'b0;
56537                  end
56538                  else if (s81) begin
                            <font color = "green">-2-</font>  
56539                      s45 <= btb_update_p0_ret;
           <font color = "green">                ==></font>
56540                      s46 <= btb_update_p0_call;
56541                      s47 <= btb_update_p0_ucond;
56542                      s48 <= btb_update_p0_target_pc;
56543                      s42 <= btb_update_p0_alloc;
56544                      s43 <= s44;
56545                      s54 <= s57;
56546                      s55 <= s56;
56547                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56553                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56554                      s52 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
56555                  end
56556                  else if (s94) begin
                            <font color = "green">-2-</font>  
56557                      s52 <= s53;
           <font color = "green">                ==></font>
56558                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56563                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56564                      s49 <= {BTB_BLK_OFFSET_WIDTH{1'b0}};
           <font color = "green">                ==></font>
56565                  end
56566                  else if (s50) begin
                            <font color = "green">-2-</font>  
56567                      s49 <= s51;
           <font color = "green">                ==></font>
56568                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56580                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56581                      s63 <= 1'b0;
           <font color = "green">                ==></font>
56582                      s64 <= 1'b0;
56583                      s65 <= 1'b0;
56584                      s66 <= {VALEN{1'b0}};
56585                      s67 <= {BTB_BLK_OFFSET_WIDTH{1'b0}};
56586                      s60 <= 1'b0;
56587                      s61 <= 1'b0;
56588                      s69 <= 1'b0;
56589                      s70 <= 1'b0;
56590                  end
56591                  else if (s85) begin
                            <font color = "green">-2-</font>  
56592                      s63 <= btb_update_p1_ret;
           <font color = "green">                ==></font>
56593                      s64 <= btb_update_p1_call;
56594                      s65 <= btb_update_p1_ucond;
56595                      s66 <= btb_update_p1_target_pc;
56596                      s67 <= btb_update_p1_blk_offset;
56597                      s60 <= btb_update_p1_alloc;
56598                      s61 <= s62;
56599                      s69 <= s72;
56600                      s70 <= s71;
56601                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56606                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56607                      s68 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
56608                  end
56609                  else if (s95) begin
                            <font color = "green">-2-</font>  
56610                      s68 <= btb_update_p1_start_pc;
           <font color = "green">                ==></font>
56611                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56647                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56648                      s144 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
56649                  end
56650                  else if (s145) begin
                            <font color = "green">-2-</font>  
56651                      s144 <= s146;
           <font color = "green">                ==></font>
56652                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56674                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56675                      s89 <= 1'b1;
           <font color = "green">                ==></font>
56676                  end
56677                  else if (s91) begin
                            <font color = "green">-2-</font>  
56678                      s89 <= s90;
           <font color = "green">                ==></font>
56679                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56684                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56685                      s109 <= 8'b0;
           <font color = "green">                ==></font>
56686                  end
56687                  else if (s105) begin
                            <font color = "green">-2-</font>  
56688                      s109 <= s107;
           <font color = "green">                ==></font>
56689                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56701                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56702                      s112 <= 2'b0;
           <font color = "green">                ==></font>
56703                      s113 <= 2'b0;
56704                      s114 <= 2'b0;
56705                  end
56706                  else if (s74) begin
                            <font color = "green">-2-</font>  
56707                      s112 <= bht_taken_rdata;
           <font color = "green">                ==></font>
56708                      s113 <= bht_ntaken_rdata;
56709                      s114 <= bht_sel_rdata;
56710                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56725                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56726                      s147 <= 1'b0;
           <font color = "green">                ==></font>
56727                  end
56728                  else if (s149) begin
                            <font color = "red">-2-</font>  
56729                      s147 <= s148;
           <font color = "red">                ==></font>
56730                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56735                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
56736                      s132 <= 1'b0;
           <font color = "green">                ==></font>
56737                  end
56738                  else begin
56739                      s132 <= btb_flush_valid;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_134165">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_bpu_ctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
