library IEEE;
use IEEE.Std_Logic_1164.all;
entity mux41 is
port (F1,F2,F3,F4: in std_logic;
sel: in std_logic_vector(1 downto 0);
F: out std_logic
);
end mux41;

architecture mux4 of mux is
begin

F <= 	F1 when sel = "00" else
		F2 when sel = "01" else
		F3 when sel = "10" else
		F4;

end mux1;