Analysis & Synthesis report for QPSK1
Fri Mar 01 19:13:15 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated
 17. Source assignments for dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated
 18. Source assignments for qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|dffpipe_b3c:pre_result
 19. Source assignments for qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|dffpipe_b3c:pre_result
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: pll:PLL|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: dds:DDS|adder:uut0
 23. Parameter Settings for User Entity Instance: dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component
 26. Parameter Settings for User Entity Instance: qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component
 27. Parameter Settings for User Entity Instance: qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. altmult_accum Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "qpsk_jt:QPSK_JT"
 33. Port Connectivity Checks: "qpsk_tz:QPSK_TZ|add:ADD"
 34. Port Connectivity Checks: "dds:DDS|adder:uut0"
 35. Port Connectivity Checks: "dds:DDS"
 36. Port Connectivity Checks: "pll:PLL"
 37. Port Connectivity Checks: "test:TEST"
 38. SignalTap II Logic Analyzer Settings
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 41. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 42. Elapsed Time Per Partition
 43. Connections to In-System Debugging Instance "auto_signaltap_0"
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 01 19:13:15 2019           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; QPSK1                                           ;
; Top-level Entity Name              ; QPSK1                                           ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 896                                             ;
;     Total combinational functions  ; 649                                             ;
;     Dedicated logic registers      ; 651                                             ;
; Total registers                    ; 651                                             ;
; Total pins                         ; 212                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 36,864                                          ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; QPSK1              ; QPSK1              ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; test.v                                                             ; yes             ; User Verilog HDL File                        ; E:/Communication/Quartus/Work/DPSK/test.v                                                             ;             ;
; qpsk_tz.v                                                          ; yes             ; User Verilog HDL File                        ; E:/Communication/Quartus/Work/DPSK/qpsk_tz.v                                                          ;             ;
; dds.v                                                              ; yes             ; User Verilog HDL File                        ; E:/Communication/Quartus/Work/DPSK/dds.v                                                              ;             ;
; adder#.v                                                           ; yes             ; User Verilog HDL File                        ; E:/Communication/Quartus/Work/DPSK/adder#.v                                                           ;             ;
; qpsk_jt.v                                                          ; yes             ; User Verilog HDL File                        ; E:/Communication/Quartus/Work/DPSK/qpsk_jt.v                                                          ;             ;
; qseq.v                                                             ; yes             ; User Verilog HDL File                        ; E:/Communication/Quartus/Work/DPSK/qseq.v                                                             ;             ;
; add.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/Communication/Quartus/Work/DPSK/add.v                                                              ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/Communication/Quartus/Work/DPSK/pll.v                                                              ;             ;
; mac.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/Communication/Quartus/Work/DPSK/mac.v                                                              ;             ;
; qpsk1.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; E:/Communication/Quartus/Work/DPSK/qpsk1.v                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altpll.tdf                                           ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/aglobal160.inc                                       ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/stratix_pll.inc                                      ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v                                                    ;             ;
; rom_sine0.v                                                        ; yes             ; Auto-Found Wizard-Generated File             ; E:/Communication/Quartus/Work/DPSK/rom_sine0.v                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altsyncram.tdf                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_mux.inc                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_decode.inc                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altrom.inc                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altram.inc                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altdpram.inc                                         ;             ;
; db/altsyncram_6d81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/altsyncram_6d81.tdf                                             ;             ;
; sin3.mif                                                           ; yes             ; Auto-Found Memory Initialization File        ; E:/Communication/Quartus/Work/DPSK/sin3.mif                                                           ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_add_sub.tdf                                      ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/addcore.inc                                          ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/look_add.inc                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/bypassff.inc                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altshift.inc                                         ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                              ;             ;
; db/add_sub_t4h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/add_sub_t4h.tdf                                                 ;             ;
; altmult_accum.tdf                                                  ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altmult_accum.tdf                                    ;             ;
; db/mult_accum_3en2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/mult_accum_3en2.tdf                                             ;             ;
; db/ded_mult_ph71.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/ded_mult_ph71.tdf                                               ;             ;
; db/dffpipe_b3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/dffpipe_b3c.tdf                                                 ;             ;
; db/zaccum_hhj.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/zaccum_hhj.tdf                                                  ;             ;
; db/accum_jrj.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/accum_jrj.tdf                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/sld_signaltap.vhd                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_ela_control.vhd                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_constant.inc                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/dffeea.inc                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_mbpmg.vhd                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd                               ;             ;
; db/altsyncram_eb14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/altsyncram_eb14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altdpram.tdf                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/others/maxplus2/memmodes.inc                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/a_hdffe.inc                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/altsyncram.inc                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_mux.tdf                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/muxlut.inc                                           ;             ;
; db/mux_h7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/mux_h7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_decode.tdf                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/declut.inc                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_compare.inc                                      ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_counter.tdf                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/cmpconst.inc                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/lpm_counter.inc                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/communication/quartus/libraries/megafunctions/alt_counter_stratix.inc                              ;             ;
; db/cntr_vqh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/cntr_vqh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_6ki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/cntr_6ki.tdf                                                    ;             ;
; db/cntr_5rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/cntr_5rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Communication/Quartus/Work/DPSK/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_rom_sr.vhd                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_hub.vhd                                          ; altera_sld  ;
; db/ip/sld4989f87f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/communication/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 896                      ;
;                                             ;                          ;
; Total combinational functions               ; 649                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 203                      ;
;     -- 3 input functions                    ; 240                      ;
;     -- <=2 input functions                  ; 206                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 451                      ;
;     -- arithmetic mode                      ; 198                      ;
;                                             ;                          ;
; Total registers                             ; 651                      ;
;     -- Dedicated logic registers            ; 651                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 212                      ;
; Total memory bits                           ; 36864                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 2                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 368                      ;
; Total fan-out                               ; 4737                     ;
; Average fan-out                             ; 2.63                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |QPSK1                                                                                                                                  ; 649 (0)           ; 651 (0)      ; 36864       ; 0          ; 2            ; 2       ; 0         ; 212  ; 0            ; 0          ; |QPSK1                                                                                                                                                                                                                                                                                                                                            ; QPSK1                             ; work         ;
;    |dds:DDS|                                                                                                                            ; 16 (0)            ; 16 (0)       ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|dds:DDS                                                                                                                                                                                                                                                                                                                                    ; dds                               ; work         ;
;       |adder:uut0|                                                                                                                      ; 16 (16)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|dds:DDS|adder:uut0                                                                                                                                                                                                                                                                                                                         ; adder                             ; work         ;
;       |rom_sine0:rom0|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom0                                                                                                                                                                                                                                                                                                                     ; rom_sine0                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_6d81:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_6d81                   ; work         ;
;       |rom_sine0:rom1|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom1                                                                                                                                                                                                                                                                                                                     ; rom_sine0                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_6d81:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_6d81                   ; work         ;
;    |pll:PLL|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|pll:PLL                                                                                                                                                                                                                                                                                                                                    ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|pll:PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|pll:PLL|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                        ; work         ;
;    |qpsk_jt:QPSK_JT|                                                                                                                    ; 68 (4)            ; 68 (4)       ; 0           ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT                                                                                                                                                                                                                                                                                                                            ; qpsk_jt                           ; work         ;
;       |mac:MACcos|                                                                                                                      ; 32 (0)            ; 32 (0)       ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos                                                                                                                                                                                                                                                                                                                 ; mac                               ; work         ;
;          |altmult_accum:altmult_accum_component|                                                                                        ; 32 (0)            ; 32 (0)       ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component                                                                                                                                                                                                                                                                           ; altmult_accum                     ; work         ;
;             |mult_accum_3en2:auto_generated|                                                                                            ; 32 (0)            ; 32 (0)       ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated                                                                                                                                                                                                                                            ; mult_accum_3en2                   ; work         ;
;                |ded_mult_ph71:ded_mult1|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1                                                                                                                                                                                                                    ; ded_mult_ph71                     ; work         ;
;                |zaccum_hhj:zaccum2|                                                                                                     ; 32 (0)            ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2                                                                                                                                                                                                                         ; zaccum_hhj                        ; work         ;
;                   |accum_jrj:accum|                                                                                                     ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2|accum_jrj:accum                                                                                                                                                                                                         ; accum_jrj                         ; work         ;
;       |mac:MACsin|                                                                                                                      ; 32 (0)            ; 32 (0)       ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin                                                                                                                                                                                                                                                                                                                 ; mac                               ; work         ;
;          |altmult_accum:altmult_accum_component|                                                                                        ; 32 (0)            ; 32 (0)       ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component                                                                                                                                                                                                                                                                           ; altmult_accum                     ; work         ;
;             |mult_accum_3en2:auto_generated|                                                                                            ; 32 (0)            ; 32 (0)       ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated                                                                                                                                                                                                                                            ; mult_accum_3en2                   ; work         ;
;                |ded_mult_ph71:ded_mult1|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1                                                                                                                                                                                                                    ; ded_mult_ph71                     ; work         ;
;                |zaccum_hhj:zaccum2|                                                                                                     ; 32 (0)            ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2                                                                                                                                                                                                                         ; zaccum_hhj                        ; work         ;
;                   |accum_jrj:accum|                                                                                                     ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2|accum_jrj:accum                                                                                                                                                                                                         ; accum_jrj                         ; work         ;
;    |qpsk_tz:QPSK_TZ|                                                                                                                    ; 61 (53)           ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_tz:QPSK_TZ                                                                                                                                                                                                                                                                                                                            ; qpsk_tz                           ; work         ;
;       |add:ADD|                                                                                                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_tz:QPSK_TZ|add:ADD                                                                                                                                                                                                                                                                                                                    ; add                               ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 8 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;             |add_sub_t4h:auto_generated|                                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_t4h:auto_generated                                                                                                                                                                                                                                                       ; add_sub_t4h                       ; work         ;
;    |qseq:QSEQ|                                                                                                                          ; 3 (3)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|qseq:QSEQ                                                                                                                                                                                                                                                                                                                                  ; qseq                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)           ; 90 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)           ; 85 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)          ; 85 (57)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 378 (2)           ; 468 (20)     ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 376 (0)           ; 448 (0)      ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 376 (88)          ; 448 (122)    ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)            ; 70 (70)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_h7c:auto_generated|                                                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_h7c:auto_generated                                                                                                                              ; mux_h7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_eb14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 20480       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated                                                                                                                                                 ; altsyncram_eb14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)           ; 64 (64)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 25 (1)            ; 66 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 20 (0)            ; 50 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 30 (30)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 20 (0)            ; 20 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)             ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 92 (9)            ; 77 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vqh:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vqh:auto_generated                                                             ; cntr_vqh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_6ki:auto_generated|                                                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated                                                                                      ; cntr_6ki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_5rh:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5rh:auto_generated                                                                            ; cntr_5rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; sin3.mif ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; sin3.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 10           ; 2048         ; 10           ; 20480 ; None     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL              ; 16.0    ; N/A          ; N/A          ; |QPSK1|pll:PLL                                                                                                                                                                                                                                                             ; pll.v           ;
; Altera ; ALTMULT_ACCUM (MAC) ; 16.0    ; N/A          ; N/A          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos                                                                                                                                                                                                                                          ; mac.v           ;
; Altera ; ALTMULT_ACCUM (MAC) ; 16.0    ; N/A          ; N/A          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin                                                                                                                                                                                                                                          ; mac.v           ;
; Altera ; LPM_ADD_SUB         ; 16.0    ; N/A          ; N/A          ; |QPSK1|qpsk_tz:QPSK_TZ|add:ADD                                                                                                                                                                                                                                             ; add.v           ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qpsk_tz:QPSK_TZ|state                                                                                                                                                                   ; Merged with qpsk_jt:QPSK_JT|state1                                                                                                                                                                  ;
; Total Number of Removed Registers = 1                                                                                                                                                   ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 651   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 268   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 348   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qseq:QSEQ|seq1[3]                                                                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |QPSK1|qpsk_tz:QPSK_TZ|Add2                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |QPSK1|qpsk_tz:QPSK_TZ|Add2                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK3_MULTIPLY_BY              ; 4                     ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 10                    ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_USED             ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:DDS|adder:uut0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; fcw            ; 3277  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; sin3.mif             ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_6d81      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; sin3.mif             ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_6d81      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_t4h ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                 ;
+--------------------------------------+-----------------+------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                              ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                              ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                              ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                              ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                              ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                              ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                              ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                              ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                              ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                              ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                              ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                              ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                              ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                              ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                              ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                              ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                              ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                              ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                              ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                              ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                              ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                              ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                              ;
; COEF0_0                              ; 0               ; Untyped                                              ;
; COEF0_1                              ; 0               ; Untyped                                              ;
; COEF0_2                              ; 0               ; Untyped                                              ;
; COEF0_3                              ; 0               ; Untyped                                              ;
; COEF0_4                              ; 0               ; Untyped                                              ;
; COEF0_5                              ; 0               ; Untyped                                              ;
; COEF0_6                              ; 0               ; Untyped                                              ;
; COEF0_7                              ; 0               ; Untyped                                              ;
; COEF1_0                              ; 0               ; Untyped                                              ;
; COEF1_1                              ; 0               ; Untyped                                              ;
; COEF1_2                              ; 0               ; Untyped                                              ;
; COEF1_3                              ; 0               ; Untyped                                              ;
; COEF1_4                              ; 0               ; Untyped                                              ;
; COEF1_5                              ; 0               ; Untyped                                              ;
; COEF1_6                              ; 0               ; Untyped                                              ;
; COEF1_7                              ; 0               ; Untyped                                              ;
; COEF2_0                              ; 0               ; Untyped                                              ;
; COEF2_1                              ; 0               ; Untyped                                              ;
; COEF2_2                              ; 0               ; Untyped                                              ;
; COEF2_3                              ; 0               ; Untyped                                              ;
; COEF2_4                              ; 0               ; Untyped                                              ;
; COEF2_5                              ; 0               ; Untyped                                              ;
; COEF2_6                              ; 0               ; Untyped                                              ;
; COEF2_7                              ; 0               ; Untyped                                              ;
; COEF3_0                              ; 0               ; Untyped                                              ;
; COEF3_1                              ; 0               ; Untyped                                              ;
; COEF3_2                              ; 0               ; Untyped                                              ;
; COEF3_3                              ; 0               ; Untyped                                              ;
; COEF3_4                              ; 0               ; Untyped                                              ;
; COEF3_5                              ; 0               ; Untyped                                              ;
; COEF3_6                              ; 0               ; Untyped                                              ;
; COEF3_7                              ; 0               ; Untyped                                              ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                              ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                              ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                              ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                              ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                              ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                              ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                              ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                              ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                              ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                              ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                              ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                              ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                              ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                              ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                              ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                              ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                              ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                              ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                              ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                              ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                              ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                              ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                              ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                              ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                              ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                              ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                              ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                              ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                              ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                              ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                              ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                              ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                              ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                              ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                              ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                              ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                              ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                              ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                              ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                              ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                              ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                              ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                              ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                              ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                              ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                              ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                              ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                              ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                              ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                              ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                              ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                              ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                              ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                              ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                              ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                              ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                              ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                              ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                              ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                              ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                              ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                              ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                              ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                              ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                              ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                              ;
; WIDTH_A                              ; 8               ; Signed Integer                                       ;
; WIDTH_B                              ; 8               ; Signed Integer                                       ;
; WIDTH_C                              ; 22              ; Untyped                                              ;
; WIDTH_COEF                           ; 18              ; Untyped                                              ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                       ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                              ;
; CBXI_PARAMETER                       ; mult_accum_3en2 ; Untyped                                              ;
+--------------------------------------+-----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                 ;
+--------------------------------------+-----------------+------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                              ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                              ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                              ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                              ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                              ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                              ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                              ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                              ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                              ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                              ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                              ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                              ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                              ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                              ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                              ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                              ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                              ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                              ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                              ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                              ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                              ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                              ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                              ;
; COEF0_0                              ; 0               ; Untyped                                              ;
; COEF0_1                              ; 0               ; Untyped                                              ;
; COEF0_2                              ; 0               ; Untyped                                              ;
; COEF0_3                              ; 0               ; Untyped                                              ;
; COEF0_4                              ; 0               ; Untyped                                              ;
; COEF0_5                              ; 0               ; Untyped                                              ;
; COEF0_6                              ; 0               ; Untyped                                              ;
; COEF0_7                              ; 0               ; Untyped                                              ;
; COEF1_0                              ; 0               ; Untyped                                              ;
; COEF1_1                              ; 0               ; Untyped                                              ;
; COEF1_2                              ; 0               ; Untyped                                              ;
; COEF1_3                              ; 0               ; Untyped                                              ;
; COEF1_4                              ; 0               ; Untyped                                              ;
; COEF1_5                              ; 0               ; Untyped                                              ;
; COEF1_6                              ; 0               ; Untyped                                              ;
; COEF1_7                              ; 0               ; Untyped                                              ;
; COEF2_0                              ; 0               ; Untyped                                              ;
; COEF2_1                              ; 0               ; Untyped                                              ;
; COEF2_2                              ; 0               ; Untyped                                              ;
; COEF2_3                              ; 0               ; Untyped                                              ;
; COEF2_4                              ; 0               ; Untyped                                              ;
; COEF2_5                              ; 0               ; Untyped                                              ;
; COEF2_6                              ; 0               ; Untyped                                              ;
; COEF2_7                              ; 0               ; Untyped                                              ;
; COEF3_0                              ; 0               ; Untyped                                              ;
; COEF3_1                              ; 0               ; Untyped                                              ;
; COEF3_2                              ; 0               ; Untyped                                              ;
; COEF3_3                              ; 0               ; Untyped                                              ;
; COEF3_4                              ; 0               ; Untyped                                              ;
; COEF3_5                              ; 0               ; Untyped                                              ;
; COEF3_6                              ; 0               ; Untyped                                              ;
; COEF3_7                              ; 0               ; Untyped                                              ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                              ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                              ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                              ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                              ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                              ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                              ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                              ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                              ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                              ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                              ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                              ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                              ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                              ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                              ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                              ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                              ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                              ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                              ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                              ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                              ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                              ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                              ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                              ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                              ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                              ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                              ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                              ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                              ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                              ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                              ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                              ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                              ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                              ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                              ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                              ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                              ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                              ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                              ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                              ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                              ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                              ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                              ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                              ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                              ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                              ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                              ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                              ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                              ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                              ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                              ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                              ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                              ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                              ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                              ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                              ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                              ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                              ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                              ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                              ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                              ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                              ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                              ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                              ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                              ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                              ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                              ;
; WIDTH_A                              ; 8               ; Signed Integer                                       ;
; WIDTH_B                              ; 8               ; Signed Integer                                       ;
; WIDTH_C                              ; 22              ; Untyped                                              ;
; WIDTH_COEF                           ; 18              ; Untyped                                              ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                       ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                              ;
; CBXI_PARAMETER                       ; mult_accum_3en2 ; Untyped                                              ;
+--------------------------------------+-----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                            ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                           ; String         ;
; sld_node_info                                   ; 805334528                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                       ; Signed Integer ;
; sld_data_bits                                   ; 10                                                      ; Untyped        ;
; sld_trigger_bits                                ; 10                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                       ; Untyped        ;
; sld_sample_depth                                ; 2048                                                    ; Untyped        ;
; sld_segment_size                                ; 2048                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                    ; String         ;
; sld_inversion_mask_length                       ; 55                                                      ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 10                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; altmult_accum Parameter Settings by Entity Instance                                                      ;
+---------------------------------------+------------------------------------------------------------------+
; Name                                  ; Value                                                            ;
+---------------------------------------+------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                ;
; Entity Instance                       ; qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                      ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                      ;
;     -- REPRESENTATION_A               ; SIGNED                                                           ;
;     -- REPRESENTATION_B               ; SIGNED                                                           ;
;     -- WIDTH_A                        ; 8                                                                ;
;     -- WIDTH_B                        ; 8                                                                ;
;     -- WIDTH_RESULT                   ; 32                                                               ;
; Entity Instance                       ; qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                      ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                      ;
;     -- REPRESENTATION_A               ; SIGNED                                                           ;
;     -- REPRESENTATION_B               ; SIGNED                                                           ;
;     -- WIDTH_A                        ; 8                                                                ;
;     -- WIDTH_B                        ; 8                                                                ;
;     -- WIDTH_RESULT                   ; 32                                                               ;
+---------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qpsk_jt:QPSK_JT"                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sumsin ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qpsk_tz:QPSK_TZ|add:ADD"                                                                                                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datab  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "result[9..8]" have no fanouts                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds:DDS|adder:uut0"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sum[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds:DDS"                                                                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; phase ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:PLL"                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:TEST"                                                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 10                  ; 10               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 212                         ;
; cycloneiii_ff         ; 93                          ;
;     CLR               ; 64                          ;
;     SCLR              ; 16                          ;
;     plain             ; 13                          ;
; cycloneiii_io_obuf    ; 35                          ;
; cycloneiii_lcell_comb ; 150                         ;
;     arith             ; 108                         ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 79                          ;
;     normal            ; 42                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 16                          ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.80                        ;
; Average LUT depth     ; 2.95                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 133                                                    ;
; cycloneiii_ff         ; 468                                                    ;
;     CLR               ; 60                                                     ;
;     ENA               ; 131                                                    ;
;     ENA CLR           ; 107                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 12                                                     ;
;     SLD               ; 9                                                      ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 378                                                    ;
;     arith             ; 82                                                     ;
;         2 data inputs ; 81                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 296                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 35                                                     ;
;         3 data inputs ; 117                                                    ;
;         4 data inputs ; 133                                                    ;
; cycloneiii_ram_block  ; 10                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.18                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 32                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.85                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; ADC_CLK_10           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_CLK_10                          ; N/A     ;
; out_jt               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_jt:QPSK_JT|seq_jt              ; N/A     ;
; out_jt               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_jt:QPSK_JT|seq_jt              ; N/A     ;
; out_tz[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~6              ; N/A     ;
; out_tz[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~6              ; N/A     ;
; out_tz[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~11             ; N/A     ;
; out_tz[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~11             ; N/A     ;
; out_tz[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~16             ; N/A     ;
; out_tz[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~16             ; N/A     ;
; out_tz[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~21             ; N/A     ;
; out_tz[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~21             ; N/A     ;
; out_tz[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~26             ; N/A     ;
; out_tz[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~26             ; N/A     ;
; out_tz[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~31             ; N/A     ;
; out_tz[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~31             ; N/A     ;
; out_tz[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~36             ; N/A     ;
; out_tz[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~36             ; N/A     ;
; out_tz[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~41             ; N/A     ;
; out_tz[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qpsk_tz:QPSK_TZ|Add2~41             ; N/A     ;
; seq                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qseq:QSEQ|seq                       ; N/A     ;
; seq                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; qseq:QSEQ|seq                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Mar 01 19:12:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QPSK1 -c QPSK1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at test.v(5): truncated literal to match 2 bits File: E:/Communication/Quartus/Work/DPSK/test.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: E:/Communication/Quartus/Work/DPSK/test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seq.v
    Info (12023): Found entity 1: seq File: E:/Communication/Quartus/Work/DPSK/seq.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qpsk_tz.v
    Info (12023): Found entity 1: qpsk_tz File: E:/Communication/Quartus/Work/DPSK/qpsk_tz.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dds.v
    Info (12023): Found entity 1: dds File: E:/Communication/Quartus/Work/DPSK/dds.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder#.v
    Info (12023): Found entity 1: adder File: E:/Communication/Quartus/Work/DPSK/adder#.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qpsk_jt.v
    Info (12023): Found entity 1: qpsk_jt File: E:/Communication/Quartus/Work/DPSK/qpsk_jt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qseq.v
    Info (12023): Found entity 1: qseq File: E:/Communication/Quartus/Work/DPSK/qseq.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult File: E:/Communication/Quartus/Work/DPSK/mult.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: add File: E:/Communication/Quartus/Work/DPSK/add.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/Communication/Quartus/Work/DPSK/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mac.v
    Info (12023): Found entity 1: mac File: E:/Communication/Quartus/Work/DPSK/mac.v Line: 40
Warning (12125): Using design file qpsk1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: QPSK1 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 6
Info (12127): Elaborating entity "QPSK1" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at qpsk1.v(14) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
Warning (10034): Output port "DRAM_BA" at qpsk1.v(15) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 15
Warning (10034): Output port "HEX1" at qpsk1.v(28) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
Warning (10034): Output port "HEX2" at qpsk1.v(29) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
Warning (10034): Output port "HEX3" at qpsk1.v(30) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
Warning (10034): Output port "HEX4" at qpsk1.v(31) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
Warning (10034): Output port "HEX5" at qpsk1.v(32) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
Warning (10034): Output port "LEDR" at qpsk1.v(38) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
Warning (10034): Output port "VGA_B" at qpsk1.v(44) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 44
Warning (10034): Output port "VGA_G" at qpsk1.v(45) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 45
Warning (10034): Output port "VGA_R" at qpsk1.v(47) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 47
Warning (10034): Output port "DRAM_CAS_N" at qpsk1.v(16) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 16
Warning (10034): Output port "DRAM_CKE" at qpsk1.v(17) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 17
Warning (10034): Output port "DRAM_CLK" at qpsk1.v(18) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 18
Warning (10034): Output port "DRAM_CS_N" at qpsk1.v(19) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 19
Warning (10034): Output port "DRAM_LDQM" at qpsk1.v(21) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 21
Warning (10034): Output port "DRAM_RAS_N" at qpsk1.v(22) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 22
Warning (10034): Output port "DRAM_UDQM" at qpsk1.v(23) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 23
Warning (10034): Output port "DRAM_WE_N" at qpsk1.v(24) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 24
Warning (10034): Output port "VGA_HS" at qpsk1.v(46) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 46
Warning (10034): Output port "VGA_VS" at qpsk1.v(48) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 48
Warning (10034): Output port "GSENSOR_CS_N" at qpsk1.v(51) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 51
Warning (10034): Output port "GSENSOR_SCLK" at qpsk1.v(53) has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 53
Info (12128): Elaborating entity "test" for hierarchy "test:TEST" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 84
Info (12128): Elaborating entity "pll" for hierarchy "pll:PLL" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 92
Info (12128): Elaborating entity "altpll" for hierarchy "pll:PLL|altpll:altpll_component" File: E:/Communication/Quartus/Work/DPSK/pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll:PLL|altpll:altpll_component" File: E:/Communication/Quartus/Work/DPSK/pll.v Line: 107
Info (12133): Instantiated megafunction "pll:PLL|altpll:altpll_component" with the following parameter: File: E:/Communication/Quartus/Work/DPSK/pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "25"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "2"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:PLL|altpll:altpll_component|pll_altpll:auto_generated" File: e:/communication/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "dds" for hierarchy "dds:DDS" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 99
Info (12128): Elaborating entity "adder" for hierarchy "dds:DDS|adder:uut0" File: E:/Communication/Quartus/Work/DPSK/dds.v Line: 30
Warning (10230): Verilog HDL assignment warning at adder#.v(16): truncated value with size 32 to match size of target (16) File: E:/Communication/Quartus/Work/DPSK/adder#.v Line: 16
Warning (12125): Using design file rom_sine0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rom_sine0 File: E:/Communication/Quartus/Work/DPSK/rom_sine0.v Line: 40
Info (12128): Elaborating entity "rom_sine0" for hierarchy "dds:DDS|rom_sine0:rom0" File: E:/Communication/Quartus/Work/DPSK/dds.v Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component" File: E:/Communication/Quartus/Work/DPSK/rom_sine0.v Line: 82
Info (12130): Elaborated megafunction instantiation "dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component" File: E:/Communication/Quartus/Work/DPSK/rom_sine0.v Line: 82
Info (12133): Instantiated megafunction "dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component" with the following parameter: File: E:/Communication/Quartus/Work/DPSK/rom_sine0.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin3.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6d81.tdf
    Info (12023): Found entity 1: altsyncram_6d81 File: E:/Communication/Quartus/Work/DPSK/db/altsyncram_6d81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6d81" for hierarchy "dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated" File: e:/communication/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "qpsk_tz" for hierarchy "qpsk_tz:QPSK_TZ" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 110
Warning (10230): Verilog HDL assignment warning at qpsk_tz.v(58): truncated value with size 32 to match size of target (8) File: E:/Communication/Quartus/Work/DPSK/qpsk_tz.v Line: 58
Warning (10230): Verilog HDL assignment warning at qpsk_tz.v(59): truncated value with size 32 to match size of target (8) File: E:/Communication/Quartus/Work/DPSK/qpsk_tz.v Line: 59
Info (12128): Elaborating entity "add" for hierarchy "qpsk_tz:QPSK_TZ|add:ADD" File: E:/Communication/Quartus/Work/DPSK/qpsk_tz.v Line: 47
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component" File: E:/Communication/Quartus/Work/DPSK/add.v Line: 66
Info (12130): Elaborated megafunction instantiation "qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component" File: E:/Communication/Quartus/Work/DPSK/add.v Line: 66
Info (12133): Instantiated megafunction "qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: E:/Communication/Quartus/Work/DPSK/add.v Line: 66
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t4h.tdf
    Info (12023): Found entity 1: add_sub_t4h File: E:/Communication/Quartus/Work/DPSK/db/add_sub_t4h.tdf Line: 23
Info (12128): Elaborating entity "add_sub_t4h" for hierarchy "qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_t4h:auto_generated" File: e:/communication/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "qpsk_jt" for hierarchy "qpsk_jt:QPSK_JT" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 121
Info (12128): Elaborating entity "mac" for hierarchy "qpsk_jt:QPSK_JT|mac:MACsin" File: E:/Communication/Quartus/Work/DPSK/qpsk_jt.v Line: 25
Info (12128): Elaborating entity "altmult_accum" for hierarchy "qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component" File: E:/Communication/Quartus/Work/DPSK/mac.v Line: 104
Info (12130): Elaborated megafunction instantiation "qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component" File: E:/Communication/Quartus/Work/DPSK/mac.v Line: 104
Info (12133): Instantiated megafunction "qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component" with the following parameter: File: E:/Communication/Quartus/Work/DPSK/mac.v Line: 104
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "addnsub_aclr" = "ACLR3"
    Info (12134): Parameter "addnsub_pipeline_aclr" = "ACLR3"
    Info (12134): Parameter "addnsub_pipeline_reg" = "CLOCK0"
    Info (12134): Parameter "addnsub_reg" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a" = "ACLR3"
    Info (12134): Parameter "input_aclr_b" = "ACLR3"
    Info (12134): Parameter "input_reg_a" = "CLOCK0"
    Info (12134): Parameter "input_reg_b" = "CLOCK0"
    Info (12134): Parameter "input_source_a" = "DATAA"
    Info (12134): Parameter "input_source_b" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altmult_accum"
    Info (12134): Parameter "multiplier_aclr" = "ACLR3"
    Info (12134): Parameter "multiplier_reg" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR3"
    Info (12134): Parameter "output_reg" = "CLOCK0"
    Info (12134): Parameter "port_addnsub" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "sign_aclr_a" = "ACLR3"
    Info (12134): Parameter "sign_aclr_b" = "ACLR3"
    Info (12134): Parameter "sign_pipeline_aclr_a" = "ACLR3"
    Info (12134): Parameter "sign_pipeline_aclr_b" = "ACLR3"
    Info (12134): Parameter "sign_pipeline_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_pipeline_reg_b" = "CLOCK0"
    Info (12134): Parameter "sign_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_reg_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_accum_3en2.tdf
    Info (12023): Found entity 1: mult_accum_3en2 File: E:/Communication/Quartus/Work/DPSK/db/mult_accum_3en2.tdf Line: 27
Info (12128): Elaborating entity "mult_accum_3en2" for hierarchy "qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated" File: e:/communication/quartus/libraries/megafunctions/altmult_accum.tdf Line: 207
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ph71.tdf
    Info (12023): Found entity 1: ded_mult_ph71 File: E:/Communication/Quartus/Work/DPSK/db/ded_mult_ph71.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_ph71" for hierarchy "qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1" File: E:/Communication/Quartus/Work/DPSK/db/mult_accum_3en2.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c File: E:/Communication/Quartus/Work/DPSK/db/dffpipe_b3c.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|dffpipe_b3c:pre_result" File: E:/Communication/Quartus/Work/DPSK/db/ded_mult_ph71.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/zaccum_hhj.tdf
    Info (12023): Found entity 1: zaccum_hhj File: E:/Communication/Quartus/Work/DPSK/db/zaccum_hhj.tdf Line: 25
Info (12128): Elaborating entity "zaccum_hhj" for hierarchy "qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2" File: E:/Communication/Quartus/Work/DPSK/db/mult_accum_3en2.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/accum_jrj.tdf
    Info (12023): Found entity 1: accum_jrj File: E:/Communication/Quartus/Work/DPSK/db/accum_jrj.tdf Line: 26
Info (12128): Elaborating entity "accum_jrj" for hierarchy "qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2|accum_jrj:accum" File: E:/Communication/Quartus/Work/DPSK/db/zaccum_hhj.tdf Line: 34
Info (12128): Elaborating entity "qseq" for hierarchy "qseq:QSEQ" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eb14.tdf
    Info (12023): Found entity 1: altsyncram_eb14 File: E:/Communication/Quartus/Work/DPSK/db/altsyncram_eb14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf
    Info (12023): Found entity 1: mux_h7c File: E:/Communication/Quartus/Work/DPSK/db/mux_h7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: E:/Communication/Quartus/Work/DPSK/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vqh.tdf
    Info (12023): Found entity 1: cntr_vqh File: E:/Communication/Quartus/Work/DPSK/db/cntr_vqh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: E:/Communication/Quartus/Work/DPSK/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ki.tdf
    Info (12023): Found entity 1: cntr_6ki File: E:/Communication/Quartus/Work/DPSK/db/cntr_6ki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5rh.tdf
    Info (12023): Found entity 1: cntr_5rh File: E:/Communication/Quartus/Work/DPSK/db/cntr_5rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: E:/Communication/Quartus/Work/DPSK/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: E:/Communication/Quartus/Work/DPSK/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: E:/Communication/Quartus/Work/DPSK/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2019.03.01.19:12:48 Progress: Loading sld4989f87f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4989f87f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Communication/Quartus/Work/DPSK/db/ip/sld4989f87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 54
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 14
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 15
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 15
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 16
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 17
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 18
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 19
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 21
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 22
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 23
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 24
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 27
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 27
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 27
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 27
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 27
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 27
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 27
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 27
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 28
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 29
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 30
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 31
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 32
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 38
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 44
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 44
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 44
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 44
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 45
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 45
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 45
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 45
    Warning (13410): Pin "VGA_HS" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 46
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 47
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 47
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 47
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 47
    Warning (13410): Pin "VGA_VS" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 48
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 51
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 53
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: e:/communication/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 373
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 44
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 35
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 52
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 52
Info (21057): Implemented 1167 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 161 output pins
    Info (21060): Implemented 35 bidirectional pins
    Info (21061): Implemented 921 logic cells
    Info (21064): Implemented 26 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 5091 megabytes
    Info: Processing ended: Fri Mar 01 19:13:15 2019
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:37


