// Seed: 1563043953
module module_0 ();
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6
);
  assign id_3 = 1;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13;
  module_0();
  assign id_11 = ~id_1;
  wire id_14, id_15;
endmodule
module module_2 ();
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0();
endmodule
