# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab1.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../Lab1.srcs/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../Lab1.srcs/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../Lab1.srcs/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../Lab1.srcs/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../Lab1.srcs/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../../Lab_1/Lab_1.srcs/sources_1/new/test_wrapper.v" \
"../../../../Lab1.srcs/sources_1/new/VGA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
