|ALPIDE_test
CTRL <> CTRL
DCLK => PH90:PH90_inst.inclk0
btn => Selector4.IN7
btn => Selector5.IN9
rstn => read_byte:Read_FSM.rstn
rstn => read_err~reg0.ACLR
rstn => FIFO_cnt[0].ACLR
rstn => FIFO_cnt[1].ACLR
rstn => FIFO_cnt[2].ACLR
rstn => FIFO_cnt[3].ACLR
rstn => FIFO_cnt[4].ACLR
rstn => FIFO_cnt[5].ACLR
rstn => FIFO_cnt[6].ACLR
rstn => FIFO_cnt[7].ACLR
rstn => FIFO_cnt[8].ACLR
rstn => FIFO_cnt[9].ACLR
rstn => FIFO_cnt[10].ACLR
rstn => FIFO_cnt[11].ACLR
rstn => FIFO_cnt[12].ACLR
rstn => FIFO_cnt[13].ACLR
rstn => FIFO_cnt[14].ACLR
rstn => FIFO_cnt[15].ACLR
rstn => FIFO_cnt[16].ACLR
rstn => FIFO_cnt[17].ACLR
rstn => FIFO_cnt[18].ACLR
rstn => FIFO_cnt[19].ACLR
rstn => FIFO_cnt[20].ACLR
rstn => FIFO_cnt[21].ACLR
rstn => FIFO_cnt[22].ACLR
rstn => FIFO_cnt[23].ACLR
rstn => FIFO_cnt[24].ACLR
rstn => FIFO_cnt[25].ACLR
rstn => FIFO_cnt[26].ACLR
rstn => FIFO_cnt[27].ACLR
rstn => FIFO_cnt[28].ACLR
rstn => FIFO_cnt[29].ACLR
rstn => FIFO_cnt[30].ACLR
rstn => FIFO_cnt[31].ACLR
rstn => simple_cnt[0].ACLR
rstn => simple_cnt[1].ACLR
rstn => simple_cnt[2].ACLR
rstn => simple_cnt[3].ACLR
rstn => simple_cnt[4].ACLR
rstn => simple_cnt[5].ACLR
rstn => simple_cnt[6].ACLR
rstn => simple_cnt[7].ACLR
rstn => idle_cnt[0].ACLR
rstn => idle_cnt[1].ACLR
rstn => idle_cnt[2].ACLR
rstn => idle_cnt[3].ACLR
rstn => idle_cnt[4].ACLR
rstn => idle_cnt[5].ACLR
rstn => idle_cnt[6].ACLR
rstn => idle_cnt[7].ACLR
rstn => byte_cnt[0].ACLR
rstn => byte_cnt[1].ACLR
rstn => byte_cnt[2].ACLR
rstn => byte_cnt[3].ACLR
rstn => byte_cnt[4].ACLR
rstn => byte_cnt[5].ACLR
rstn => byte_cnt[6].ACLR
rstn => byte_cnt[7].ACLR
rstn => rr_state~14.DATAIN
rstn => current_task~5.DATAIN
rstn => word_in[0].ENA
rstn => re.ENA
rstn => RR_addr[7].ENA
rstn => RR_addr[6].ENA
rstn => RR_addr[5].ENA
rstn => RR_addr[4].ENA
rstn => RR_addr[3].ENA
rstn => RR_addr[2].ENA
rstn => RR_addr[1].ENA
rstn => RR_addr[0].ENA
rstn => we.ENA
rstn => word_in[7].ENA
rstn => word_in[6].ENA
rstn => word_in[5].ENA
rstn => word_in[4].ENA
rstn => word_in[3].ENA
rstn => word_in[2].ENA
rstn => word_in[1].ENA
pwr_enable => ~NO_FANOUT~
read_err << read_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[0] << RR_addr[0].DB_MAX_OUTPUT_PORT_TYPE
data_led[1] << RR_addr[1].DB_MAX_OUTPUT_PORT_TYPE
data_led[2] << RR_addr[2].DB_MAX_OUTPUT_PORT_TYPE
data_led[3] << RR_addr[3].DB_MAX_OUTPUT_PORT_TYPE
data_led[4] << RR_addr[4].DB_MAX_OUTPUT_PORT_TYPE
data_led[5] << RR_addr[5].DB_MAX_OUTPUT_PORT_TYPE
data_led[6] << RR_addr[6].DB_MAX_OUTPUT_PORT_TYPE
data_led[7] << RR_addr[7].DB_MAX_OUTPUT_PORT_TYPE


|ALPIDE_test|read_byte:Read_FSM
clk_in => error_signal.CLK
clk_in => busy_signal.CLK
clk_in => readable~reg0.CLK
clk_ph => word_buff[0].CLK
clk_ph => word_buff[1].CLK
clk_ph => word_buff[2].CLK
clk_ph => word_buff[3].CLK
clk_ph => word_buff[4].CLK
clk_ph => word_buff[5].CLK
clk_ph => word_buff[6].CLK
clk_ph => word_buff[7].CLK
clk_ph => \read:word_cnt[0].CLK
clk_ph => \read:word_cnt[1].CLK
clk_ph => \read:word_cnt[2].CLK
clk_ph => \read:word_cnt[3].CLK
clk_ph => \read:word_cnt[4].CLK
clk_ph => \read:word_cnt[5].CLK
clk_ph => \read:word_cnt[6].CLK
clk_ph => \read:word_cnt[7].CLK
clk_ph => \read:word_cnt[8].CLK
clk_ph => \read:word_cnt[9].CLK
clk_ph => \read:word_cnt[10].CLK
clk_ph => \read:word_cnt[11].CLK
clk_ph => \read:word_cnt[12].CLK
clk_ph => \read:word_cnt[13].CLK
clk_ph => \read:word_cnt[14].CLK
clk_ph => \read:word_cnt[15].CLK
clk_ph => \read:word_cnt[16].CLK
clk_ph => \read:word_cnt[17].CLK
clk_ph => \read:word_cnt[18].CLK
clk_ph => \read:word_cnt[19].CLK
clk_ph => \read:word_cnt[20].CLK
clk_ph => \read:word_cnt[21].CLK
clk_ph => \read:word_cnt[22].CLK
clk_ph => \read:word_cnt[23].CLK
clk_ph => \read:word_cnt[24].CLK
clk_ph => \read:word_cnt[25].CLK
clk_ph => \read:word_cnt[26].CLK
clk_ph => \read:word_cnt[27].CLK
clk_ph => \read:word_cnt[28].CLK
clk_ph => \read:word_cnt[29].CLK
clk_ph => \read:word_cnt[30].CLK
clk_ph => \read:word[0].CLK
clk_ph => \read:word[1].CLK
clk_ph => \read:word[2].CLK
clk_ph => \read:word[3].CLK
clk_ph => \read:word[4].CLK
clk_ph => \read:word[5].CLK
clk_ph => \read:word[6].CLK
clk_ph => \read:word[7].CLK
clk_ph => state_fsm~5.DATAIN
rstn => state_fsm~7.DATAIN
rstn => \read:word[7].ENA
rstn => \read:word[6].ENA
rstn => \read:word[5].ENA
rstn => \read:word[4].ENA
rstn => \read:word[3].ENA
rstn => \read:word[2].ENA
rstn => \read:word[1].ENA
rstn => \read:word[0].ENA
rstn => \read:word_cnt[30].ENA
rstn => \read:word_cnt[29].ENA
rstn => \read:word_cnt[28].ENA
rstn => \read:word_cnt[27].ENA
rstn => \read:word_cnt[26].ENA
rstn => \read:word_cnt[25].ENA
rstn => \read:word_cnt[24].ENA
rstn => \read:word_cnt[23].ENA
rstn => \read:word_cnt[22].ENA
rstn => \read:word_cnt[21].ENA
rstn => \read:word_cnt[20].ENA
rstn => \read:word_cnt[19].ENA
rstn => \read:word_cnt[18].ENA
rstn => \read:word_cnt[17].ENA
rstn => \read:word_cnt[16].ENA
rstn => \read:word_cnt[15].ENA
rstn => \read:word_cnt[14].ENA
rstn => \read:word_cnt[13].ENA
rstn => \read:word_cnt[12].ENA
rstn => \read:word_cnt[11].ENA
rstn => \read:word_cnt[10].ENA
rstn => \read:word_cnt[9].ENA
rstn => \read:word_cnt[8].ENA
rstn => \read:word_cnt[7].ENA
rstn => \read:word_cnt[6].ENA
rstn => \read:word_cnt[5].ENA
rstn => \read:word_cnt[4].ENA
rstn => \read:word_cnt[3].ENA
rstn => \read:word_cnt[2].ENA
rstn => \read:word_cnt[1].ENA
rstn => \read:word_cnt[0].ENA
rstn => word_buff[7].ENA
rstn => word_buff[6].ENA
rstn => word_buff[5].ENA
rstn => word_buff[4].ENA
rstn => word_buff[3].ENA
rstn => word_buff[2].ENA
rstn => word_buff[1].ENA
rstn => word_buff[0].ENA
strt => state_fsm.OUTPUTSELECT
strt => state_fsm.OUTPUTSELECT
pin_in => state_fsm.DATAB
pin_in => word.DATAB
pin_in => word.DATAB
pin_in => word.DATAB
pin_in => word.DATAB
pin_in => word.DATAB
pin_in => word.DATAB
pin_in => word.DATAB
pin_in => word.DATAB
pin_in => Selector0.IN2
pin_in => state_fsm.DATAB
pin_in => Selector3.IN1
error <= error_signal.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy_signal.DB_MAX_OUTPUT_PORT_TYPE
readable <= readable~reg0.DB_MAX_OUTPUT_PORT_TYPE
word_out[0] <= word_buff[0].DB_MAX_OUTPUT_PORT_TYPE
word_out[1] <= word_buff[1].DB_MAX_OUTPUT_PORT_TYPE
word_out[2] <= word_buff[2].DB_MAX_OUTPUT_PORT_TYPE
word_out[3] <= word_buff[3].DB_MAX_OUTPUT_PORT_TYPE
word_out[4] <= word_buff[4].DB_MAX_OUTPUT_PORT_TYPE
word_out[5] <= word_buff[5].DB_MAX_OUTPUT_PORT_TYPE
word_out[6] <= word_buff[6].DB_MAX_OUTPUT_PORT_TYPE
word_out[7] <= word_buff[7].DB_MAX_OUTPUT_PORT_TYPE


|ALPIDE_test|Write_byte:Write_FSM
clk_in => pin_out~reg0.CLK
clk_in => word_sent~reg0.CLK
clk_in => ready~reg0.CLK
clk_in => \send:word_cnt[0].CLK
clk_in => \send:word_cnt[1].CLK
clk_in => \send:word_cnt[2].CLK
clk_in => \send:word_cnt[3].CLK
clk_in => \send:word_cnt[4].CLK
clk_in => \send:word_cnt[5].CLK
clk_in => \send:word_cnt[6].CLK
clk_in => \send:word_cnt[7].CLK
clk_in => \send:word_cnt[8].CLK
clk_in => \send:word_cnt[9].CLK
clk_in => \send:word_cnt[10].CLK
clk_in => \send:word_cnt[11].CLK
clk_in => \send:word_cnt[12].CLK
clk_in => \send:word_cnt[13].CLK
clk_in => \send:word_cnt[14].CLK
clk_in => \send:word_cnt[15].CLK
clk_in => \send:word_cnt[16].CLK
clk_in => \send:word_cnt[17].CLK
clk_in => \send:word_cnt[18].CLK
clk_in => \send:word_cnt[19].CLK
clk_in => \send:word_cnt[20].CLK
clk_in => \send:word_cnt[21].CLK
clk_in => \send:word_cnt[22].CLK
clk_in => \send:word_cnt[23].CLK
clk_in => \send:word_cnt[24].CLK
clk_in => \send:word_cnt[25].CLK
clk_in => \send:word_cnt[26].CLK
clk_in => \send:word_cnt[27].CLK
clk_in => \send:word_cnt[28].CLK
clk_in => \send:word_cnt[29].CLK
clk_in => \send:word_cnt[30].CLK
clk_in => word_buff[0].CLK
clk_in => word_buff[1].CLK
clk_in => word_buff[2].CLK
clk_in => word_buff[3].CLK
clk_in => word_buff[4].CLK
clk_in => word_buff[5].CLK
clk_in => word_buff[6].CLK
clk_in => word_buff[7].CLK
clk_in => state_fsm~4.DATAIN
strt => process_0.IN0
strt => Selector3.IN3
strt => Selector2.IN2
pin_out <= pin_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
word_sent <= word_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
word_in[0] => word_buff[0].DATAIN
word_in[1] => word_buff[1].DATAIN
word_in[2] => word_buff[2].DATAIN
word_in[3] => word_buff[3].DATAIN
word_in[4] => word_buff[4].DATAIN
word_in[5] => word_buff[5].DATAIN
word_in[6] => word_buff[6].DATAIN
word_in[7] => word_buff[7].DATAIN


|ALPIDE_test|PH90:PH90_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|ALPIDE_test|PH90:PH90_inst|altpll:altpll_component
inclk[0] => PH90_altpll:auto_generated.inclk[0]
inclk[1] => PH90_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ALPIDE_test|PH90:PH90_inst|altpll:altpll_component|PH90_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


