<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — multiprocessor stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="system.html">system</a></span> (84)
<br/><span class="tag"><a href="memori.html">memori</a></span> (83)
<br/><span class="tag"><a href="chip.html">chip</a></span> (72)
<br/><span class="tag"><a href="share.html">share</a></span> (70)
<br/><span class="tag"><a href="schedul.html">schedul</a></span> (39)
</div>
<h2><span class="ttl">Stem</span> multiprocessor$ (<a href="../words.html">all stems</a>)</h2>
<h3>359 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenZWWWZ.html">DATE-2015-ChenZWWWZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>MRP: mix real cores and pseudo cores for FPGA-based chip-multiprocessor simulation (<abbr title="Xinke Chen">XC</abbr>, <abbr title="Guangfei Zhang">GZ</abbr>, <abbr title="Huandong Wang">HW</abbr>, <abbr title="Ruiyang Wu">RW</abbr>, <abbr title="Peng Wu">PW</abbr>, <abbr title="Longbing Zhang">LZ</abbr>), pp. 211–216.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HanFNQ.html">DATE-2015-HanFNQ</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy minimization for fault tolerant scheduling of periodic fixed-priority applications on multiprocessor platforms (<abbr title="Qiushi Han">QH</abbr>, <abbr title="Ming Fan">MF</abbr>, <abbr title="Linwei Niu">LN</abbr>, <abbr title="Gang Quan">GQ</abbr>), pp. 830–835.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LaerEMWJ.html">DATE-2015-LaerEMWJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Coherence based message prediction for optically interconnected chip multiprocessors (<abbr title="Anouk Van Laer">AVL</abbr>, <abbr title="Chamath Ellawala">CE</abbr>, <abbr title="Muhammad Ridwan Madarbux">MRM</abbr>, <abbr title="Philip M. Watts">PMW</abbr>, <abbr title="Timothy M. Jones">TMJ</abbr>), pp. 613–616.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MazloumiM.html">DATE-2015-MazloumiM</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors (<abbr title="Abbas Mazloumi">AM</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>), pp. 908–911.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-PoplavkoSBBB.html">DATE-2015-PoplavkoSBBB</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Models for deterministic execution of real-time multiprocessor applications (<abbr title="Peter Poplavko">PP</abbr>, <abbr title="Dario Socci">DS</abbr>, <abbr title="Paraskevas Bourgos">PB</abbr>, <abbr title="Saddek Bensalem">SB</abbr>, <abbr title="Marius Bozga">MB</abbr>), pp. 1665–1670.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2015-VijayaraghavanC.html">CAV-2015-VijayaraghavanC</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/deduction.html" title="deduction">#deduction</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Modular Deductive Verification of Multiprocessor Hardware Designs (<abbr title="Muralidaran Vijayaraghavan">MV</abbr>, <abbr title="Adam Chlipala">AC</abbr>, <abbr title="Arvind">A</abbr>, <abbr title="Nirav Dave">ND</abbr>), pp. 109–127.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DamodaranWH.html">DATE-2014-DamodaranWH</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Distributed cooperative shared last-level caching in tiled multiprocessor system on chip (<abbr title="Preethi P. Damodaran">PPD</abbr>, <abbr title="Stefan Wallentowitz">SW</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GuGD0.html">DATE-2014-GuGD0</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Partitioned mixed-criticality scheduling on multiprocessor platforms (<abbr title="Chuancai Gu">CG</abbr>, <abbr title="Nan Guan">NG</abbr>, <abbr title="Qingxu Deng">QD</abbr>, <abbr title="Wang Yi">WY</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2014-KieferKSHML.html">SIGMOD-2014-KieferKSHML</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>ERIS live: a NUMA-aware in-memory storage engine for tera-scale multiprocessor systems (<abbr title="Tim Kiefer">TK</abbr>, <abbr title="Thomas Kissinger">TK</abbr>, <abbr title="Benjamin Schlegel">BS</abbr>, <abbr title="Dirk Habich">DH</abbr>, <abbr title="Daniel Molka">DM</abbr>, <abbr title="Wolfgang Lehner">WL</abbr>), pp. 689–692.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2014-QamhiehM.html">AdaEurope-2014-QamhiehM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Schedulability Analysis for Directed Acyclic Graphs on Multiprocessor Systems at a Subtask Level (<abbr title="Manar Qamhieh">MQ</abbr>, <abbr title="Serge Midonnet">SM</abbr>), pp. 119–133.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2014-SaezRC.html">AdaEurope-2014-SaezRC</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Reliable Handling of Real-Time Scheduling Attributes on Multiprocessor Platforms in Ada 2012 (<abbr title="Sergio Saez">SS</abbr>, <abbr title="Jorge Real">JR</abbr>, <abbr title="Alfons Crespo">AC</abbr>), pp. 74–90.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-HonarmandT.html">ASPLOS-2014-HonarmandT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RelaxReplay: record and replay for relaxed-consistency multiprocessors (<abbr title="Nima Honarmand">NH</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 223–238.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-ZahediL.html">ASPLOS-2014-ZahediL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>REF: resource elasticity fairness with sharing incentives for multiprocessors (<abbr title="Seyed Majid Zahedi">SMZ</abbr>, <abbr title="Benjamin C. Lee">BCL</abbr>), pp. 145–160.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-SinghDK.html">DAC-2013-SinghDK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems (<abbr title="Amit Kumar Singh">AKS</abbr>, <abbr title="Anup Das">AD</abbr>, <abbr title="Akash Kumar">AK</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenHBK.html">DATE-2013-ChenHBK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Energy optimization with worst-case deadline guarantee for pipelined multiprocessor systems (<abbr title="Gang Chen">GC</abbr>, <abbr title="Kai Huang">KH</abbr>, <abbr title="Christian Buckl">CB</abbr>, <abbr title="Alois Knoll">AK</abbr>), pp. 45–50.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-DasKV.html">DATE-2013-DasKV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems (<abbr title="Anup Das">AD</abbr>, <abbr title="Akash Kumar">AK</abbr>, <abbr title="Bharadwaj Veeravalli">BV</abbr>), pp. 689–694.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RutzigBC.html">DATE-2013-RutzigBC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A transparent and energy aware reconfigurable multiprocessor platform for simultaneous ILP and TLP exploitation (<abbr title="Mateus B. Rutzig">MBR</abbr>, <abbr title="Antonio Carlos Schneider Beck">ACSB</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 1559–1564.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-HuangMGM.html">SAC-2013-HuangMGM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Throughput-constrained voltage and frequency scaling for real-time heterogeneous multiprocessors (<abbr title="Pengcheng Huang">PH</abbr>, <abbr title="Orlando Moreira">OM</abbr>, <abbr title="Kees Goossens">KG</abbr>, <abbr title="Anca Mariana Molnos">AMM</abbr>), pp. 1517–1524.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-AgrawalJAT.html">HPCA-2013-AgrawalJAT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies (<abbr title="Aditya Agrawal">AA</abbr>, <abbr title="Prabhat Jain">PJ</abbr>, <abbr title="Amin Ansari">AA</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 400–411.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-UkhovBEP.html">DAC-2012-UkhovBEP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems (<abbr title="Ivan Ukhov">IU</abbr>, <abbr title="Min Bao">MB</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 197–204.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhaoJDZKI.html">DAC-2012-ZhaoJDZKI</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A hybrid NoC design for cache coherence optimization for chip multiprocessors (<abbr title="Hui Zhao">HZ</abbr>, <abbr title="Ohyoung Jang">OJ</abbr>, <abbr title="Wei Ding">WD</abbr>, <abbr title="Yuanrui Zhang">YZ</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 834–842.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2012-SaezRC.html">AdaEurope-2012-SaezRC</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An Integrated Framework for Multiprocessor, Multimoded Real-Time Applications (<abbr title="Sergio Saez">SS</abbr>, <abbr title="Jorge Real">JR</abbr>, <abbr title="Alfons Crespo">AC</abbr>), pp. 18–34.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-BaroBCNP.html">SAC-2012-BaroBCNP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Off-line (Optimal) multiprocessor scheduling of dependent periodic tasks (<abbr title="Julie Baro">JB</abbr>, <abbr title="Frédéric Boniol">FB</abbr>, <abbr title="Mikel Cordovilla">MC</abbr>, <abbr title="Eric Noulard">EN</abbr>, <abbr title="Claire Pagetti">CP</abbr>), pp. 1815–1820.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2012-DeVuystVT.html">ASPLOS-2012-DeVuystVT</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Execution migration in a heterogeneous-ISA chip multiprocessor (<abbr title="Matthew DeVuyst">MD</abbr>, <abbr title="Ashish Venkat">AV</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 261–272.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-Mador-HaimMSMAOAMSW.html">CAV-2012-Mador-HaimMSMAOAMSW</a> <span class="tag"><a href="../tag/axiom.html" title="axiom">#axiom</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An Axiomatic Memory Model for POWER Multiprocessors (<abbr title="Sela Mador-Haim">SMH</abbr>, <abbr title="Luc Maranget">LM</abbr>, <abbr title="Susmit Sarkar">SS</abbr>, <abbr title="Kayvan Memarian">KM</abbr>, <abbr title="Jade Alglave">JA</abbr>, <abbr title="Scott Owens">SO</abbr>, <abbr title="Rajeev Alur">RA</abbr>, <abbr title="Milo M. K. Martin">MMKM</abbr>, <abbr title="Peter Sewell">PS</abbr>, <abbr title="Derek Williams">DW</abbr>), pp. 495–512.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-DellingerGR.html">DAC-2011-DellingerGR</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/linux.html" title="linux">#linux</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>ChronOS Linux: a best-effort real-time multiprocessor Linux kernel (<abbr title="Matthew Dellinger">MD</abbr>, <abbr title="Piyush Garyali">PG</abbr>, <abbr title="Binoy Ravindran">BR</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AnjamNW.html">DATE-2011-AnjamNW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor (<abbr title="Fakhar Anjam">FA</abbr>, <abbr title="Muhammad Nadeem">MN</abbr>, <abbr title="Stephan Wong">SW</abbr>), pp. 1358–1363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChouM.html">DATE-2011-ChouM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>FARM: Fault-aware resource management in NoC-based multiprocessor platforms (<abbr title="Chen-Ling Chou">CLC</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 673–678.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GeunsBBC.html">DATE-2011-GeunsBBC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Parallelization of while loops in nested loop programs for shared-memory multiprocessor systems (<abbr title="Stefan J. Geuns">SJG</abbr>, <abbr title="Marco Jan Gerrit Bekooij">MJGB</abbr>, <abbr title="Tjerk Bijlsma">TB</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GhasemazarP.html">DATE-2011-GhasemazarP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Variation aware dynamic power management for chip multiprocessor architectures (<abbr title="Mohammad Ghasemazar">MG</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 473–478.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-JuanGM.html">DATE-2011-JuanGM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical thermal evaluation and mitigation techniques for 3D Chip-Multiprocessors in the presence of process variations (<abbr title="Da-Cheng Juan">DCJ</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2011-SarkarSAMW.html">PLDI-2011-SarkarSAMW</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Understanding POWER multiprocessors (<abbr title="Susmit Sarkar">SS</abbr>, <abbr title="Peter Sewell">PS</abbr>, <abbr title="Jade Alglave">JA</abbr>, <abbr title="Luc Maranget">LM</abbr>, <abbr title="Derek Williams">DW</abbr>), pp. 175–186.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2011-ChouteauR.html">AdaEurope-2011-ChouteauR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Design and Implementation of a Ravenscar Extension for Multiprocessors (<abbr title="Fabien Chouteau">FC</abbr>, <abbr title="José F. Ruiz">JFR</abbr>), pp. 31–45.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2011-SaezTC.html">AdaEurope-2011-SaezTC</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Real-Time Framework for Multiprocessor Platforms Using Ada 2012 (<abbr title="Sergio Saez">SS</abbr>, <abbr title="Silvia Terrasa">ST</abbr>, <abbr title="Alfons Crespo">AC</abbr>), pp. 46–60.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-CordovillaBNP.html">SAC-2011-CordovillaBNP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Multiprocessor schedulability analyser (<abbr title="Mikel Cordovilla">MC</abbr>, <abbr title="Frédéric Boniol">FB</abbr>, <abbr title="Eric Noulard">EN</abbr>, <abbr title="Claire Pagetti">CP</abbr>), pp. 735–741.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-LeeT.html">CGO-2011-LeeT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Automatic parallelization of fine-grained meta-functions on a chip multiprocessor (<abbr title="Sanghoon Lee">SL</abbr>, <abbr title="James Tuck">JT</abbr>), pp. 130–140.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-BhattacharjeeLM.html">HPCA-2011-BhattacharjeeLM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Shared last-level TLBs for chip multiprocessors (<abbr title="Abhishek Bhattacharjee">AB</abbr>, <abbr title="Daniel Lustig">DL</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 62–63.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-LeeTST.html">HPCA-2011-LeeTST</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor (<abbr title="Sanghoon Lee">SL</abbr>, <abbr title="Devesh Tiwari">DT</abbr>, <abbr title="Yan Solihin">YS</abbr>, <abbr title="James Tuck">JT</abbr>), pp. 99–110.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2011-ChattopadhyayR.html">LCTES-2011-ChattopadhyayR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Static bus schedule aware scratchpad allocation in multiprocessors (<abbr title="Sudipta Chattopadhyay">SC</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>), pp. 11–20.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-IhrigMJ.html">DAC-2010-IhrigMJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated modeling and emulation of interconnect designs for many-core chip multiprocessors (<abbr title="Colin J. Ihrig">CJI</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>, <abbr title="Alex K. Jones">AKJ</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-JuHRC.html">DAC-2010-JuHRC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Timing analysis of esterel programs on general-purpose multiprocessors (<abbr title="Lei Ju">LJ</abbr>, <abbr title="Bach Khoa Huynh">BKH</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>), pp. 48–51.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-TanWALCPA.html">DAC-2010-TanWALCPA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>RAMP gold: an FPGA-based architecture simulator for multiprocessors (<abbr title="Zhangxi Tan">ZT</abbr>, <abbr title="Andrew Waterman">AW</abbr>, <abbr title="Rimas Avizienis">RA</abbr>, <abbr title="Yunsup Lee">YL</abbr>, <abbr title="Henry Cook">HC</abbr>, <abbr title="David A. Patterson">DAP</abbr>, <abbr title="Krste Asanovic">KA</abbr>), pp. 463–468.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-YuVH.html">DAC-2010-YuVH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems (<abbr title="Heng Yu">HY</abbr>, <abbr title="Bharadwaj Veeravalli">BV</abbr>, <abbr title="Yajun Ha">YH</abbr>), pp. 493–498.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhaoDX.html">DAC-2010-ZhaoDX</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/cost%20analysis.html" title="cost analysis">#cost analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Cost-aware three-dimensional (3D) many-core multiprocessor design (<abbr title="Jishen Zhao">JZ</abbr>, <abbr title="Xiangyu Dong">XD</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HaastregtHK.html">DATE-2010-HaastregtHK</a> <span class="tag"><a href="../tag/cost%20analysis.html" title="cost analysis">#cost analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems (<abbr title="Sven van Haastregt">SvH</abbr>, <abbr title="Eyal Halm">EH</abbr>, <abbr title="Bart Kienhuis">BK</abbr>), pp. 1297–1300.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SchlieckerNE.html">DATE-2010-SchlieckerNE</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Bounding the shared resource load for the performance analysis of multiprocessor systems (<abbr title="Simon Schliecker">SS</abbr>, <abbr title="Mircea Negrean">MN</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 759–764.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SubramanyanSSL.html">DATE-2010-SubramanyanSSL</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors (<abbr title="Pramod Subramanyan">PS</abbr>, <abbr title="Virendra Singh">VS</abbr>, <abbr title="Kewal K. Saluja">KKS</abbr>, <abbr title="Erik Larsson">EL</abbr>), pp. 1572–1577.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-TotaCRRZ.html">DATE-2010-TotaCRRZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MEDEA: a hybrid shared-memory/message-passing multiprocessor NoC-based architecture (<abbr title="Sergio Tota">ST</abbr>, <abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Massimo Ruo Roch">MRR</abbr>, <abbr title="Luca Rostagno">LR</abbr>, <abbr title="Maurizio Zamboni">MZ</abbr>), pp. 45–50.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-TumeoRPFS.html">DATE-2010-TumeoRPFS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>A reconfigurable multiprocessor architecture for a reliable face recognition implementation (<abbr title="Antonino Tumeo">AT</abbr>, <abbr title="Francesco Regazzoni">FR</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 319–322.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-VidalLGDS.html">DATE-2010-VidalLGDS</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>UML design for dynamically reconfigurable multiprocessor embedded systems (<abbr title="Jorgiano Vidal">JV</abbr>, <abbr title="Florent de Lamotte">FdL</abbr>, <abbr title="Guy Gogniat">GG</abbr>, <abbr title="Jean-Philippe Diguet">JPD</abbr>, <abbr title="Philippe Soulard">PS</abbr>), pp. 1195–1200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2010-BurnsW.html">AdaEurope-2010-BurnsW</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Dispatching Domains for Multiprocessor Platforms and Their Representation in Ada (<abbr title="Alan Burns">AB</abbr>, <abbr title="Andy J. Wellings">AJW</abbr>), pp. 41–53.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2010-SaezC.html">AdaEurope-2010-SaezC</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/linux.html" title="linux">#linux</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Preliminary Multiprocessor Support of Ada 2012 in GNU/Linux Systems (<abbr title="Sergio Saez">SS</abbr>, <abbr title="Alfons Crespo">AC</abbr>), pp. 68–82.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-ChenT.html">SAC-2010-ChenT</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-efficient scheduling on homogeneous multiprocessor platforms (<abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 542–549.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-BhattacharjeeM.html">ASPLOS-2010-BhattacharjeeM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Inter-core cooperative TLB for chip multiprocessors (<abbr title="Abhishek Bhattacharjee">AB</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 359–370.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-LeeWVNCF.html">ASPLOS-2010-LeeWVNCF</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Respec: efficient online multiprocessor replayvia speculation and external determinism (<abbr title="Dongyoon Lee">DL</abbr>, <abbr title="Benjamin Wester">BW</abbr>, <abbr title="Kaushik Veeraraghavan">KV</abbr>, <abbr title="Satish Narayanasamy">SN</abbr>, <abbr title="Peter M. Chen">PMC</abbr>, <abbr title="Jason Flinn">JF</abbr>), pp. 77–90.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-JiangZTS.html">CC-2010-JiangZTS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Is Reuse Distance Applicable to Data Locality Analysis on Chip Multiprocessors? (<abbr title="Yunlian Jiang">YJ</abbr>, <abbr title="Eddy Z. Zhang">EZZ</abbr>, <abbr title="Kai Tian">KT</abbr>, <abbr title="Xipeng Shen">XS</abbr>), pp. 264–282.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-LeeCC.html">HPCA-2010-LeeCC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>StimulusCache: Boosting performance of chip multiprocessors with excess cache (<abbr title="Hyunjin Lee">HL</abbr>, <abbr title="Sangyeun Cho">SC</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-LiuJS.html">HPCA-2010-LiuJS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance (<abbr title="Fang Liu">FL</abbr>, <abbr title="Xiaowei Jiang">XJ</abbr>, <abbr title="Yan Solihin">YS</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2010-OzturkKIN.html">LCTES-2010-OzturkKIN</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Compiler directed network-on-chip reliability enhancement for chip multiprocessors (<abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Sri Hari Krishna Narayanan">SHKN</abbr>), pp. 85–94.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-IsshikiLKIS.html">DAC-2009-IsshikiLKIS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Trace-driven workload simulation method for Multiprocessor System-On-Chips (<abbr title="Tsuyoshi Isshiki">TI</abbr>, <abbr title="Dongju Li">DL</abbr>, <abbr title="Hiroaki Kunieda">HK</abbr>, <abbr title="Toshio Isomura">TI</abbr>, <abbr title="Kazuo Satou">KS</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-JavaidP.html">DAC-2009-JavaidP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A design flow for application specific heterogeneous pipelined multiprocessor systems (<abbr title="Haris Javaid">HJ</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 250–253.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-YooYC.html">DAC-2009-YooYC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency (<abbr title="Jun-hee Yoo">JhY</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ZhangBDSJ.html">DAC-2009-ZhangBDSJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Process variation characterization of chip-level multiprocessors (<abbr title="Lide Zhang">LZ</abbr>, <abbr title="Lan S. Bai">LSB</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Russ Joseph">RJ</abbr>), pp. 694–697.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-CongG.html">DATE-2009-CongG</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy efficient multiprocessor task scheduling under input-dependent variation (<abbr title="Jason Cong">JC</abbr>, <abbr title="Karthik Gururaj">KG</abbr>), pp. 411–416.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-FahmyRJ.html">DATE-2009-FahmyRJ</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>On bounding response times under software transactional memory in distributed multiprocessor real-time systems (<abbr title="Sherif Fadel Fahmy">SFF</abbr>, <abbr title="Binoy Ravindran">BR</abbr>, <abbr title="E. Douglas Jensen">EDJ</abbr>), pp. 688–693.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GuXZ.html">DATE-2009-GuXZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip (<abbr title="Huaxi Gu">HG</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Wei Zhang">WZ</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HongNKO.html">DATE-2009-HongNKO</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Process variation aware thread mapping for Chip Multiprocessors (<abbr title="Shengyan Hong">SH</abbr>, <abbr title="Sri Hari Krishna Narayanan">SHKN</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 821–826.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KandemirZO.html">DATE-2009-KandemirZO</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive prefetching for shared cache based chip multiprocessors (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Yuanrui Zhang">YZ</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 773–778.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KhanK09a.html">DATE-2009-KhanK09a</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Hardware/software co-design architecture for thermal management of chip multiprocessors (<abbr title="Omer Khan">OK</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 952–957.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-NegreanSE.html">DATE-2009-NegreanSE</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources (<abbr title="Mircea Negrean">MN</abbr>, <abbr title="Simon Schliecker">SS</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 524–529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PanKK.html">DATE-2009-PanKK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Improving yield and reliability of chip multiprocessors (<abbr title="Abhisek Pan">AP</abbr>, <abbr title="Omer Khan">OK</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 490–495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SahuBP.html">DATE-2009-SahuBP</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors (<abbr title="Aryabartta Sahu">AS</abbr>, <abbr title="M. Balakrishnan">MB</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>), pp. 1018–1023.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-YangCKT.html">DATE-2009-YangCKT</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems (<abbr title="Chuan-Yue Yang">CYY</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 694–699.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ZridaJAA.html">DATE-2009-ZridaJAA</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>High level H.264/AVC video encoder parallelization for multiprocessor implementation (<abbr title="Hajer Krichene Zrida">HKZ</abbr>, <abbr title="Abderrazek Jemai">AJ</abbr>, <abbr title="Ahmed C. Ammari">ACA</abbr>, <abbr title="Mohamed Abid">MA</abbr>), pp. 940–945.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2009-SarkarSNORBMA.html">POPL-2009-SarkarSNORBMA</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>The semantics of x86-CC multiprocessor machine code (<abbr title="Susmit Sarkar">SS</abbr>, <abbr title="Peter Sewell">PS</abbr>, <abbr title="Francesco Zappa Nardelli">FZN</abbr>, <abbr title="Scott Owens">SO</abbr>, <abbr title="Tom Ridge">TR</abbr>, <abbr title="Thomas Braibant">TB</abbr>, <abbr title="Magnus O. Myreen">MOM</abbr>, <abbr title="Jade Alglave">JA</abbr>), pp. 379–391.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2009-MontesinosHKT.html">ASPLOS-2009-MontesinosHKT</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Capo: a software-hardware interface for practical deterministic multiprocessor replay (<abbr title="Pablo Montesinos">PM</abbr>, <abbr title="Matthew Hicks">MH</abbr>, <abbr title="Samuel T. King">STK</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 73–84.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-Chaudhuri.html">HPCA-2009-Chaudhuri</a> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches (<abbr title="Mainak Chaudhuri">MC</abbr>), pp. 227–238.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-LiBH.html">PPoPP-2009-LiBH</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient and scalable multiprocessor fair scheduling using distributed weighted round-robin (<abbr title="Tong Li">TL</abbr>, <abbr title="Dan P. Baumberger">DPB</abbr>, <abbr title="Scott Hahn">SH</abbr>), pp. 65–74.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-SchneiderYRLSN.html">PPoPP-2009-SchneiderYRLSN</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>A comparison of programming models for multiprocessors with explicitly managed memory hierarchies (<abbr title="Scott Schneider">SS</abbr>, <abbr title="Jae-Seung Yeom">JSY</abbr>, <abbr title="Benjamin Rose">BR</abbr>, <abbr title="John C. Linford">JCL</abbr>, <abbr title="Adrian Sandu">AS</abbr>, <abbr title="Dimitrios S. Nikolopoulos">DSN</abbr>), pp. 131–140.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-SonKKC.html">PPoPP-2009-SonKKC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A compiler-directed data prefetching scheme for chip multiprocessors (<abbr title="Seung Woo Son">SWS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>, <abbr title="Dhruva R. Chakrabarti">DRC</abbr>), pp. 209–218.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2009-ParkZXYKLL.html">SOSP-2009-ParkZXYKLL</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>PRES: probabilistic replay with execution sketching on multiprocessors (<abbr title="Soyeon Park">SP</abbr>, <abbr title="Yuanyuan Zhou">YZ</abbr>, <abbr title="Weiwei Xiong">WX</abbr>, <abbr title="Zuoning Yin">ZY</abbr>, <abbr title="Rini Kaushik">RK</abbr>, <abbr title="Kyu H. Lee">KHL</abbr>, <abbr title="Shan Lu">SL</abbr>), pp. 177–192.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChangWSC.html">DAC-2008-ChangWSC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor (<abbr title="Po-Chun Chang">PCC</abbr>, <abbr title="I-Wei Wu">IWW</abbr>, <abbr title="Jean Jyh-Jiun Shann">JJJS</abbr>, <abbr title="Chung-Ping Chung">CPC</abbr>), pp. 776–779.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChenLSK.html">DAC-2008-ChenLSK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Application mapping for chip multiprocessors (<abbr title="Guangyu Chen">GC</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Seung Woo Son">SWS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-CoskunRG.html">DAC-2008-CoskunRG</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Temperature management in multiprocessor SoCs using online learning (<abbr title="Ayse Kivilcim Coskun">AKC</abbr>, <abbr title="Tajana Simunic Rosing">TSR</abbr>, <abbr title="Kenny C. Gross">KCG</abbr>), pp. 890–893.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-GaoKKLAM.html">DAC-2008-GaoKKLAM</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multiprocessor performance estimation using hybrid simulation (<abbr title="Lei Gao">LG</abbr>, <abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Stefan Kraemer">SK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 325–330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-GoraczkoLLMPZ.html">DAC-2008-GoraczkoLLMPZ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems (<abbr title="Michel Goraczko">MG</abbr>, <abbr title="Jie Liu">JL</abbr>, <abbr title="Dimitrios Lymberopoulos">DL</abbr>, <abbr title="Slobodan Matic">SM</abbr>, <abbr title="Bodhi Priyantha">BP</abbr>, <abbr title="Feng Zhao">FZ</abbr>), pp. 191–196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HerbertM.html">DAC-2008-HerbertM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Characterizing chip-multiprocessor variability-tolerance (<abbr title="Sebastian Herbert">SH</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 313–318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-MoussaBJ.html">DAC-2008-MoussaBJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder (<abbr title="Hazem Moussa">HM</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Michel Jézéquel">MJ</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-YuP.html">DAC-2008-YuP</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Latency and bandwidth efficient communication through system customization for embedded multiprocessors (<abbr title="Chenjie Yu">CY</abbr>, <abbr title="Peter Petrov">PP</abbr>), pp. 766–771.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ApostolakisGPP.html">DATE-2008-ApostolakisGPP</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Functional Self-Testing for Bus-Based Symmetric Multiprocessors (<abbr title="Andreas Apostolakis">AA</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>), pp. 1304–1309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-CosteGHHTZ.html">DATE-2008-CosteGHHTZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures (<abbr title="Nicolas Coste">NC</abbr>, <abbr title="Hubert Garavel">HG</abbr>, <abbr title="Holger Hermanns">HH</abbr>, <abbr title="Richard Hersemeule">RH</abbr>, <abbr title="Yvain Thonnart">YT</abbr>, <abbr title="Meriem Zidouni">MZ</abbr>), pp. 88–89.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-EdwardsVT.html">DATE-2008-EdwardsVT</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads (<abbr title="Stephen A. Edwards">SAE</abbr>, <abbr title="Nalini Vasudevan">NV</abbr>, <abbr title="Olivier Tardieu">OT</abbr>), pp. 1498–1503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MalaniMQW.html">DATE-2008-MalaniMQW</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Adaptive Scheduling and Voltage Scaling for Multiprocessor Real-time Applications with Non-deterministic Workload (<abbr title="Parth Malani">PM</abbr>, <abbr title="Prakash Mukre">PM</abbr>, <abbr title="Qinru Qiu">QQ</abbr>, <abbr title="Qing Wu">QW</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MeyerowitzSSL.html">DATE-2008-MeyerowitzSSL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor (<abbr title="Trevor Meyerowitz">TM</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Mirko Sauermann">MS</abbr>, <abbr title="Dominik Langen">DL</abbr>), pp. 276–279.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MolnosHC.html">DATE-2008-MolnosHC</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Compositional, dynamic cache management for embedded chip multiprocessors (<abbr title="Anca Mariana Molnos">AMM</abbr>, <abbr title="Marc J. M. Heijligers">MJMH</abbr>, <abbr title="Sorin Dan Cotofana">SDC</abbr>), pp. 991–996.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MoonenBBM.html">DATE-2008-MoonenBBM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip (<abbr title="Arno Moonen">AM</abbr>, <abbr title="Marco Bekooij">MB</abbr>, <abbr title="René van den Berg">RvdB</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MulasPBCABAM.html">DATE-2008-MulasPBCABAM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures (<abbr title="Fabrizio Mulas">FM</abbr>, <abbr title="Michele Pittau">MP</abbr>, <abbr title="Marco Buttu">MB</abbr>, <abbr title="Salvatore Carta">SC</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PurnaprajnaPP.html">DATE-2008-PurnaprajnaPP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Aware Reconfigurable Multiprocessor for Elliptic Curve Cryptography (<abbr title="Madhura Purnaprajna">MP</abbr>, <abbr title="Christoph Puttmann">CP</abbr>, <abbr title="Mario Porrmann">MP</abbr>), pp. 1462–1467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-TumeoBCCMPFS.html">DATE-2008-TumeoBCCMPFS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications (<abbr title="Antonino Tumeo">AT</abbr>, <abbr title="Marco Branca">MB</abbr>, <abbr title="Lorenzo Camerini">LC</abbr>, <abbr title="Marco Ceriani">MC</abbr>, <abbr title="Matteo Monchiero">MM</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 1039–1044.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-ChenCK.html">SAC-2008-ChenCK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Multiprocessor frequency locking for real-time task synchronization (<abbr title="Ya-Shu Chen">YSC</abbr>, <abbr title="Li-Pin Chang">LPC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 289–293.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-Ercan.html">SAC-2008-Ercan</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A performance comparison of PSO and GA in scheduling hybrid flow-shops with multiprocessor tasks (<abbr title="Muhammet Fikret Ercan">MFE</abbr>), pp. 1767–1771.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-BallapuramSL.html">ASPLOS-2008-BallapuramSL</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessors (<abbr title="Chinnakrishnan S. Ballapuram">CSB</abbr>, <abbr title="Ahmad Sharif">AS</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>), pp. 60–69.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-SrikantaiahKI.html">ASPLOS-2008-SrikantaiahKI</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Adaptive set pinning: managing shared caches in chip multiprocessors (<abbr title="Shekhar Srikantaiah">SS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 135–144.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-RogersYCPS.html">HPCA-2008-RogersYCPS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Single-level integrity and confidentiality protection for distributed shared memory multiprocessors (<abbr title="Brian Rogers">BR</abbr>, <abbr title="Chenyu Yan">CY</abbr>, <abbr title="Siddhartha Chhabra">SC</abbr>, <abbr title="Milos Prvulovic">MP</abbr>, <abbr title="Yan Solihin">YS</abbr>), pp. 161–172.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-PetlinS.html">DAC-2007-PetlinS</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of SiCortex Multiprocessor System-on-a-Chip (<abbr title="Oleg Petlin">OP</abbr>, <abbr title="Wilson Snyder">WS</abbr>), pp. 906–909.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SheeP.html">DAC-2007-SheeP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Design Methodology for Pipelined Heterogeneous Multiprocessor System (<abbr title="Seng Lin Shee">SLS</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 811–816.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-StuijkBGC.html">DAC-2007-StuijkBGC</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs (<abbr title="Sander Stuijk">SS</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Marc Geilen">MG</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 777–782.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-XianLL.html">DAC-2007-XianLL</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time (<abbr title="Changjiu Xian">CX</abbr>, <abbr title="Yung-Hsiang Lu">YHL</abbr>, <abbr title="Zhiyuan Li">ZL</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-CucuG.html">DATE-2007-CucuG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Feasibility intervals for multiprocessor fixed-priority scheduling of arbitrary deadline periodic systems (<abbr title="Liliana Cucu">LC</abbr>, <abbr title="Joël Goossens">JG</abbr>), pp. 1635–1640.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GrassmannRS.html">DATE-2007-GrassmannRS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Mapping the physical layer of radio standards to multiprocessor architectures (<abbr title="Cyprian Grassmann">CG</abbr>, <abbr title="Mathias Richter">MR</abbr>, <abbr title="Mirko Sauermann">MS</abbr>), pp. 1412–1417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GuptaOJWB.html">DATE-2007-GuptaOJWB</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Understanding voltage variations in chip multiprocessors using a distributed power-delivery network (<abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Jarod L. Oatley">JLO</abbr>, <abbr title="Russ Joseph">RJ</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 624–629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MoussaMBJ.html">DATE-2007-MoussaMBJ</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding (<abbr title="Hazem Moussa">HM</abbr>, <abbr title="Olivier Muller">OM</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Michel Jézéquel">MJ</abbr>), pp. 654–659.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NjorogeCWTGKO.html">DATE-2007-NjorogeCWTGKO</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>ATLAS: a chip-multiprocessor with transactional memory support (<abbr title="Njuguna Njoroge">NN</abbr>, <abbr title="Jared Casper">JC</abbr>, <abbr title="Sewook Wee">SW</abbr>, <abbr title="Yuriy Teslyar">YT</abbr>, <abbr title="Daxia Ge">DG</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-QiuXSS.html">DATE-2007-QiuXSS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems (<abbr title="Meikang Qiu">MQ</abbr>, <abbr title="Chun Xue">CX</abbr>, <abbr title="Zili Shao">ZS</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>), pp. 1641–1646.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SatishRK.html">DATE-2007-SatishRK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors (<abbr title="Nadathur Satish">NS</abbr>, <abbr title="Kaushik Ravindran">KR</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SugiharaIM.html">DATE-2007-SugiharaIM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Task scheduling for reliable cache architectures of multiprocessor systems (<abbr title="Makoto Sugihara">MS</abbr>, <abbr title="Tohru Ishihara">TI</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>), pp. 1490–1495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2007-CieslewiczR.html">VLDB-2007-CieslewiczR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive Aggregation on Chip Multiprocessors (<abbr title="John Cieslewicz">JC</abbr>, <abbr title="Kenneth A. Ross">KAR</abbr>), pp. 339–350.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-MoreiraMB.html">SAC-2007-MoreiraMB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Online resource management in a multiprocessor with a network-on-chip (<abbr title="Orlando Moreira">OM</abbr>, <abbr title="Jacob Jan-David Mol">JJDM</abbr>, <abbr title="Marco Bekooij">MB</abbr>), pp. 1557–1564.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-AlameldeenW.html">HPCA-2007-AlameldeenW</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactions Between Compression and Prefetching in Chip Multiprocessors (<abbr title="Alaa R. Alameldeen">ARA</abbr>, <abbr title="David A. Wood">DAW</abbr>), pp. 228–239.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-DybdahlS.html">HPCA-2007-DybdahlS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors (<abbr title="Haakon Dybdahl">HD</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 2–12.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-RangerRPBK.html">HPCA-2007-RangerRPBK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Evaluating MapReduce for Multi-core and Multiprocessor Systems (<abbr title="Colby Ranger">CR</abbr>, <abbr title="Ramanan Raghuraman">RR</abbr>, <abbr title="Arun Penmetsa">AP</abbr>, <abbr title="Gary R. Bradski">GRB</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2007-PizloFPS.html">ISMM-2007-PizloFPS</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Stopless: a real-time garbage collector for multiprocessors (<abbr title="Filip Pizlo">FP</abbr>, <abbr title="Daniel Frampton">DF</abbr>, <abbr title="Erez Petrank">EP</abbr>, <abbr title="Bjarne Steensgaard">BS</abbr>), pp. 159–172.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-ChenLK.html">LCTES-2007-ChenLK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Compiler-directed application mapping for NoC based chip multiprocessors (<abbr title="Guangyu Chen">GC</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 155–157.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-SpearSHDS.html">PPoPP-2007-SpearSHDS</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Alert-on-update: a communication aid for shared memory multiprocessors (<abbr title="Michael F. Spear">MFS</abbr>, <abbr title="Arrvindh Shriraman">AS</abbr>, <abbr title="Hemayet Hossain">HH</abbr>, <abbr title="Sandhya Dwarkadas">SD</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 132–133.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AroraRRSJC.html">DAC-2006-AroraRRSJC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC (<abbr title="Divya Arora">DA</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Murugan Sankaradass">MS</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-IsseninBDD.html">DAC-2006-IsseninBDD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies (<abbr title="Ilya Issenin">II</abbr>, <abbr title="Erik Brockmeyer">EB</abbr>, <abbr title="Bart Durinck">BD</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 49–52.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-KhatibPBBBKJN.html">DAC-2006-KhatibPBBBKJN</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration (<abbr title="Iyad Al Khatib">IAK</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Mohamed Bechara">MB</abbr>, <abbr title="Hasan Khalifeh">HK</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Rustam Nabiev">RN</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ZhuQ.html">DAC-2006-ZhuQ</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery (<abbr title="Xinping Zhu">XZ</abbr>, <abbr title="Wei Qin">WQ</abbr>), pp. 53–56.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ArpinenKSHH.html">DATE-2006-ArpinenKSHH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>Configurable multiprocessor platform with RTOS for distributed execution of UML 2.0 designed applications (<abbr title="Tero Arpinen">TA</abbr>, <abbr title="Petri Kukkala">PK</abbr>, <abbr title="Erno Salminen">ES</abbr>, <abbr title="Marko Hännikäinen">MH</abbr>, <abbr title="Timo D. Hämäläinen">TDH</abbr>), pp. 1324–1329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-HsuCK.html">DATE-2006-HsuCK</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multiprocessor synthesis for periodic hard real-time tasks under a given energy constraint (<abbr title="Heng-Ruey Hsu">HRH</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 1061–1066.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MaC.html">DATE-2006-MaC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable performance-energy trade-off exploration of embedded real-time systems on multiprocessor platforms (<abbr title="Zhe Ma">ZM</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1073–1078.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MullerBJ.html">DATE-2006-MullerBJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>ASIP-based multiprocessor SoC design for simple and double binary turbo decoding (<abbr title="Olivier Muller">OM</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Michel Jézéquel">MJ</abbr>), pp. 1330–1335.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Stanley-MarbellLR.html">DATE-2006-Stanley-MarbellLR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Adaptive data placement in an embedded multiprocessor thread library (<abbr title="Phillip Stanley-Marbell">PSM</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 698–699.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-KgilDSBDMRF.html">ASPLOS-2006-KgilDSBDMRF</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor (<abbr title="Taeho Kgil">TK</abbr>, <abbr title="Shaun D'Souza">SD</abbr>, <abbr title="Ali G. Saidi">AGS</abbr>, <abbr title="Nathan L. Binkert">NLB</abbr>, <abbr title="Ronald G. Dreslinski">RGD</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Steven K. Reinhardt">SKR</abbr>, <abbr title="Krisztián Flautner">KF</abbr>), pp. 117–128.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2006-LiaoDWL.html">CGO-2006-LiaoDWL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Data and Computation Transformations for Brook Streaming Applications on Multiprocessors (<abbr title="Shih-Wei Liao">SWL</abbr>, <abbr title="Zhaohui Du">ZD</abbr>, <abbr title="Gansha Wu">GW</abbr>, <abbr title="Guei-Yuan Lueh">GYL</abbr>), pp. 196–207.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-LiM.html">HPCA-2006-LiM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Dynamic power-performance adaptation of parallel computation on chip multiprocessors (<abbr title="Jian Li">JL</abbr>, <abbr title="José F. Martínez">JFM</abbr>), pp. 77–87.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-Goldfeder.html">DAC-2005-Goldfeder</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Frequency-based code placement for embedded multiprocessors (<abbr title="Corey Goldfeder">CG</abbr>), pp. 696–699.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-SchaumontLQV.html">DAC-2005-SchaumontLQV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Bo-Cheng Charles Lai">BCCL</abbr>, <abbr title="Wei Qin">WQ</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 27–30.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-StuijkBMG.html">DATE-2005-StuijkBMG</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Predictable Embedding of Large Data Structures in Multiprocessor Networks-on-Chip (<abbr title="Sander Stuijk">SS</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Marc Geilen">MG</abbr>), pp. 254–255.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-VillaSVMP.html">DATE-2005-VillaSVMP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip (<abbr title="Oreste Villa">OV</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Matteo Monchiero">MM</abbr>, <abbr title="Gianluca Palermo">GP</abbr>), pp. 804–805.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Wolf.html">DATE-2005-Wolf</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multimedia Applications of Multiprocessor Systems-on-Chips (<abbr title="Wayne Wolf">WW</abbr>), pp. 86–89.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-YangCK.html">DATE-2005-YangCK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An Approximation Algorithm for Energy-Efficient Scheduling on A Chip Multiprocessor (<abbr title="Chuan-Yue Yang">CYY</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2005-ColohanASM.html">VLDB-2005-ColohanASM</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Optimistic Intra-Transaction Parallelism on Chip Multiprocessors (<abbr title="Christopher B. Colohan">CBC</abbr>, <abbr title="Anastassia Ailamaki">AA</abbr>, <abbr title="J. Gregory Steffan">JGS</abbr>, <abbr title="Todd C. Mowry">TCM</abbr>), pp. 73–84.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-FarahabadyS.html">SAC-2005-FarahabadyS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>The recursive transpose-connected cycles (RTCC) interconnection network for multiprocessors (<abbr title="M. Hoseiny Farahabady">MHF</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 734–738.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-MonemizadehS.html">SAC-2005-MonemizadehS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>The necklace-hypercube: a well scalable hypercube-based interconnection network for multiprocessors (<abbr title="M. Monemizadeh">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 729–733.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-SpracklenCA.html">HPCA-2005-SpracklenCA</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications (<abbr title="Lawrence Spracklen">LS</abbr>, <abbr title="Yuan Chou">YC</abbr>, <abbr title="Santosh G. Abraham">SGA</abbr>), pp. 225–236.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-ZhangGYZG.html">HPCA-2005-ZhangGYZG</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors (<abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Lan Gao">LG</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Xiangyu Zhang">XZ</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 352–362.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2005-JungLLH.html">PPoPP-2005-JungLLH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Adaptive execution techniques for SMT multiprocessor architectures (<abbr title="Changhee Jung">CJ</abbr>, <abbr title="Daeseob Lim">DL</abbr>, <abbr title="Jaejin Lee">JL</abbr>, <abbr title="Sangyong Han">SH</abbr>), pp. 236–246.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-HanBBCJ.html">DAC-2004-HanBBCJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/data%20transfer.html" title="data transfer">#data transfer</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory (<abbr title="Sang-Il Han">SIH</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Marius Bonaciu">MB</abbr>, <abbr title="Soo-Ik Chae">SIC</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-Kandemir.html">DAC-2004-Kandemir</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>LODS: locality-oriented dynamic scheduling for on-chip multiprocessors (<abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 125–128.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-PieperMPTK.html">DAC-2004-PieperMPTK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High level cache simulation for heterogeneous multiprocessors (<abbr title="Joshua J. Pieper">JJP</abbr>, <abbr title="Alain Mellan">AM</abbr>, <abbr title="JoAnn M. Paul">JMP</abbr>, <abbr title="Donald E. Thomas">DET</abbr>, <abbr title="Faraydon Karim">FK</abbr>), pp. 287–292.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-Wolf.html">DAC-2004-Wolf</a> <span class="tag"><a href="../tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The future of multiprocessor systems-on-chips (<abbr title="Wayne Wolf">WW</abbr>), pp. 681–685.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-MenichelliOBDB.html">DATE-DF-2004-MenichelliOBDB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Simulation-Based Power-Aware Architecture Exploration of a Multiprocessor System-on-Chip Design (<abbr title="Francesco Menichelli">FM</abbr>, <abbr title="Mauro Olivieri">MO</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Monica Donno">MD</abbr>, <abbr title="Labros Bisdounis">LB</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-GrunewaldNPR.html">DATE-v2-2004-GrunewaldNPR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A Mapping Strategy for Resource-Efficient Network Processing on Multiprocessor SoC (<abbr title="Matthias Grünewald">MG</abbr>, <abbr title="Jörg-Christian Niemann">JCN</abbr>, <abbr title="Mario Porrmann">MP</abbr>, <abbr title="Ulrich Rückert">UR</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-KadayifKK.html">DATE-v2-2004-KadayifKK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 1158–1163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-SuhBL.html">DATE-v2-2004-SuhBL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems (<abbr title="Taeweon Suh">TS</abbr>, <abbr title="Douglas M. Blough">DMB</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>), pp. 1150–1157.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-LiMH.html">HPCA-2004-LiMH</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors (<abbr title="Jian Li">JL</abbr>, <abbr title="José F. Martínez">JFM</abbr>, <abbr title="Michael C. Huang">MCH</abbr>), pp. 14–23.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-PaulBNPT.html">DAC-2003-PaulBNPT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Schedulers as model-based design elements in programmable heterogeneous multiprocessors (<abbr title="JoAnn M. Paul">JMP</abbr>, <abbr title="Alex Bobrek">AB</abbr>, <abbr title="Jeffrey E. Nelson">JEN</abbr>, <abbr title="Joshua J. Pieper">JJP</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 408–411.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GilbertTW.html">DATE-2003-GilbertTW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors  (<abbr title="Frank Gilbert">FG</abbr>, <abbr title="Michael J. Thul">MJT</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 10356–10363.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-KandemirZK.html">DATE-2003-KandemirZK</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Runtime Code Parallelization for On-Chip Multiprocessors (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Wei Zhang">WZ</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>), pp. 10510–10515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PetrotG.html">DATE-2003-PetrotG</a> <span class="tag"><a href="../tag/api.html" title="api">#api</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect (<abbr title="Frédéric Pétrot">FP</abbr>, <abbr title="Pascal Gomez">PG</abbr>), pp. 20051–20056.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RyuM.html">DATE-2003-RyuM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Automated Bus Generation for Multiprocessor SoC Design (<abbr title="Kyeong Keol Ryu">KKR</abbr>, <abbr title="Vincent John Mooney">VJM</abbr>), pp. 10282–10289.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-ZivkovicKWD.html">DATE-2003-ZivkovicKWD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs (<abbr title="Vladimir D. Zivkovic">VDZ</abbr>, <abbr title="Erwin A. de Kock">EAdK</abbr>, <abbr title="Pieter van der Wolf">PvdW</abbr>, <abbr title="Ed F. Deprettere">EFD</abbr>), pp. 10656–10661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-SaliceFVP.html">SAC-2003-SaliceFVP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Partitioning of Embedded Applications onto Heterogeneous Multiprocessor Architectures (<abbr title="Fabio Salice">FS</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Luca Del Vecchio">LDV</abbr>, <abbr title="Luigi Pomante">LP</abbr>), pp. 661–665.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-GarzaranPLVRT.html">HPCA-2003-GarzaranPLVRT</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors (<abbr title="María Jesús Garzarán">MJG</abbr>, <abbr title="Milos Prvulovic">MP</abbr>, <abbr title="José María Llabería">JML</abbr>, <abbr title="Víctor Viñals">VV</abbr>, <abbr title="Lawrence Rauchwerger">LR</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 191–202.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-IbrahimBR.html">HPCA-2003-IbrahimBR</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Slipstream Execution Mode for CMP-Based Multiprocessors (<abbr title="Khaled Z. Ibrahim">KZI</abbr>, <abbr title="Gregory T. Byrd">GTB</abbr>, <abbr title="Eric Rotenberg">ER</abbr>), pp. 179–190.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2003-CintraF.html">PPoPP-2003-CintraF</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward efficient and robust software speculative parallelization on multiprocessors (<abbr title="Marcelo H. Cintra">MHC</abbr>, <abbr title="Diego R. Llanos Ferraris">DRLF</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2003-McCurdyF.html">PPoPP-2003-McCurdyF</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>User-controllable coherence for high performance shared memory multiprocessors (<abbr title="Collin McCurdy">CM</abbr>, <abbr title="Charles N. Fischer">CNF</abbr>), pp. 73–82.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-GharsalliMRJ.html">DAC-2002-GharsalliMRJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Automatic generation of embedded memory wrapper for multiprocessor SoC (<abbr title="Ferid Gharsalli">FG</abbr>, <abbr title="Samy Meftali">SM</abbr>, <abbr title="Frédéric Rousseau">FR</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 596–601.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-KadayifKS.html">DAC-2002-KadayifKS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>An integer linear programming based approach for parallelizing applications in On-chip multiprocessors (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ugur Sezer">US</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-KandemirRC.html">DAC-2002-KandemirRC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting shared scratch pad memory space in embedded multiprocessor systems (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="J. Ramanujam">JR</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GrajcarG.html">DATE-2002-GrajcarG</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Improved Constraints for Multiprocessor System Scheduling (<abbr title="Martin Grajcar">MG</abbr>, <abbr title="Werner Grass">WG</abbr>), p. 1096.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2002-SrinivasanA.html">STOC-2002-SrinivasanA</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal rate-based scheduling on multiprocessors (<abbr title="Anand Srinivasan">AS</abbr>, <abbr title="James H. Anderson">JHA</abbr>), pp. 189–198.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-CintraT.html">HPCA-2002-CintraT</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Speculative Multithreading Eliminating Squashes through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors (<abbr title="Marcelo H. Cintra">MHC</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 43–54.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LyonnardYBJ.html">DAC-2001-LyonnardYBJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip (<abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-BaghdadiLZJ.html">DATE-2001-BaghdadiLZJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient architecture model for systematic design of application-specific multiprocessor SoC (<abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Nacer-Eddine Zergainoh">NEZ</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 55–63.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2001-ChaHKK.html">VLDB-2001-ChaHKK</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Cache-Conscious Concurrency Control of Main-Memory Indexes on Shared-Memory Multiprocessor Systems (<abbr title="Sang Kyun Cha">SKC</abbr>, <abbr title="Sangyong Hwang">SH</abbr>, <abbr title="Kihong Kim">KK</abbr>, <abbr title="Keunjoo Kwon">KK</abbr>), pp. 181–190.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2001-BaconALRS.html">PLDI-2001-BaconALRS</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Java without the Coffee Breaks: A Nonintrusive Multiprocessor Garbage Collector (<abbr title="David F. Bacon">DFB</abbr>, <abbr title="C. Richard Attanasio">CRA</abbr>, <abbr title="Han Bok Lee">HBL</abbr>, <abbr title="V. T. Rajan">VTR</abbr>, <abbr title="Stephen E. Smith">SES</abbr>), pp. 92–103.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2001-ChrobakCINSW.html">ICALP-2001-ChrobakCINSW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Buffer Minimization Problem for Multiprocessor Scheduling with Conflicts (<abbr title="Marek Chrobak">MC</abbr>, <abbr title="János Csirik">JC</abbr>, <abbr title="Csanád Imreh">CI</abbr>, <abbr title="John Noga">JN</abbr>, <abbr title="Jirí Sgall">JS</abbr>, <abbr title="Gerhard J. Woeginger">GJW</abbr>), pp. 862–874.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2001-FishkinJP.html">ICALP-2001-FishkinJP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Minimizing Average Weighted Completion Time of Multiprocessor Tasks with Release Dates (<abbr title="Aleksei V. Fishkin">AVF</abbr>, <abbr title="Klaus Jansen">KJ</abbr>, <abbr title="Lorant Porkolab">LP</abbr>), pp. 875–886.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-JangCJJ.html">SAC-2001-JangCJJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient schemes to scale the interconnection network bandwidth in a ring-based multiprocessor system (<abbr title="Byoung-Soon Jang">BSJ</abbr>, <abbr title="Sung Woo Chung">SWC</abbr>, <abbr title="Seong Tae Jhang">STJ</abbr>, <abbr title="Chu Shik Jhon">CSJ</abbr>), pp. 510–516.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-AcacioGGD.html">HPCA-2001-AcacioGGD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A New Scalable Directory Architecture for Large-Scale Multiprocessors (<abbr title="Manuel E. Acacio">MEA</abbr>, <abbr title="José González">JG</abbr>, <abbr title="José M. García">JMG</abbr>, <abbr title="José Duato">JD</abbr>), pp. 97–106.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-ThottethodiRM.html">HPCA-2001-ThottethodiRM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-Tuned Congestion Control for Multiprocessor Networks (<abbr title="Mithuna Thottethodi">MT</abbr>, <abbr title="Alvin R. Lebeck">ARL</abbr>, <abbr title="Shubhendu S. Mukherjee">SSM</abbr>), pp. 107–118.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-BorosRP.html">DAC-2000-BorosRP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system (<abbr title="V. E. Boros">VEB</abbr>, <abbr title="Aleksandar D. Rakic">ADR</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 221–226.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CarroKWO.html">DATE-2000-CarroKWO</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>System Synthesis for Multiprocessor Embedded Applications (<abbr title="Luigi Carro">LC</abbr>, <abbr title="Márcio Eduardo Kreutz">MEK</abbr>, <abbr title="Flávio Rech Wagner">FRW</abbr>, <abbr title="Márcio Oyamada">MO</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2000-JansenP.html">ICALP-2000-JansenP</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Polynominal Time Approximation Schemes for General Multiprocessor Job Shop Scheduling (<abbr title="Klaus Jansen">KJ</abbr>, <abbr title="Lorant Porkolab">LP</abbr>), pp. 878–889.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2000-Ionescu.html">SAC-2000-Ionescu</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Application-Level Virtual Memory Management in Real-Time Multiprocessor Systems (<abbr title="Felicia Ionescu">FI</abbr>), pp. 610–614.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2000-NandaMSSSS.html">ASPLOS-2000-NandaMSSSS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>MemorIES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design (<abbr title="Ashwini K. Nanda">AKN</abbr>, <abbr title="Kwok-Ken Mak">KKM</abbr>, <abbr title="Krishnan Sugavanam">KS</abbr>, <abbr title="Ramendra K. Sahoo">RKS</abbr>, <abbr title="Vijayaraghavan Soundararajan">VS</abbr>, <abbr title="T. Basil Smith">TBS</abbr>), pp. 37–48.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-KaxirasY.html">HPCA-2000-KaxirasY</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Coherence Communication Prediction in Shared-Memory Multiprocessors (<abbr title="Stefanos Kaxiras">SK</abbr>, <abbr title="Cliff Young">CY</abbr>), pp. 156–167.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2000-ChandraAGS.html">OSDI-2000-ChandraAGS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Surplus Fair Scheduling: A Proportional-Share CPU Scheduling Algorithm for Symmetric Multiprocessors (<abbr title="Abhishek Chandra">AC</abbr>, <abbr title="Micah Adler">MA</abbr>, <abbr title="Pawan Goyal">PG</abbr>, <abbr title="Prashant J. Shenoy">PJS</abbr>), pp. 45–58.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-AbtsR.html">DAC-1999-AbtsR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Large-Scale Multiprocessors Using an Abstract Verification Environment (<abbr title="Dennis Abts">DA</abbr>, <abbr title="Mike Roberts">MR</abbr>), pp. 163–168.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ClementHLRCP.html">DAC-1999-ClementHLRCP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design (<abbr title="Benoit Clement">BC</abbr>, <abbr title="Richard Hersemeule">RH</abbr>, <abbr title="Etienne Lantreibecq">EL</abbr>, <abbr title="Bernard Ramanadin">BR</abbr>, <abbr title="Pierre Coulomb">PC</abbr>, <abbr title="François Pogodalla">FP</abbr>), pp. 420–424.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Grajcar.html">DAC-1999-Grajcar</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System (<abbr title="Martin Grajcar">MG</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-KalavadeOAS.html">DAC-1999-KalavadeOAS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Software Environment for a Multiprocessor DSP (<abbr title="Asawaree Kalavade">AK</abbr>, <abbr title="Joe Othmer">JO</abbr>, <abbr title="Bryan D. Ackland">BDA</abbr>, <abbr title="Kanwar Jit Singh">KJS</abbr>), pp. 827–830.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1999-BlellochC.html">PLDI-1999-BlellochC</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Bounding Time and Space for Multiprocessor Garbage Collection (<abbr title="Guy E. Blelloch">GEB</abbr>, <abbr title="Perry Cheng">PC</abbr>), pp. 104–117.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1999-ChenM.html">STOC-1999-ChenM</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Polynomial Time Approximation Scheme for General Multiprocessor Job Scheduling (Extended Abstract) (<abbr title="Jianer Chen">JC</abbr>, <abbr title="Antonio Miranda">AM</abbr>), pp. 418–427.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1999-BlellochC99a.html">Best-of-PLDI-1999-BlellochC99a</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On bounding time and space for multiprocessor garbage collection (with retrospective) (<abbr title="Guy E. Blelloch">GEB</abbr>, <abbr title="Perry Cheng">PC</abbr>), pp. 626–641.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-1999-Lowe.html">SIGAda-1999-Lowe</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Extending Ada to assist multiprocessor embedded development (<abbr title="Tony Lowe">TL</abbr>), pp. 125–132.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1999-Jenq.html">SAC-1999-Jenq</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Polygon Scan Conversion on Hypercube Multiprocessors (<abbr title="John Jing-Fu Jenq">JJFJ</abbr>), pp. 110–114.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-DurbhakulaPA.html">HPCA-1999-DurbhakulaPA</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors (<abbr title="Murthy Durbhakula">MD</abbr>, <abbr title="Vijay S. Pai">VSP</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>), pp. 23–32.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-IyerB.html">HPCA-1999-IyerB</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors (<abbr title="Ravi R. Iyer">RRI</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 152–160.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-MichaelN.html">HPCA-1999-MichaelN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors (<abbr title="Maged M. Michael">MMM</abbr>, <abbr title="Ashwini K. Nanda">AKN</abbr>), pp. 142–151.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-SohnPKKY.html">HPCA-1999-SohnPKKY</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors (<abbr title="Andrew Sohn">AS</abbr>, <abbr title="Yunheung Paek">YP</abbr>, <abbr title="Jui-Yuan Ku">JYK</abbr>, <abbr title="Yuetsu Kodama">YK</abbr>, <abbr title="Yoshinori Yamaguchi">YY</abbr>), pp. 310–314.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-ZhangRT.html">HPCA-1999-ZhangRT</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors (<abbr title="Ye Zhang">YZ</abbr>, <abbr title="Lawrence Rauchwerger">LR</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 135–139.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-1999-GamsaKAS.html">OSDI-1999-GamsaKAS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Tornado: Maximizing Locality and Concurrency in a Shared Memory Multiprocessor Operating System (<abbr title="Benjamin Gamsa">BG</abbr>, <abbr title="Orran Krieger">OK</abbr>, <abbr title="Jonathan Appavoo">JA</abbr>, <abbr title="Michael Stumm">MS</abbr>), pp. 87–100.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1999-GovilTHR.html">SOSP-1999-GovilTHR</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Cellular Disco: resource management using virtual clusters on shared-memory multiprocessors (<abbr title="Kinshuk Govil">KG</abbr>, <abbr title="Dan Teodosiu">DT</abbr>, <abbr title="Yongqiang Huang">YH</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>), pp. 154–169.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-HenzingerQR99a.html">CAV-1999-HenzingerQR99a</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Sequential Consistency on Shared-Memory Multiprocessor Systems (<abbr title="Thomas A. Henzinger">TAH</abbr>, <abbr title="Shaz Qadeer">SQ</abbr>, <abbr title="Sriram K. Rajamani">SKR</abbr>), pp. 301–315.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-GrbicBCGGLLMSSVZ.html">DAC-1998-GrbicBCGGLLMSSVZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Design and Implementation of the NUMAchine Multiprocessor (<abbr title="A. Grbic">AG</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>, <abbr title="S. Caranci">SC</abbr>, <abbr title="R. Grindley">RG</abbr>, <abbr title="M. Gusat">MG</abbr>, <abbr title="Guy G. Lemieux">GGL</abbr>, <abbr title="K. Loveless">KL</abbr>, <abbr title="Naraig Manjikian">NM</abbr>, <abbr title="Sinisa Srbljic">SS</abbr>, <abbr title="Michael Stumm">MS</abbr>, <abbr title="Zvonko G. Vranesic">ZGV</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>), pp. 66–69.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-SuttonSR.html">DAC-1998-SuttonSR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Multiprocessor DSP System Using PADDI-2 (<abbr title="Roy A. Sutton">RAS</abbr>, <abbr title="Vason P. Srini">VPS</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 62–65.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-LeijtenMTJ.html">DATE-1998-LeijtenMTJ</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Stream Communication between Real-Time Tasks in a High-Performance Multiprocessor (<abbr title="Jeroen A. J. Leijten">JAJL</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 125–131.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-1998-Grelck.html">IFL-1998-Grelck</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Shared Memory Multiprocessor Support for SAC (<abbr title="Clemens Grelck">CG</abbr>), pp. 38–53.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1998-HammondWO.html">ASPLOS-1998-HammondWO</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Data Speculation Support for a Chip Multiprocessor (<abbr title="Lance Hammond">LH</abbr>, <abbr title="Mark Willey">MW</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 58–69.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1998-VergheseGR.html">ASPLOS-1998-VergheseGR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Isolation: Sharing and Isolation in Shared-Memory Multiprocessors (<abbr title="Ben Verghese">BV</abbr>, <abbr title="Anoop Gupta">AG</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>), pp. 181–192.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-ZhangRT.html">HPCA-1998-ZhangRT</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Hardware for Speculative Run-Time Parallelization in Distributed Shared-Memory Multiprocessors (<abbr title="Ye Zhang">YZ</abbr>, <abbr title="Lawrence Rauchwerger">LR</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 162–173.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1998-RoyC.html">HPDC-1998-RoyC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/string.html" title="string">#string</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Strings: A High-Performance Distributed Shared Memory for Symmetrical Multiprocessor Clusters (<abbr title="Sumit Roy">SR</abbr>, <abbr title="Vipin Chaudhary">VC</abbr>), pp. 90–97.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1998-NalumasuGMG.html">CAV-1998-NalumasuGMG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>The “Test Model-Checking” Approach to the Verification of Formal Memory Models of Multiprocessors (<abbr title="Ratan Nalumasu">RN</abbr>, <abbr title="Rajnish Ghughal">RG</abbr>, <abbr title="Abdelillah Mokkedem">AM</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>), pp. 464–476.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-LiW.html">DAC-1997-LiW</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors (<abbr title="Yanbing Li">YL</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 153–156.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-Tirat-GefenSP.html">DAC-1997-Tirat-GefenSP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors (<abbr title="Yosef Gavriel Tirat-Gefen">YGTG</abbr>, <abbr title="Diógenes Cecilio da Silva Jr.">DCdSJ</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-WalterLDLMKW.html">DAC-1997-WalterLDLMKW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors (<abbr title="Jörg A. Walter">JAW</abbr>, <abbr title="Jens Leenstra">JL</abbr>, <abbr title="Gerhard Döttling">GD</abbr>, <abbr title="Bernd Leppla">BL</abbr>, <abbr title="Hans-Jürgen Münster">HJM</abbr>, <abbr title="Kevin W. Kark">KWK</abbr>, <abbr title="Bruce Wile">BW</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LiW.html">EDTC-1997-LiW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Hierarchical scheduling and allocation of multirate systems on heterogeneous multiprocessors (<abbr title="Yanbing Li">YL</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1997-ChandraCCMNA.html">PLDI-1997-ChandraCCMNA</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Data Distribution Support on Distributed Shared Memory Multiprocessors (<abbr title="Rohit Chandra">RC</abbr>, <abbr title="Ding-Kai Chen">DKC</abbr>, <abbr title="Robert Cox">RC</abbr>, <abbr title="Dror E. Maydan">DEM</abbr>, <abbr title="Nenad Nedeljkovic">NN</abbr>, <abbr title="Jennifer-Ann M. Anderson">JAMA</abbr>), pp. 334–345.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-EdmondsCBD.html">STOC-1997-EdmondsCBD</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Non-clairvoyant Multiprocessor Scheduling of Jobs with Changing Execution Characteristics (Extended Abstract) (<abbr title="Jeff Edmonds">JE</abbr>, <abbr title="Donald D. Chinn">DDC</abbr>, <abbr title="Tim Brecht">TB</abbr>, <abbr title="Xiaotie Deng">XD</abbr>), pp. 120–129.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1997-SakrLCHG.html">ICML-1997-SakrLCHG</a> <span class="tag"><a href="../tag/data%20access.html" title="data access">#data access</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting Multiprocessor Memory Access Patterns with Learning Models (<abbr title="M. F. Sakr">MFS</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>, <abbr title="Bill G. Horne">BGH</abbr>, <abbr title="C. Lee Giles">CLG</abbr>), pp. 305–312.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/tools.png" alt="TOOLS"/><a href="../TOOLS-ASIA-1997-HsiungLC.html">TOOLS-ASIA-1997-HsiungLC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Object-Oriented Technology Transfer to Multiprocessor System-Level Synthesis (<abbr title="Pao-Ann Hsiung">PAH</abbr>, <abbr title="Trong-Yen Lee">TYL</abbr>, <abbr title="Sao-Jie Chen">SJC</abbr>), pp. 284–293.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-ChoiK.html">SAC-1997-ChoiK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Hierarchical multistage interconnection network for shared-memory multiprocessor system (<abbr title="Chang-hoon Choi">ChC</abbr>, <abbr title="Sung-Chun Kim">SCK</abbr>), pp. 468–472.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-Li.html">SAC-1997-Li</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient and effective performance evaluation method for multiprogrammed multiprocessor systems (<abbr title="Keqin Li">KL</abbr>), pp. 478–487.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-LiuLS.html">SAC-1997-LiuLS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>An efficient processor partitioning and thread mapping strategy for mesh-connected multiprocessor systems (<abbr title="Hong Liu">HL</abbr>, <abbr title="Wei-Ming Lin">WML</abbr>, <abbr title="Yongsheng Song">YS</abbr>), pp. 403–412.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-Abdel-ShafiHAA.html">HPCA-1997-Abdel-ShafiHAA</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors (<abbr title="Hazim Abdel-Shafi">HAS</abbr>, <abbr title="Jonathan Hall">JH</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>, <abbr title="Vikram S. Adve">VSA</abbr>), pp. 204–215.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-DahlgrenL.html">HPCA-1997-DahlgrenL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reducing the Replacement Overhead in Bus-Based COMA Multiprocessors (<abbr title="Fredrik Dahlgren">FD</abbr>, <abbr title="Anders Landin">AL</abbr>), pp. 14–23.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-DaoYD.html">HPCA-1997-DaoYD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Architectural Support for Reducing Communication Overhead in Multiprocessor Interconnection Networks (<abbr title="Binh Vien Dao">BVD</abbr>, <abbr title="Sudhakar Yalamanchili">SY</abbr>, <abbr title="José Duato">JD</abbr>), pp. 343–352.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-PaiRA.html">HPCA-1997-PaiRA</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology (<abbr title="Vijay S. Pai">VSP</abbr>, <abbr title="Parthasarathy Ranganathan">PR</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>), pp. 72–83.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-QinB.html">HPCA-1997-QinB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>On the Use and Performance of Explicit Communication Primitives in Cache-Coherent Multiprocessor Systems (<abbr title="Xiaohan Qin">XQ</abbr>, <abbr title="Jean-Loup Baer">JLB</abbr>), pp. 182–193.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-RavindranS.html">HPCA-1997-RavindranS</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Performance Comparison of Hierarchical Ring- and Mesh-Connected Multiprocessor Networks (<abbr title="Govindan Ravindran">GR</abbr>, <abbr title="Michael Stumm">MS</abbr>), pp. 58–69.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-Sivasubramaniam.html">HPCA-1997-Sivasubramaniam</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reducing the Communication Overhead of Dynamic Applications on Shared Memory Multiprocessors (<abbr title="Anand Sivasubramaniam">AS</abbr>), pp. 194–203.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-TrancosoLZT.html">HPCA-1997-TrancosoLZT</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors (<abbr title="Pedro Trancoso">PT</abbr>, <abbr title="Josep-Lluis Larriba-Pey">JLLP</abbr>, <abbr title="Zheng Zhang">ZZ</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 250–260.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-YangT.html">HPCA-1997-YangT</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Speeding up the Memory Hierarchy in Flat COMA Multiprocessors (<abbr title="Liuxi Yang">LY</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 4–13.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1997-JiangS.html">PPoPP-1997-JiangS</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Shear-Warp Volume Rendering on Shared Address Space Multiprocessors (<abbr title="Dongming Jiang">DJ</abbr>, <abbr title="Jaswinder Pal Singh">JPS</abbr>), pp. 252–263.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1997-JiangSS.html">PPoPP-1997-JiangSS</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Application Restructuring and Performance Portability on Shared Virtual Memory and Hardware-Coherent Multiprocessors (<abbr title="Dongming Jiang">DJ</abbr>, <abbr title="Hongzhang Shan">HS</abbr>, <abbr title="Jaswinder Pal Singh">JPS</abbr>), pp. 217–229.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1997-BugnionDR.html">SOSP-1997-BugnionDR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>DISCO: Running Commodity Operating Systems on Scalable Multiprocessors (<abbr title="Edouard Bugnion">EB</abbr>, <abbr title="Scott Devine">SD</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>), pp. 143–156.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-BrownMVCGGGLZS.html">DAC-1996-BrownMVCGGGLZS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools (<abbr title="Stephen Dean Brown">SDB</abbr>, <abbr title="Naraig Manjikian">NM</abbr>, <abbr title="Zvonko G. Vranesic">ZGV</abbr>, <abbr title="S. Caranci">SC</abbr>, <abbr title="A. Grbic">AG</abbr>, <abbr title="R. Grindley">RG</abbr>, <abbr title="M. Gusat">MG</abbr>, <abbr title="K. Loveless">KL</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>, <abbr title="Sinisa Srbljic">SS</abbr>), pp. 427–432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1996-BugnionAMRL.html">ASPLOS-1996-BugnionAMRL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Compiler-Directed Page Coloring for Multiprocessors (<abbr title="Edouard Bugnion">EB</abbr>, <abbr title="Jennifer-Ann M. Anderson">JAMA</abbr>, <abbr title="Todd C. Mowry">TCM</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>, <abbr title="Monica S. Lam">MSL</abbr>), pp. 244–255.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1996-OlukotunNHWC.html">ASPLOS-1996-OlukotunNHWC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The Case for a Single-Chip Multiprocessor (<abbr title="Kunle Olukotun">KO</abbr>, <abbr title="Basem A. Nayfeh">BAN</abbr>, <abbr title="Lance Hammond">LH</abbr>, <abbr title="Kenneth G. Wilson">KGW</abbr>, <abbr title="Kunyung Chang">KC</abbr>), pp. 2–11.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1996-Scott.html">ASPLOS-1996-Scott</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Synchronization and Communication in the T3E Multiprocessor (<abbr title="Steven L. Scott">SLS</abbr>), pp. 26–36.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-KarlssonS.html">HPCA-1996-KarlssonS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers (<abbr title="Magnus Karlsson">MK</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 4–13.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-LandinD.html">HPCA-1996-LandinD</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Bus-Based COMA — Reducing Traffic in Shared-Bus Multiprocessors (<abbr title="Anders Landin">AL</abbr>, <abbr title="Fredrik Dahlgren">FD</abbr>), pp. 95–105.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-MullerSW.html">HPCA-1996-MullerSW</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Multitasking and Multithreading on a Multiprocessor with Virtual Shared Memory (<abbr title="Henk L. Muller">HLM</abbr>, <abbr title="Paul W. A. Stallard">PWAS</abbr>, <abbr title="David H. D. Warren">DHDW</abbr>), pp. 212–221.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-NayfehOS.html">HPCA-1996-NayfehOS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Multiprocessors (<abbr title="Basem A. Nayfeh">BAN</abbr>, <abbr title="Kunle Olukotun">KO</abbr>, <abbr title="Jaswinder Pal Singh">JPS</abbr>), pp. 74–84.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-RaynaudZT.html">HPCA-1996-RaynaudZT</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors (<abbr title="Alain Raynaud">AR</abbr>, <abbr title="Zheng Zhang">ZZ</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 323–334.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-TakahashiTKS.html">HPCA-1996-TakahashiTKS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor (<abbr title="Masafumi Takahashi">MT</abbr>, <abbr title="Hiroyuki Takano">HT</abbr>, <abbr title="Emi Kaneko">EK</abbr>, <abbr title="Seigo Suzuki">SS</abbr>), pp. 314–322.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-XiaT.html">HPCA-1996-XiaT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving the Data Cache Performance of Multiprocessor Operating Systems (<abbr title="Chun Xia">CX</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 85–94.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1996-AgasaveeranL.html">HPDC-1996-AgasaveeranL</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Distributed Job Scheduling in SCI Local — Area Multiprocessors (<abbr title="Saravanan Agasaveeran">SA</abbr>, <abbr title="Qiang Li">QL</abbr>), pp. 606–615.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1996-KumaranQ.html">HPDC-1996-KumaranQ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Automatic Exploitation of Dual Level Parallelism on a Network of Multiprocessors (<abbr title="Santhosh Kumaran">SK</abbr>, <abbr title="Michael J. Quinn">MJQ</abbr>), pp. 616–625.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1995-WuYCT.html">VLDB-1995-WuYCT</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Performance Study of Workfile Disk Management for Concurrent Mergesorts in a Multiprocessor Database System (<abbr title="Kun-Lung Wu">KLW</abbr>, <abbr title="Philip S. Yu">PSY</abbr>, <abbr title="Jen-Yao Chung">JYC</abbr>, <abbr title="James Z. Teng">JZT</abbr>), pp. 100–109.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-AndersonB.html">HPCA-1995-AndersonB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Two Techniques for Improving Performance on Bus-Based Multiprocessors (<abbr title="Craig Anderson">CA</abbr>, <abbr title="Jean-Loup Baer">JLB</abbr>), pp. 264–275.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-DahlgrenS.html">HPCA-1995-DahlgrenS</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Effectiveness of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors (<abbr title="Fredrik Dahlgren">FD</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 68–77.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-KontothanassisS.html">HPCA-1995-KontothanassisS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Software Cache Coherence for Large Scale Multiprocessors (<abbr title="Leonidas I. Kontothanassis">LIK</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 286–295.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-MichaelS.html">HPCA-1995-MichaelS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors (<abbr title="Maged M. Michael">MMM</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 222–231.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-QiaoM.html">HPCA-1995-QiaoM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems (<abbr title="Chunming Qiao">CQ</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>), pp. 34–43.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1995-Woodward.html">HPDC-1995-Woodward</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Distributed Computing on Clusters of Shared-Memory Multiprocessors to Simulate Unsteady Turbulent Flows (<abbr title="Paul R. Woodward">PRW</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1995-AndersonAL.html">PPoPP-1995-AndersonAL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Data and Computation Transformations for Multiprocessors (<abbr title="Jennifer-Ann M. Anderson">JAMA</abbr>, <abbr title="Saman P. Amarasinghe">SPA</abbr>, <abbr title="Monica S. Lam">MSL</abbr>), pp. 166–178.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1995-JeremiassenE.html">PPoPP-1995-JeremiassenE</a> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reducing False Sharing on Shared Memory Multiprocessors through Compile Time Data Transformations (<abbr title="Tor E. Jeremiassen">TEJ</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 179–188.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1995-WisniewskiKS.html">PPoPP-1995-WisniewskiKS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High Performance Synchronization Algorithms for Multiprogrammed Multiprocessors (<abbr title="Robert W. Wisniewski">RWW</abbr>, <abbr title="Leonidas I. Kontothanassis">LIK</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 199–206.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1995-ChapinRDLTG.html">SOSP-1995-ChapinRDLTG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Hive: Fault Containment for Shared-Memory Multiprocessors (<abbr title="John Chapin">JC</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>, <abbr title="Scott Devine">SD</abbr>, <abbr title="Tirthankar Lahiri">TL</abbr>, <abbr title="Dan Teodosiu">DT</abbr>, <abbr title="Anoop Gupta">AG</abbr>), pp. 12–25.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DhodhiAC.html">EDAC-1994-DhodhiAC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Application-Specific Multiprocessor Systems (<abbr title="Muhammad K. Dhodhi">MKD</abbr>, <abbr title="Imtiaz Ahmad">IA</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), p. 671.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1994-DoligezG.html">POPL-1994-DoligezG</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Portable, Unobtrusive Garbage Collection for Multiprocessor Systems (<abbr title="Damien Doligez">DD</abbr>, <abbr title="Georges Gonthier">GG</abbr>), pp. 70–83.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-CorcoranW.html">SAC-1994-CorcoranW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>A parallel island model genetic algorithm for the multiprocessor scheduling problem (<abbr title="Arthur L. Corcoran">ALC</abbr>, <abbr title="Roger L. Wainwright">RLW</abbr>), pp. 483–487.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-RayJD.html">SAC-1994-RayJD</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A parallel algorithm for mapping a special class of task graphs onto linear array multiprocessors (<abbr title="Sibabrata Ray">SR</abbr>, <abbr title="Hong Jiang">HJ</abbr>, <abbr title="Jitender S. Deogun">JSD</abbr>), pp. 473–477.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-Wang.html">SAC-1994-Wang</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Generating a deterministic task migration path for multiprocessor scheduling (<abbr title="Ming-fang Wang">MfW</abbr>), pp. 478–482.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-ChandraDVGR.html">ASPLOS-1994-ChandraDVGR</a> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling and Page Migration for Multiprocessor Compute Servers (<abbr title="Rohit Chandra">RC</abbr>, <abbr title="Scott Devine">SD</abbr>, <abbr title="Ben Verghese">BV</abbr>, <abbr title="Anoop Gupta">AG</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>), pp. 12–24.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-HeinleinGDG.html">ASPLOS-1994-HeinleinGDG</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Integration of Message Passing and Shared Memory in the Stanford FLASH Multiprocessor (<abbr title="John Heinlein">JH</abbr>, <abbr title="Kourosh Gharachorloo">KG</abbr>, <abbr title="Scott Dresser">SD</abbr>, <abbr title="Anoop Gupta">AG</abbr>), pp. 38–50.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-HeinrichKOHBSSGNHGRH.html">ASPLOS-1994-HeinrichKOHBSSGNHGRH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Performance Impact of Flexibility in the Stanford FLASH Multiprocessor (<abbr title="Mark Heinrich">MH</abbr>, <abbr title="Jeffrey Kuskin">JK</abbr>, <abbr title="David Ofelt">DO</abbr>, <abbr title="John Heinlein">JH</abbr>, <abbr title="Joel Baxter">JB</abbr>, <abbr title="Jaswinder Pal Singh">JPS</abbr>, <abbr title="Richard Simoni">RS</abbr>, <abbr title="Kourosh Gharachorloo">KG</abbr>, <abbr title="David Nakahira">DN</abbr>, <abbr title="Mark Horowitz">MH</abbr>, <abbr title="Anoop Gupta">AG</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 274–285.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-LaudonGH.html">ASPLOS-1994-LaudonGH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations (<abbr title="James Laudon">JL</abbr>, <abbr title="Anoop Gupta">AG</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 308–318.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-LimA.html">ASPLOS-1994-LimA</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reactive Synchronization Algorithms for Multiprocessors (<abbr title="Beng-Hong Lim">BHL</abbr>, <abbr title="Anant Agarwal">AA</abbr>), pp. 25–35.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-WooSH.html">ASPLOS-1994-WooSH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Performance Advantages of Integrating Block Data Trabsfer in Cache-Coherent Multiprocessors (<abbr title="Steven Cameron Woo">SCW</abbr>, <abbr title="Jaswinder Pal Singh">JPS</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 219–229.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1994-Ben-AsherRWS.html">CC-1994-Ben-AsherRWS</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Implementing 2DT on a Multiprocessor (<abbr title="Yosi Ben-Asher">YBA</abbr>, <abbr title="Gudula Rünger">GR</abbr>, <abbr title="Reinhard Wilhelm">RW</abbr>, <abbr title="Assaf Schuster">AS</abbr>), pp. 113–127.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1993-ShekitaYT.html">VLDB-1993-ShekitaYT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Multi-Join Optimization for Symmetric Multiprocessors (<abbr title="Eugene J. Shekita">EJS</abbr>, <abbr title="Honesty C. Young">HCY</abbr>, <abbr title="Kian-Lee Tan">KLT</abbr>), pp. 479–492.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1993-Lundberg.html">AdaEurope-1993-Lundberg</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance Evaluation of Parallel Ada Programs Using an Experimental Multiprocessor (<abbr title="Lars Lundberg">LL</abbr>), pp. 280–297.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../TRI-Ada-1993-KrantzBGSV.html">TRI-Ada-1993-KrantzBGSV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>The Aladdex Operating Systems for the Aladdin Multiprocessor (<abbr title="Don Krantz">DK</abbr>, <abbr title="Ron Belt">RB</abbr>, <abbr title="Steve Gunderson">SG</abbr>, <abbr title="Belle Shenoy">BS</abbr>, <abbr title="Mark Vojta">MV</abbr>), pp. 354–366.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1993-BarklundB.html">PLILP-1993-BarklundB</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Executing Bounded Quantifications on Shared Memory Multiprocessors (<abbr title="Jonas Barklund">JB</abbr>, <abbr title="Johan Bevemyr">JB</abbr>), pp. 302–317.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1993-ChungY.html">SAC-1993-ChungY</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Distributive Join Algorithm for Shared-Memory Multiprocessors (<abbr title="Soon Myoung Chung">SMC</abbr>, <abbr title="Jaerheen Yang">JY</abbr>), pp. 546–553.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1993-StrateW.html">SAC-1993-StrateW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Load Balancing Techniques for Dynamic Programming Algorithms on Hypercube Multiprocessors (<abbr title="Steve A. Strate">SAS</abbr>, <abbr title="Roger L. Wainwright">RLW</abbr>), pp. 562–569.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1993-BraunS.html">HPDC-1993-BraunS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Implementation of a Parallel Transport Subsystem on a Multiprocessor Architecture (<abbr title="Torsten Braun">TB</abbr>, <abbr title="Claudia Schmidt">CS</abbr>), pp. 76–83.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1993-MukherjeeS.html">HPDC-1993-MukherjeeS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Improving Performance by Use of Adaptive Objects: Experimentation with a Configurable Multiprocessor Thread Package (<abbr title="Bodhisattwa Mukherjee">BM</abbr>, <abbr title="Karsten Schwan">KS</abbr>), pp. 59–66.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1993-ChakrabartiY.html">PPoPP-1993-ChakrabartiY</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Implementing an Irregular Application on a Distributed Memory Multiprocessor (<abbr title="Soumen Chakrabarti">SC</abbr>, <abbr title="Katherine A. Yelick">KAY</abbr>), pp. 169–178.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1993-SandhuGZ.html">PPoPP-1993-SandhuGZ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The Shared Regions Approach to Software Cache Coherence on Multiprocessors (<abbr title="Harjinder S. Sandhu">HSS</abbr>, <abbr title="Benjamin Gamsa">BG</abbr>, <abbr title="Songnian Zhou">SZ</abbr>), pp. 229–238.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1992-ChamberlinS.html">VLDB-1992-ChamberlinS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Dynamic Data Distribution (D3) in a Shared-Nothing Multiprocessor Data Store (<abbr title="Donald D. Chamberlin">DDC</abbr>, <abbr title="Frank B. Schmuck">FBS</abbr>), pp. 163–174.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1992-LeungM.html">VLDB-1992-LeungM</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Temporal Query Processing and Optimization in Multiprocessor Database Machines (<abbr title="T. Y. Cliff Leung">TYCL</abbr>, <abbr title="Richard R. Muntz">RRM</abbr>), pp. 383–394.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-1992-Krishnan.html">ESOP-1992-Krishnan</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>A Semantics for Multiprocessor Systems (<abbr title="Padmanabhan Krishnan">PK</abbr>), pp. 307–320.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-AttiyaF.html">STOC-1992-AttiyaF</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Correctness Condition for High-Performance Multiprocessors (Extended Abstract) (<abbr title="Hagit Attiya">HA</abbr>, <abbr title="Roy Friedman">RF</abbr>), pp. 679–690.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-WIP-1991-MassalinP92.html">SOSP-WIP-1991-MassalinP92</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Lock-Free Multiprocessor OS Kernel (Abstract) (<abbr title="Henry Massalin">HM</abbr>, <abbr title="Calton Pu">CP</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1992-TorrellasGH.html">ASPLOS-1992-TorrellasGH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System (<abbr title="Josep Torrellas">JT</abbr>, <abbr title="Anoop Gupta">AG</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 162–174.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-PatilBP.html">DAC-1991-PatilBP</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors (<abbr title="Srinivas Patil">SP</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 155–159.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-PrakashP.html">DAC-1991-PrakashP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Application-Specific Multiprocessor Architectures (<abbr title="Shiv Prakash">SP</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 8–13.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1991-Lundberg.html">AdaEurope-1991-Lundberg</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Coprocessor for High Performance Multiprocessor Ada Tasking (<abbr title="Lars Lundberg">LL</abbr>), pp. 147–165.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1991-FriederS.html">SIGIR-1991-FriederS</a> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/information%20retrieval.html" title="information retrieval">#information retrieval</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span></dt><dd>On the Allocation of Documents in Multiprocessor Information Retrieval Systems (<abbr title="Ophir Frieder">OF</abbr>, <abbr title="Hava T. Siegelmann">HTS</abbr>), pp. 230–239.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-GharachorlooGH.html">ASPLOS-1991-GharachorlooGH</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Evaluation of Memory Consistency Models for Shared Memory Multiprocessors (<abbr title="Kourosh Gharachorloo">KG</abbr>, <abbr title="Anoop Gupta">AG</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 245–257.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1991-LaRoweWE.html">PPoPP-1991-LaRoweWE</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Exploiting Operating System Support for Dynamic Page Placement on a NUMA Shared Memory Multiprocessor (<abbr title="Richard P. LaRowe Jr.">RPLJ</abbr>, <abbr title="James T. Wilkes">JTW</abbr>, <abbr title="Carla Schlatter Ellis">CSE</abbr>), pp. 122–132.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1991-MeierE.html">PPoPP-1991-MeierE</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Parallelization and Performance of Conjugate Gradient Algorithms on the Cedar Hierarchical-Memory Multiprocessor (<abbr title="Ulrike Meier">UM</abbr>, <abbr title="Rudolf Eigenmann">RE</abbr>), pp. 178–188.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1991-Mellor-CrummeyS.html">PPoPP-1991-Mellor-CrummeyS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable Reader-Writer Synchronization for Shared-Memory Multiprocessors (<abbr title="John M. Mellor-Crummey">JMMC</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 106–113.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1991-KarlinLMO.html">SOSP-1991-KarlinLMO</a> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Empirical Studies of Competitive Spinning for a Shared-Memory Multiprocessor (<abbr title="Anna R. Karlin">ARK</abbr>, <abbr title="Kai Li">KL</abbr>, <abbr title="Mark S. Manasse">MSM</abbr>, <abbr title="Susan S. Owicki">SSO</abbr>), pp. 41–55.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1991-VaswaniZ.html">SOSP-1991-VaswaniZ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Implications of Cache Affinity on Processor Scheduling for Multiprogrammed, Shared Memory Multiprocessors (<abbr title="Raj Vaswani">RV</abbr>, <abbr title="John Zahorjan">JZ</abbr>), pp. 26–40.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Tonkin.html">DAC-1990-Tonkin</a> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Circuit Extraction on a Message-Based Multiprocessor (<abbr title="Bruce A. Tonkin">BAT</abbr>), pp. 260–265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Yang.html">DAC-1990-Yang</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PARASPICE: A Parallel Circuit Simulator for Shared-Memory Multiprocessors (<abbr title="Gung-Chung Yang">GCY</abbr>), pp. 400–405.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1990-GhandeharizadehD.html">VLDB-1990-GhandeharizadehD</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Hybrid-Range Partitioning Strategy: A New Declustering Strategy for Multiprocessor Database Machines (<abbr title="Shahram Ghandeharizadeh">SG</abbr>, <abbr title="David J. DeWitt">DJD</abbr>), pp. 481–492.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1990-LuTS.html">VLDB-1990-LuTS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Hash-Based Join Algorithms for Multiprocessor Computers (<abbr title="Hongjun Lu">HL</abbr>, <abbr title="Kian-Lee Tan">KLT</abbr>, <abbr title="Ming-Chien Shan">MCS</abbr>), pp. 198–209.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1990-SchneiderD.html">VLDB-1990-SchneiderD</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Tradeoffs in Processing Complex Join Queries via Hashing in Multiprocessor Database Machines (<abbr title="Donovan A. Schneider">DAS</abbr>, <abbr title="David J. DeWitt">DJD</abbr>), pp. 469–480.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1990-KrohaF.html">CC-1990-KrohaF</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Compiler with Scheduling for a Specialized Synchronous Multiprocessor System (<abbr title="Petr Kroha">PK</abbr>, <abbr title="Peter Fritzson">PF</abbr>), pp. 132–146.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-LoewensteinD.html">CAV-1990-LoewensteinD</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of a Multiprocessor Cache Protocol Using Simulation Relations and Higher-Order Logic (<abbr title="Paul Loewenstein">PL</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 302–311.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../NACLP-1990-WeemeeuwD.html">NACLP-1990-WeemeeuwD</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A la Recherche de la Mémoire Perdue OR Memory Compaction for Shard Memory Multiprocessors (<abbr title="Patrick Weemeeuw">PW</abbr>, <abbr title="Bart Demoen">BD</abbr>), pp. 306–320.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-OdentCM.html">DAC-1989-OdentCM</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Feedback Loops and Large Subcircuits in the Multiprocessor Implementation of a Relaxation Based Circuit Simulator (<abbr title="Patrick Odent">PO</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1989-SchneiderD.html">SIGMOD-1989-SchneiderD</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Performance Evaluation of Four Parallel Join Algorithms in a Shared-Nothing Multiprocessor Environment (<abbr title="Donovan A. Schneider">DAS</abbr>, <abbr title="David J. DeWitt">DJD</abbr>), pp. 110–121.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1989-MurphyR.html">VLDB-1989-MurphyR</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Effective Resource Utilization for Multiprocessor Join Execution (<abbr title="Marguerite C. Murphy">MCM</abbr>, <abbr title="Doron Rotem">DR</abbr>), pp. 67–75.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-1989-RussoC.html">OOPSLA-1989-RussoC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Virtual Memory and Backing Storage Management in Multiprocessor Operating Systems Using Object-Oriented Design Techniques (<abbr title="Vincent F. Russo">VFR</abbr>, <abbr title="Roy H. Campbell">RHC</abbr>), pp. 267–278.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-AralGS.html">ASPLOS-1989-AralGS</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Debugging Primitives for Multiprocessors (<abbr title="Ziya Aral">ZA</abbr>, <abbr title="Ilya Gertner">IG</abbr>, <abbr title="Greg Schaffer">GS</abbr>), pp. 87–95.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-GoodmanVW.html">ASPLOS-1989-GoodmanVW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficent Synchronization Primitives for Large-Scale Cache-Coherent Multiprocessors (<abbr title="James R. Goodman">JRG</abbr>, <abbr title="Mary K. Vernon">MKV</abbr>, <abbr title="Philip J. Woest">PJW</abbr>), pp. 64–75.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-WeberG.html">ASPLOS-1989-WeberG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Analysis of Cache Invalidation Patterns in Multiprocessors (<abbr title="Wolf-Dietrich Weber">WDW</abbr>, <abbr title="Anoop Gupta">AG</abbr>), pp. 243–256.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1989-ChaseALLL.html">SOSP-1989-ChaseALLL</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>The Amber System: Parallel Programming on a Network of Multiprocessors (<abbr title="Jeffrey S. Chase">JSC</abbr>, <abbr title="Franz G. Amador">FGA</abbr>, <abbr title="Edward D. Lazowska">EDL</abbr>, <abbr title="Henry M. Levy">HML</abbr>, <abbr title="Richard J. Littlefield">RJL</abbr>), pp. 147–158.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1989-CoxF.html">SOSP-1989-CoxF</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The Implementation of a Coherent Memory Abstraction on a NUMA Multiprocessor: Experiences with PLATINUM (<abbr title="Alan L. Cox">ALC</abbr>, <abbr title="Robert J. Fowler">RJF</abbr>), pp. 32–44.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1989-Rosenburg.html">SOSP-1989-Rosenburg</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Low-Synchronization Translation Lookaside Buffer Consistency in Large-Scale Shared-Memory Multiprocessors (<abbr title="Bryan S. Rosenburg">BSR</abbr>), pp. 137–146.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1989-TuckerG.html">SOSP-1989-TuckerG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Process Control and Scheduling Issues for Multiprogrammed Shared-Memory Multiprocessors (<abbr title="Andrew Tucker">AT</abbr>, <abbr title="Anoop Gupta">AG</abbr>), pp. 159–166.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../NACLP-1989-GuptaJ.html">NACLP-1989-GuptaJ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Combined And-Or Parallelism on Shared Memory Multiprocessors (<abbr title="Gopal Gupta">GG</abbr>, <abbr title="Bharat Jayaraman">BJ</abbr>), pp. 332–349.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../NACLP-1989-Mudambi.html">NACLP-1989-Mudambi</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Analysis of Aurora on a Switch-Based Multiprocessor (<abbr title="Shyam Mudambi">SM</abbr>), pp. 697–712.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../NACLP-1989-RamkumarK.html">NACLP-1989-RamkumarK</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Compiled Execution of the Reduce-OR Process Model on Multiprocessors (<abbr title="Balkrishna Ramkumar">BR</abbr>, <abbr title="Laxmikant V. Kalé">LVK</abbr>), pp. 313–331.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1988-AppelEL.html">PLDI-1988-AppelEL</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-Time Concurrent Collection on Stock Multiprocessors (<abbr title="Andrew W. Appel">AWA</abbr>, <abbr title="John R. Ellis">JRE</abbr>, <abbr title="Kai Li">KL</abbr>), pp. 11–20.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1988-PallasU.html">PLDI-1988-PallasU</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/smalltalk.html" title="smalltalk">#smalltalk</a></span></dt><dd>Multiprocessor Smalltalk: A Case Study of a Multiprocessor-Based Programming Environment (<abbr title="Joseph Pallas">JP</abbr>, <abbr title="David Ungar">DU</abbr>), pp. 268–277.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1988-Appel.html">Best-of-PLDI-1988-Appel</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time concurrent collection on stock multiprocessors (with retrospective) (<abbr title="Andrew W. Appel">AWA</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1988-Goldberg.html">LFP-1988-Goldberg</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Buckwheat: Graph Reduction on a Shared-Memory Multiprocessor (<abbr title="Benjamin Goldberg">BG</abbr>), pp. 40–51.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1988-Gonzalez-RubioC.html">SIGIR-1988-Gonzalez-RubioC</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/deduction.html" title="deduction">#deduction</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>A Parallel Multiprocessor Machine Dedicated to Relational and Deductive Databases (<abbr title="Rubén González-Rubio">RGR</abbr>, <abbr title="Michel Couprie">MC</abbr>), pp. 417–431.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-1988-RussoJC.html">OOPSLA-1988-RussoJC</a> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Process Management and Exception Handling in Multiprocessor Operating Systems (<abbr title="Vincent F. Russo">VFR</abbr>, <abbr title="Gary Johnston">GJ</abbr>, <abbr title="Roy H. Campbell">RHC</abbr>), pp. 248–258.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPEALS-1988-LeeSF.html">PPEALS-1988-LeeSF</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Implementation of Applicative Languages on Shared-Memory, MIMD Multiprocessors (<abbr title="Ching-Cheng Lee">CCL</abbr>, <abbr title="Stephen K. Skedzielewski">SKS</abbr>, <abbr title="John Feo">JF</abbr>), pp. 188–197.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-LinK88.html">JICSCP-1988-LinK88</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/summary.html" title="summary">#summary</a></span></dt><dd>AND-Parallel Execution of Logic Programs on a Shared Memory Multiprocessor: A Summary of Results (<abbr title="Yow-Jian Lin">YJL</abbr>, <abbr title="Vipin Kumar">VK</abbr>), pp. 1123–1141.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1987-Clarke.html">FPCA-1987-Clarke</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The D-RISC: An architecture for use in multiprocessors (<abbr title="T. J. W. Clarke">TJWC</abbr>), pp. 16–33.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-BeckKT.html">ASPLOS-1987-BeckKT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>VLSI Assist For a Multiprocessor (<abbr title="Bob Beck">BB</abbr>, <abbr title="Bob Kasten">BK</abbr>, <abbr title="Shreekant S. Thakkar">SST</abbr>), pp. 10–20.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-Goodman.html">ASPLOS-1987-Goodman</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Coherency for Multiprocessor Virtual Address Caches (<abbr title="James R. Goodman">JRG</abbr>), pp. 72–81.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-RashidTYGBBBC.html">ASPLOS-1987-RashidTYGBBBC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures (<abbr title="Richard F. Rashid">RFR</abbr>, <abbr title="Avadis Tevanian">AT</abbr>, <abbr title="Michael Young">MY</abbr>, <abbr title="David B. Golub">DBG</abbr>, <abbr title="Robert V. Baron">RVB</abbr>, <abbr title="David L. Black">DLB</abbr>, <abbr title="William J. Bolosky">WJB</abbr>, <abbr title="Jonathan Chew">JC</abbr>), pp. 31–39.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-ThackerS.html">ASPLOS-1987-ThackerS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Firefly: A Multiprocessor Workstation (<abbr title="Charles P. Thacker">CPT</abbr>, <abbr title="Lawrence C. Stewart">LCS</abbr>), pp. 164–172.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1987-BirrellGHL.html">SOSP-1987-BirrellGHL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Synchronization Primitives for a Multiprocessor: A Formal Specification (<abbr title="Andrew Birrell">AB</abbr>, <abbr title="John V. Guttag">JVG</abbr>, <abbr title="James J. Horning">JJH</abbr>, <abbr title="Roy Levin">RL</abbr>), pp. 94–102.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1987-YoungTRGECBBB.html">SOSP-1987-YoungTRGECBBB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>The Duality of Memory and Communication in the Implementation of a Multiprocessor Operating System (<abbr title="Michael Young">MY</abbr>, <abbr title="Avadis Tevanian">AT</abbr>, <abbr title="Richard F. Rashid">RFR</abbr>, <abbr title="David B. Golub">DBG</abbr>, <abbr title="Jeffrey L. Eppinger">JLE</abbr>, <abbr title="Jonathan Chew">JC</abbr>, <abbr title="William J. Bolosky">WJB</abbr>, <abbr title="David L. Black">DLB</abbr>, <abbr title="Robert V. Baron">RVB</abbr>), pp. 63–76.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1987-Conery87.html">SLP-1987-Conery87</a> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Binding Environments for Parallel Logic Programs in Non-Shared Memory Multiprocessors (<abbr title="John S. Conery">JSC</abbr>), pp. 457–467.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1987-HausmanCH87.html">SLP-1987-HausmanCH87</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>OR-Parallel Prolog Made Efficient on Shared Memory Multiprocessors (<abbr title="Bogumil Hausman">BH</abbr>, <abbr title="Andrzej Ciepielewski">AC</abbr>, <abbr title="Seif Haridi">SH</abbr>), pp. 69–79.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-JacobNP.html">DAC-1986-JacobNP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An empirical analysis of the performance of a multiprocessor-based circuit simulator (<abbr title="George K. Jacob">GKJ</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="Donald O. Pederson">DOP</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-KravitzR.html">DAC-1986-KravitzR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiprocessor-based placement by simulated annealing (<abbr title="Saul A. Kravitz">SAK</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 567–573.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1986-Menon.html">VLDB-1986-Menon</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>A Study of Sort Algorithms for Multiprocessor Database Machines (<abbr title="Jai Menon 0001">JM0</abbr>), pp. 197–206.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1986-LemaitreCDDL.html">LFP-1986-LemaitreCDDL</a> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Mechanisms for Efficient Multiprocessor Combinator Reduction (<abbr title="Michel Lemaître">ML</abbr>, <abbr title="Michel Castan">MC</abbr>, <abbr title="M.-H. Durand">MHD</abbr>, <abbr title="Guy Durrieu">GD</abbr>, <abbr title="Bernard Lécussan">BL</abbr>), pp. 113–121.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1986-Chen.html">POPL-1986-Chen</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Language and its Compilation to Multiprocessor Machines or VLSI (<abbr title="Marina C. Chen">MCC</abbr>), pp. 131–139.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1986-HudakS.html">POPL-1986-HudakS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Para-Functional Programming: A Paradigm for Programming Multiprocessor Systems (<abbr title="Paul Hudak">PH</abbr>, <abbr title="Lauren Smith">LS</abbr>), pp. 243–254.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-BierP.html">DAC-1985-BierP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An algorithm for design rule checking on a multiprocessor (<abbr title="George E. Bier">GEB</abbr>, <abbr title="Andrew R. Pleszkun">ARP</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1985-AgrawalD.html">SIGMOD-1985-AgrawalD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Recovery Architectures for Multiprocessor Database Machines (<abbr title="Rakesh Agrawal">RA</abbr>, <abbr title="David J. DeWitt">DJD</abbr>), pp. 131–145.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1985-DeWittG.html">VLDB-1985-DeWittG</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiprocessor Hash-Based Join Algorithms (<abbr title="David J. DeWitt">DJD</abbr>, <abbr title="Robert H. Gerber">RHG</abbr>), pp. 151–164.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-DeutschN.html">DAC-1984-DeutschN</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A multiprocessor implementation of relaxation-based electrical circuit simulation (<abbr title="Jeffrey T. Deutsch">JTD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 350–357.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1984-Halstead.html">LFP-1984-Halstead</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/lisp.html" title="lisp">#lisp</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Implementation of Multilisp: Lisp on a Multiprocessor (<abbr title="Robert H. Halstead Jr.">RHHJ</abbr>), pp. 9–17.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1984-Borgwardt84.html">SLP-1984-Borgwardt84</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parallel Prolog Using Stack Segements on Shared-Memory Multiprocessors (<abbr title="Peter Borgwardt">PB</abbr>), pp. 2–11.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1984-TamuraK84.html">SLP-1984-TamuraK84</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Implementing Parallel Prolog on a Multiprocessor Machine (<abbr title="Naoyuki Tamura">NT</abbr>, <abbr title="Yukio Kaneda">YK</abbr>), pp. 42–48.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1982-Valduriez.html">SIGMOD-1982-Valduriez</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Semi-Join Algorithms for Multiprocessor Systems (<abbr title="Patrick Valduriez">PV</abbr>), pp. 225–233.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Anderson.html">DAC-1981-Anderson</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiprocessor raster display for interactive graphics system design (<abbr title="Walter M. Anderson">WMA</abbr>), pp. 494–497.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1981-CoxCLP.html">SOSP-1981-CoxCLP</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Unified Model and Implementation for Interprocess Communication in a Multiprocessor Environment (<abbr title="George W. Cox">GWC</abbr>, <abbr title="William M. Corwin">WMC</abbr>, <abbr title="Konrad K. Lai">KKL</abbr>, <abbr title="Fred J. Pollack">FJP</abbr>), pp. 125–126.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1981-KahnCDDHHMP.html">SOSP-1981-KahnCDDHHMP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>iMAX: A Multiprocessor Operating System for an Object-Based Computer (<abbr title="Kevin C. Kahn">KCK</abbr>, <abbr title="William M. Corwin">WMC</abbr>, <abbr title="T. Don Dennis">TDD</abbr>, <abbr title="Herman D'Hooge">HD</abbr>, <abbr title="David E. Hubka">DEH</abbr>, <abbr title="Linda A. Hutchins">LAH</abbr>, <abbr title="John T. Montague">JTM</abbr>, <abbr title="Fred J. Pollack">FJP</abbr>), pp. 127–136.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1979-JonesCDSV.html">SOSP-1979-JonesCDSV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>StarOS, a Multiprocessor Operating System for the Support of Task Forces (<abbr title="Anita K. Jones">AKJ</abbr>, <abbr title="Robert J. Chansler Jr.">RJCJ</abbr>, <abbr title="Ivor Durham">ID</abbr>, <abbr title="Karsten Schwan">KS</abbr>, <abbr title="Steven R. Vegdahl">SRV</abbr>), pp. 117–127.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1973-Walther.html">SOSP-1973-Walther</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiprocessor Self Diagnosis, Surgery, and Recovery in Air Traffic Control (<abbr title="W. Walther">WW</abbr>), pp. 38–44.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>