/** @file

  XHCI Controller Driver private structures

  Copyright (c) 2019-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved.

  SPDX-License-Identifier: BSD-2-Clause-Patent

**/

#ifndef XHCI_CONTROLLER_PRIVATE_H_
#define XHCI_CONTROLLER_PRIVATE_H_

#include <PiDxe.h>

#define NV_FIELD_MASK(x)                    (0xFFFFFFFFUL>>(31-((1 ? x)%32)+((0 ? x)%32)))
#define NV_FIELD_SHIFT(x)                   ((0 ? x)%32)

#ifndef _MK_ENUM_CONST
#define _MK_ENUM_CONST(_constant_)          (_constant_ ## UL)
#endif

#ifndef _MK_ADDR_CONST
#define _MK_ADDR_CONST(_constant_)          _constant_
#endif

#define NV_FIELD_SHIFTMASK(x) \
        (NV_FIELD_MASK(x) << (NV_FIELD_SHIFT(x)))

#define NV_DRF_DEF(d, r, f, c) \
        ((d##_##r##_0_##f##_##c) << NV_FIELD_SHIFT(d##_##r##_0_##f##_RANGE))

#define NV_FLD_SET_DRF_DEF(d, r, f, c, v) \
        (((v) & ~NV_FIELD_SHIFTMASK(d##_##r##_0_##f##_RANGE)) | \
        NV_DRF_DEF(d, r, f, c))

#define XUSB_CFG_1_0                        _MK_ADDR_CONST(0x00000004)
#define XUSB_CFG_1_0_MEMORY_SPACE_RANGE     1 : 1
#define XUSB_CFG_1_0_MEMORY_SPACE_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_1_0_MEMORY_SPACE_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_1_0_BUS_MASTER_RANGE       2 : 2
#define XUSB_CFG_1_0_BUS_MASTER_DISABLED    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_1_0_BUS_MASTER_ENABLED     _MK_ENUM_CONST(0x00000001)

#define XUSB_CFG_4_0                        _MK_ADDR_CONST(0x00000010)

#define XUSB_CFG_7_0                        _MK_ADDR_CONST(0x0000001C)

#define XUSB_OP_USBSTS                      _MK_ADDR_CONST(0x00000004)
#define USBSTS_CNR                          (1 << 11)
#define USBSTS_HCE                          (1 << 12)

#define XUSB_BASE_ADDR_SHIFT                15
#define XUSB_BASE_ADDR_MASK                 0x1ffff

#define XUSB_T194_BASE_ADDR_SHIFT           18
#define XUSB_T194_BASE_ADDR_MASK            0x3fff

#define XUSB_T234_BASE2_ADDR_SHIFT          16
#define XUSB_T234_BASE2_ADDR_MASK           0xffff

/* Stores Platform Specific Information */
typedef struct {
  UINT32 Cfg4AddrShift;
  UINT32 Cfg4AddrMask;
  UINT32 Cfg7AddrShift;
  UINT32 Cfg7AddrMask;
  EFI_PHYSICAL_ADDRESS BaseAddress;
  EFI_PHYSICAL_ADDRESS CfgAddress;
  EFI_PHYSICAL_ADDRESS Base2Address;
} TEGRA_XUSB_SOC;

TEGRA_XUSB_SOC Tegra186Soc = {
  .Cfg4AddrShift = XUSB_BASE_ADDR_SHIFT,
  .Cfg4AddrMask = XUSB_BASE_ADDR_MASK,
};

TEGRA_XUSB_SOC Tegra194Soc = {
  .Cfg4AddrShift = XUSB_T194_BASE_ADDR_SHIFT,
  .Cfg4AddrMask = XUSB_T194_BASE_ADDR_MASK,
};

TEGRA_XUSB_SOC Tegra234Soc = {
  .Cfg4AddrShift = XUSB_BASE_ADDR_SHIFT,
  .Cfg4AddrMask = XUSB_BASE_ADDR_MASK,
  .Cfg7AddrShift = XUSB_T234_BASE2_ADDR_SHIFT,
  .Cfg7AddrMask = XUSB_T234_BASE2_ADDR_MASK,
};

#define XHCICONTROLLER_SIGNATURE SIGNATURE_32('X','H','C','I')
typedef struct {
  UINT32                           Signature;
  NVIDIA_XHCICONTROLLER_PROTOCOL   XhciControllerProtocol;
  TEGRA_XUSB_SOC                   *XusbSoc;
  EFI_HANDLE                       ImageHandle;
  NVIDIA_USBPADCTL_PROTOCOL        *mUsbPadCtlProtocol;
  NVIDIA_USBFW_PROTOCOL            *mUsbFwProtocol;
} XHCICONTROLLER_DXE_PRIVATE;
#define XHCICONTROLLER_PRIVATE_DATA_FROM_THIS(a) CR(a, XHCICONTROLLER_DXE_PRIVATE, XhciControllerProtocol, XHCICONTROLLER_SIGNATURE)

#endif /* XHCI_CONTROLLER_PRIVATE_H_ */
