/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : V-2023.12-SP5
// Date      : Thu Apr 24 06:28:42 2025
/////////////////////////////////////////////////////////////


module Decode ( clk, rst, pc_curr, pc_inst, pc_next, flags, 
        IF_ID_predicted_target, MEM_WB_RegWrite, MEM_WB_reg_rd, RegWriteData, 
        EX_signals, MEM_signals, WB_signals, is_branch, is_BR, actual_taken, 
        wen_BHT, branch_target, wen_BTB, actual_target, update_PC );
  input [15:0] pc_curr;
  input [15:0] pc_inst;
  input [15:0] pc_next;
  input [2:0] flags;
  input [15:0] IF_ID_predicted_target;
  input [3:0] MEM_WB_reg_rd;
  input [15:0] RegWriteData;
  output [62:0] EX_signals;
  output [17:0] MEM_signals;
  output [7:0] WB_signals;
  output [15:0] branch_target;
  output [15:0] actual_target;
  input clk, rst, MEM_WB_RegWrite;
  output is_branch, is_BR, actual_taken, wen_BHT, wen_BTB, update_PC;
  wire   \iRF/iREGISTER[0]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[0]/iDFF/n3 ,
         \iRF/iREGISTER[0]/iBIT_CELL[0]/iDFF/n2 ,
         \iRF/iREGISTER[0]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[0]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[0]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[0]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[1]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[1]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[1]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[2]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[2]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[2]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[3]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[3]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[3]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[4]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[4]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[4]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[5]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[5]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[5]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[6]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[6]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[6]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[7]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[7]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[7]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[8]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[8]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[8]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[9]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[9]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[9]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[10]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[10]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[10]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[11]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[11]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[11]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[12]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[12]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[12]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[13]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[13]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[13]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[14]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[14]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[14]/iBIT_CELL[15]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[0]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[0]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[0]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[1]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[1]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[1]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[2]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[2]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[2]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[3]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[3]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[3]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[4]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[4]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[4]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[5]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[5]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[5]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[6]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[6]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[6]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[7]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[7]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[7]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[8]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[8]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[8]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[9]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[9]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[9]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[10]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[10]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[10]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[11]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[11]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[11]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[12]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[12]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[12]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[13]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[13]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[13]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[14]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[14]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[14]/iDFF/n4 ,
         \iRF/iREGISTER[15]/iBIT_CELL[15]/Q_output ,
         \iRF/iREGISTER[15]/iBIT_CELL[15]/iDFF/n5 ,
         \iRF/iREGISTER[15]/iBIT_CELL[15]/iDFF/n4 , n89, n90, n92, n93, n94,
         n95, n96, n97, n99, n100, n101, n102, n103, n104, n105, n106, n107,
         n108, n110, n111, n115, n117, n118, n119, n120, n121, n123, n124,
         n126, n129, n131, n133, n134, n135, n136, n137, n139, n141, n142,
         n143, n144, n145, n147, n148, n149, n150, n151, n152, n153, n154,
         n155, n156, n157, n158, n159, n160, n161, n162, n163, n164, n165,
         n166, n167, n168, n169, n170, n171, n172, n173, n174, n175, n176,
         n177, n178, n179, n180, n182, n183, n184, n185, n186, n188, n189,
         n191, n195, n196, n197, n198, n199, n200, n201, n202, n203, n204,
         n205, n206, n207, n208, n209, n210, n211, n212, n213, n214, n215,
         n216, n217, n218, n219, n220, n221, n222, n226, n227, n228, n230,
         n231, n232, n233, n234, n235, n236, n237, n238, n239, n240, n241,
         n242, n243, n244, n245, n247, n248, n249, n250, n251, n253, n254,
         n257, n259, n260, n262, n263, n264, n265, n266, n267, n268, n269,
         n270, n271, n272, n273, n274, n275, n276, n277, n278, n279, n281,
         n282, n283, n285, n286, n287, n288, n289, n290, n291, n292, n293,
         n294, n295, n296, n297, n298, n299, n300, n301, n302, n303, n304,
         n305, n306, n307, n308, n309, n310, n311, n312, n313, n314, n315,
         n316, n317, n318, n319, n320, n322, n323, n324, n325, n326, n327,
         n328, n329, n330, n331, n332, n333, n334, n335, n336, n337, n338,
         n339, n340, n341, n342, n343, n344, n345, n346, n347, n348, n349,
         n350, n351, n352, n353, n354, n355, n356, n357, n358, n359, n360,
         n361, n362, n363, n364, n365, n366, n367, n368, n369, n370, n371,
         n372, n374, n375, n376, n377, n378, n379, n380, n381, n382, n383,
         n384, n385, n387, n388, n389, n390, n391, n392, n393, n394, n395,
         n396, n397, n398, n399, n400, n401, n402, n403, n404, n405, n406,
         n407, n408, n409, n410, n411, n412, n413, n414, n415, n416, n417,
         n418, n419, n420, n421, n422, n424, n426, n427, n428, n429, n430,
         n431, n432, n433, n434, n435, n436, n437, n438, n439, n440, n441,
         n442, n443, n444, n445, n446, n447, n448, n449, n450, n451, n452,
         n453, n454, n455, n456, n457, n458, n459, n460, n461, n462, n463,
         n464, n465, n466, n467, n468, n469, n470, n471, n472, n473, n474,
         n475, n476, n477, n478, n479, n480, n481, n482, n483, n484, n485,
         n486, n487, n488, n489, n490, n491, n492, n493, n494, n495, n496,
         n497, n498, n499, n500, n501, n502, n503, n504, n505, n506, n507,
         n508, n509, n510, n511, n512, n513, n514, n515, n516, n517, n518,
         n519, n520, n521, n522, n523, n524, n525, n526, n527, n528, n529,
         n530, n531, n532, n533, n534, n535, n536, n537, n538, n539, n540,
         n541, n542, n543, n544, n545, n546, n547, n548, n549, n550, n551,
         n552, n553, n554, n555, n556, n557, n558, n559, n560, n561, n562,
         n563, n564, n565, n566, n567, n568, n569, n570, n571, n572, n573,
         n574, n575, n576, n577, n578, n579, n580, n581, n582, n583, n584,
         n585, n586, n587, n588, n589, n590, n591, n592, n593, n594, n595,
         n596, n597, n598, n599, n600, n601, n602, n603, n604, n605, n606,
         n607, n608, n609, n610, n611, n612, n613, n614, n615, n616, n617,
         n618, n619, n620, n621, n622, n623, n624, n625, n626, n627, n628,
         n629, n630, n631, n632, n633, n634, n635, n636, n637, n638, n639,
         n640, n641, n642, n643, n644, n645, n646, n647, n648, n649, n650,
         n651, n652, n653, n654, n655, n656, n657, n658, n659, n660, n661,
         n662, n663, n664, n665, n666, n667, n668, n669, net10843, net10842,
         net10857, net10866, net10971, net10995, net11001, net11007, net11013,
         net11019, net11025, net11061, net11059, net11057, net11243, net11257,
         net11260, net11264, net11277, net11303, net11316, net11325, net11329,
         net11334, net11354, net11353, net11362, n423, n284, n128, net11255,
         n425, n280, n127, \SrcReg2[2] , n670, n671, n672, n673, n674, n675,
         n676, n677, n678, n679, n680, n681, n682, n683, n684, n685, n686,
         n687, n688, n689, n690, n691, n692, n693, n695, n696, n697, n698,
         n699, n700, n701, n702, n703, n704, n705, n706, n707, n708, n709,
         n710, n711, n712, n713, n714, n715, n716, n717, n718, n719, n720,
         n721, n722, n723, n724, n725, n726, n727, n728, n729, n730, n731,
         n732, n733, n734, n735, n737, n738, n739, n740, n741, n742, n743,
         n744, n745, n746, n747, n748, n749, n750, n751, n752, n753, n754,
         n755, n756, n757, n758, n759, n760, n761, n762, n763, n764, n765,
         n766, n767, n768, n769, n770, n771, n772, n796, n797, n798, n799,
         n800, n801;
  wire   [3:0] SrcReg1;
  wire   [3:0] SrcReg2;
  wire   [15:0] \iRF/ReadData2 ;
  wire   [15:0] \iRF/ReadData1 ;
  wire   [7:0] \iRF/iREAD_2/Wordline_second ;
  assign EX_signals[62] = SrcReg1[3];
  assign EX_signals[61] = SrcReg1[2];
  assign EX_signals[60] = SrcReg1[1];
  assign EX_signals[59] = SrcReg1[0];
  assign EX_signals[58] = SrcReg2[3];
  assign EX_signals[24] = net10842;
  assign EX_signals[23] = net10857;
  assign EX_signals[9] = net10971;
  assign WB_signals[4] = net10995;
  assign WB_signals[5] = net11001;
  assign WB_signals[6] = net11007;
  assign WB_signals[7] = net11013;
  assign EX_signals[25] = net11019;
  assign EX_signals[26] = net11025;
  assign EX_signals[3] = net11061;
  assign is_BR = net11059;
  assign EX_signals[55] = net11325;
  assign EX_signals[57] = net11329;
  assign EX_signals[56] = net11334;
  assign EX_signals[5] = net11354;

  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[0]/iDFF/n2 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[0]/iDFF/n3 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[0]/iDFF/n3 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[0]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[1]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[2]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[3]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[4]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[5]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[6]/Q_output ) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[7]/Q_output ), .EN(n680), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[7]/Q_output ) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[8]/Q_output ), .EN(n680), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[8]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[9]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[10]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[11]/Q_output ) );
  TNBUFFX32_LVT \iRF/iREGISTER[0]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[12]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[12]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[13]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[14]/Q_output ) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[15]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[0]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[0]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[0]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[0]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[0]/iBIT_CELL[15]/Q_output ) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[0]/Q_output ), .QN(n430) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[1]/Q_output ), .QN(n431) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[2]/Q_output ), .QN(n432) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[3]/Q_output ), .QN(n433) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[4]/Q_output ), .QN(n434) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[5]/Q_output ), .QN(n435) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[6]/Q_output ), .QN(n436) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[7]/Q_output ), .EN(n703), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[7]/Q_output ), .QN(n437) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[8]/Q_output ), .EN(n703), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[8]/Q_output ), .QN(n438) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[9]/Q_output ), .QN(n439) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[10]/Q_output ), .QN(n440) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[11]/Q_output ), .QN(n441) );
  TNBUFFX32_LVT \iRF/iREGISTER[1]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[12]/Q_output ), .EN(n99), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[12]/Q_output ), .QN(n442) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[13]/Q_output ), .QN(n443) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[14]/Q_output ), .QN(n444) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[15]/Q_output ), .EN(n703), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[1]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[1]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[1]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[1]/iBIT_CELL[15]/Q_output ), .QN(n445) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[0]/Q_output ), .QN(n446) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[1]/Q_output ), .QN(n447) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[2]/Q_output ), .QN(n448) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[3]/Q_output ), .QN(n449) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[4]/Q_output ), .QN(n450) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[5]/Q_output ), .QN(n451) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[6]/Q_output ), .QN(n452) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[7]/Q_output ), .EN(n704), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[7]/Q_output ), .QN(n453) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[8]/Q_output ), .EN(n704), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[8]/Q_output ), .QN(n454) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[9]/Q_output ), .QN(n455) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[10]/Q_output ), .QN(n456) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[11]/Q_output ), .QN(n457) );
  TNBUFFX32_LVT \iRF/iREGISTER[2]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[12]/Q_output ), .EN(n96), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[12]/Q_output ), .QN(n458) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[13]/Q_output ), .QN(n459) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[14]/Q_output ), .QN(n460) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[15]/Q_output ), .EN(n704), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[2]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[2]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[2]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[2]/iBIT_CELL[15]/Q_output ), .QN(n461) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[0]/Q_output ), .QN(n462) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[1]/Q_output ), .QN(n463) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[2]/Q_output ), .QN(n464) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[3]/Q_output ), .QN(n465) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[4]/Q_output ), .QN(n466) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[5]/Q_output ), .QN(n467) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[6]/Q_output ), .QN(n468) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[7]/Q_output ), .EN(n698), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[7]/Q_output ), .QN(n469) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[8]/Q_output ), .EN(n698), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[8]/Q_output ), .QN(n470) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[9]/Q_output ), .QN(n471) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[10]/Q_output ), .QN(n472) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[11]/Q_output ), .QN(n473) );
  TNBUFFX32_LVT \iRF/iREGISTER[3]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[12]/Q_output ), .EN(n97), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[12]/Q_output ), .QN(n474) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[13]/Q_output ), .QN(n475) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[14]/Q_output ), .QN(n476) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[15]/Q_output ), .EN(n698), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[3]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[3]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[3]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[3]/iBIT_CELL[15]/Q_output ), .QN(n477) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[0]/Q_output ), .QN(n478) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[1]/Q_output ), .QN(n479) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[2]/Q_output ), .QN(n480) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[3]/Q_output ), .QN(n481) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[4]/Q_output ), .QN(n482) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[5]/Q_output ), .QN(n483) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[6]/Q_output ), .QN(n484) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[7]/Q_output ), .EN(n688), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[7]/Q_output ), .QN(n485) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[8]/Q_output ), .EN(n688), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[8]/Q_output ), .QN(n486) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[9]/Q_output ), .QN(n487) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[10]/Q_output ), .QN(n488) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[11]/Q_output ), .QN(n489) );
  TNBUFFX32_LVT \iRF/iREGISTER[4]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[12]/Q_output ), .EN(n105), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[12]/Q_output ), .QN(n490) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[13]/Q_output ), .QN(n491) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[14]/Q_output ), .QN(n492) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[15]/Q_output ), .EN(n105), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[4]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[4]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[4]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[4]/iBIT_CELL[15]/Q_output ), .QN(n493) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[0]/Q_output ), .QN(n494) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[1]/Q_output ), .QN(n495) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[2]/Q_output ), .QN(n496) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[3]/Q_output ), .QN(n497) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[4]/Q_output ), .QN(n498) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[5]/Q_output ), .QN(n499) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[6]/Q_output ), .QN(n500) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[7]/Q_output ), .EN(n716), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[7]/Q_output ), .QN(n501) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[8]/Q_output ), .EN(n106), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[8]/Q_output ), .QN(n502) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[9]/Q_output ), .QN(n503) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[10]/Q_output ), .QN(n504) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[11]/Q_output ), .QN(n505) );
  TNBUFFX32_LVT \iRF/iREGISTER[5]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[12]/Q_output ), .EN(n106), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[12]/Q_output ), .QN(n506) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[13]/Q_output ), .QN(n507) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[14]/Q_output ), .QN(n508) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[15]/Q_output ), .EN(n106), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[5]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[5]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[5]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[5]/iBIT_CELL[15]/Q_output ), .QN(n509) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[0]/Q_output ), .QN(n510) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[1]/Q_output ), .QN(n511) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[2]/Q_output ), .QN(n512) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[3]/Q_output ), .QN(n513) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[4]/Q_output ), .QN(n514) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[5]/Q_output ), .QN(n515) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[6]/Q_output ), .QN(n516) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[7]/Q_output ), .EN(n687), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[7]/Q_output ), .QN(n517) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[8]/Q_output ), .EN(n687), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[8]/Q_output ), .QN(n518) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[9]/Q_output ), .QN(n519) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[10]/Q_output ), .QN(n520) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[11]/Q_output ), .QN(n521) );
  TNBUFFX32_LVT \iRF/iREGISTER[6]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[12]/Q_output ), .EN(n107), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[12]/Q_output ), .QN(n522) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[13]/Q_output ), .QN(n523) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[14]/Q_output ), .QN(n524) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[15]/Q_output ), .EN(n107), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[6]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[6]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[6]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[6]/iBIT_CELL[15]/Q_output ), .QN(n525) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[0]/Q_output ), .QN(n526) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[1]/Q_output ), .QN(n527) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[2]/Q_output ), .QN(n528) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[3]/Q_output ), .QN(n529) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[4]/Q_output ), .QN(n530) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[5]/Q_output ), .QN(n531) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[6]/Q_output ), .QN(n532) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[7]/Q_output ), .EN(n683), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[7]/Q_output ), .QN(n533) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[8]/Q_output ), .EN(n683), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[8]/Q_output ), .QN(n534) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[9]/Q_output ), .QN(n535) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[10]/Q_output ), .QN(n536) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[11]/Q_output ), .QN(n537) );
  TNBUFFX32_LVT \iRF/iREGISTER[7]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[12]/Q_output ), .EN(n108), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[12]/Q_output ), .QN(n538) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[13]/Q_output ), .QN(n539) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[14]/Q_output ), .QN(n540) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[15]/Q_output ), .EN(n108), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[7]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[7]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[7]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[7]/iBIT_CELL[15]/Q_output ), .QN(n541) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[0]/Q_output ), .QN(n542) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[1]/Q_output ), .QN(n543) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[2]/Q_output ), .QN(n544) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[3]/Q_output ), .QN(n545) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[4]/Q_output ), .QN(n546) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[5]/Q_output ), .QN(n547) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[6]/Q_output ), .QN(n548) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[7]/Q_output ), .EN(n709), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[7]/Q_output ), .QN(n549) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[8]/Q_output ), .EN(n709), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[8]/Q_output ), .QN(n550) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[9]/Q_output ), .QN(n551) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[10]/Q_output ), .QN(n552) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[11]/Q_output ), .QN(n553) );
  TNBUFFX32_LVT \iRF/iREGISTER[8]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[12]/Q_output ), .EN(n100), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[12]/Q_output ), .QN(n554) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[13]/Q_output ), .QN(n555) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[14]/Q_output ), .QN(n556) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[15]/Q_output ), .EN(n709), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[8]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[8]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[8]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[8]/iBIT_CELL[15]/Q_output ), .QN(n557) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[0]/Q_output ), .QN(n558) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[1]/Q_output ), .QN(n559) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[2]/Q_output ), .QN(n560) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[3]/Q_output ), .QN(n561) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[4]/Q_output ), .QN(n562) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[5]/Q_output ), .QN(n563) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[6]/Q_output ), .QN(n564) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[7]/Q_output ), .EN(n711), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[7]/Q_output ), .QN(n565) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[8]/Q_output ), .EN(n711), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[8]/Q_output ), .QN(n566) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[9]/Q_output ), .QN(n567) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[10]/Q_output ), .QN(n568) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[11]/Q_output ), .QN(n569) );
  TNBUFFX32_LVT \iRF/iREGISTER[9]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[12]/Q_output ), .EN(n101), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[12]/Q_output ), .QN(n570) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[13]/Q_output ), .QN(n571) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[14]/Q_output ), .QN(n572) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[15]/Q_output ), .EN(n711), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[9]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[9]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[9]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[9]/iBIT_CELL[15]/Q_output ), .QN(n573) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[0]/Q_output ), .QN(n574) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[1]/Q_output ), .QN(n575) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[2]/Q_output ), .QN(n576) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[3]/Q_output ), .QN(n577) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[4]/Q_output ), .QN(n578) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[5]/Q_output ), .QN(n579) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[6]/Q_output ), .QN(n580) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[7]/Q_output ), .EN(n712), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[7]/Q_output ), .QN(n581) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[8]/Q_output ), .EN(n712), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[8]/Q_output ), .QN(n582) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[9]/Q_output ), .QN(n583) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[10]/Q_output ), .QN(n584) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[11]/Q_output ), .QN(n585) );
  TNBUFFX32_LVT \iRF/iREGISTER[10]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[12]/Q_output ), .EN(n103), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[12]/Q_output ), .QN(n586) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[13]/Q_output ), .QN(n587) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[14]/Q_output ), .QN(n588) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[15]/Q_output ), .EN(n712), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[10]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[10]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[10]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[10]/iBIT_CELL[15]/Q_output ), .QN(n589) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[0]/Q_output ), .QN(n590) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[1]/Q_output ), .QN(n591) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[2]/Q_output ), .QN(n592) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[3]/Q_output ), .QN(n593) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[4]/Q_output ), .QN(n594) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[5]/Q_output ), .QN(n595) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[6]/Q_output ), .QN(n596) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[7]/Q_output ), .EN(n710), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[7]/Q_output ), .QN(n597) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[8]/Q_output ), .EN(n710), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[8]/Q_output ), .QN(n598) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[9]/Q_output ), .QN(n599) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[10]/Q_output ), .QN(n600) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[11]/Q_output ), .QN(n601) );
  TNBUFFX32_LVT \iRF/iREGISTER[11]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[12]/Q_output ), .EN(n102), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[12]/Q_output ), .QN(n602) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[13]/Q_output ), .QN(n603) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[14]/Q_output ), .QN(n604) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[15]/Q_output ), .EN(n710), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[11]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[11]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[11]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[11]/iBIT_CELL[15]/Q_output ), .QN(n605) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[0]/Q_output ), .QN(n606) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[1]/Q_output ), .QN(n607) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[2]/Q_output ), .QN(n608) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[3]/Q_output ), .QN(n609) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[4]/Q_output ), .QN(n610) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[5]/Q_output ), .QN(n611) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[6]/Q_output ), .QN(n612) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[7]/Q_output ), .EN(n691), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[7]/Q_output ), .QN(n613) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[8]/Q_output ), .EN(n691), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[8]/Q_output ), .QN(n614) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[9]/Q_output ), .QN(n615) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[10]/Q_output ), .QN(n616) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[11]/Q_output ), .QN(n617) );
  TNBUFFX32_LVT \iRF/iREGISTER[12]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[12]/Q_output ), .EN(n92), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[12]/Q_output ), .QN(n618) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[13]/Q_output ), .QN(n619) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[14]/Q_output ), .QN(n620) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[15]/Q_output ), .EN(n92), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[12]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[12]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[12]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[12]/iBIT_CELL[15]/Q_output ), .QN(n621) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[0]/Q_output ), .QN(n622) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[1]/Q_output ), .QN(n623) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[2]/Q_output ), .QN(n624) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[3]/Q_output ), .QN(n625) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[4]/Q_output ), .QN(n626) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[5]/Q_output ), .QN(n627) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[6]/Q_output ), .QN(n628) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[7]/Q_output ), .EN(n685), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[7]/Q_output ), .QN(n629) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[8]/Q_output ), .EN(n685), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[8]/Q_output ), .QN(n630) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[9]/Q_output ), .QN(n631) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[10]/Q_output ), .QN(n632) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[11]/Q_output ), .QN(n633) );
  TNBUFFX32_LVT \iRF/iREGISTER[13]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[12]/Q_output ), .EN(n94), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[12]/Q_output ), .QN(n634) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[13]/Q_output ), .QN(n635) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[14]/Q_output ), .QN(n636) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[15]/Q_output ), .EN(n94), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[13]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[13]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[13]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[13]/iBIT_CELL[15]/Q_output ), .QN(n637) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[0]/Q_output ), .QN(n638) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[1]/Q_output ), .QN(n639) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[2]/Q_output ), .QN(n640) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[3]/Q_output ), .QN(n641) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[4]/Q_output ), .QN(n642) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[5]/Q_output ), .QN(n643) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[6]/Q_output ), .QN(n644) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[7]/Q_output ), .EN(n689), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[7]/Q_output ), .QN(n645) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[8]/Q_output ), .EN(n689), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[8]/Q_output ), .QN(n646) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[9]/Q_output ), .QN(n647) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[10]/Q_output ), .QN(n648) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[11]/Q_output ), .QN(n649) );
  TNBUFFX32_LVT \iRF/iREGISTER[14]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[12]/Q_output ), .EN(n93), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[12]/Q_output ), .QN(n650) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[13]/Q_output ), .QN(n651) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[14]/Q_output ), .QN(n652) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[15]/Q_output ), .EN(n93), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[14]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[14]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[14]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[14]/iBIT_CELL[15]/Q_output ), .QN(n653) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[0]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[0]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[0]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[0]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[0]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[0]/Q_output ), .QN(n654) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[1]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[1]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[1]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[1]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[1]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[1]/Q_output ), .QN(n655) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[2]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[2]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[2]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[2]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[2]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[2]/Q_output ), .QN(n656) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[3]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[3]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[3]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[3]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[3]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[3]/Q_output ), .QN(n657) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[4]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[4]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[4]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[4]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[4]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[4]/Q_output ), .QN(n658) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[5]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[5]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[5]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[5]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[5]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[5]/Q_output ), .QN(n659) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[6]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[6]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[6]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[6]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[6]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[6]/Q_output ), .QN(n660) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[7]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[7]/Q_output ), .EN(n682), .Y(
        \iRF/ReadData1 [7]) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[7]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[7]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[7]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[7]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[7]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[7]/Q_output ), .QN(n661) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[8]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[8]/Q_output ), .EN(n682), .Y(
        \iRF/ReadData1 [8]) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[8]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[8]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[8]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[8]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[8]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[8]/Q_output ), .QN(n662) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[9]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[9]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[9]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[9]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[9]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[9]/Q_output ), .QN(n663) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[10]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[10]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[10]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[10]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[10]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[10]/Q_output ), .QN(n664) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[11]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[11]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[11]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[11]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[11]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[11]/Q_output ), .QN(n665) );
  TNBUFFX32_LVT \iRF/iREGISTER[15]/iBIT_CELL[12]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[12]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [12]) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[12]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[12]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[12]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[12]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[12]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[12]/Q_output ), .QN(n666) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[13]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[13]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[13]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[13]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[13]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[13]/Q_output ), .QN(n667) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[14]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[14]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[14]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[14]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[14]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[14]/Q_output ), .QN(n668) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[15]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[15]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [15]) );
  NOR2X0_LVT \iRF/iREGISTER[15]/iBIT_CELL[15]/iDFF/U3  ( .A1(rst), .A2(
        \iRF/iREGISTER[15]/iBIT_CELL[15]/iDFF/n5 ), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[15]/iDFF/n4 ) );
  DFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[15]/iDFF/state_reg  ( .D(
        \iRF/iREGISTER[15]/iBIT_CELL[15]/iDFF/n4 ), .CLK(clk), .Q(
        \iRF/iREGISTER[15]/iBIT_CELL[15]/Q_output ), .QN(n669) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[0]/Q_output ), .EN(n680), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[1]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[2]/Q_output ), .EN(n766), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[3]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[4]/Q_output ), .EN(n680), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[5]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[9]/Q_output ), .EN(n680), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[11]/Q_output ), .EN(n680), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[13]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[0]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[14]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[0]/Q_output ), .EN(n703), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[1]/Q_output ), .EN(n703), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[2]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[3]/Q_output ), .EN(n99), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[4]/Q_output ), .EN(n99), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[5]/Q_output ), .EN(n99), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[9]/Q_output ), .EN(n703), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[11]/Q_output ), .EN(n703), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[13]/Q_output ), .EN(n99), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[1]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[14]/Q_output ), .EN(n703), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[0]/Q_output ), .EN(n704), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[1]/Q_output ), .EN(n704), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[2]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[3]/Q_output ), .EN(n96), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[4]/Q_output ), .EN(n96), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[5]/Q_output ), .EN(n96), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[9]/Q_output ), .EN(n704), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[11]/Q_output ), .EN(n704), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[13]/Q_output ), .EN(n96), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[2]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[14]/Q_output ), .EN(n704), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[0]/Q_output ), .EN(n698), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[1]/Q_output ), .EN(n698), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[2]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[3]/Q_output ), .EN(n97), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[4]/Q_output ), .EN(n97), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[5]/Q_output ), .EN(n97), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[9]/Q_output ), .EN(n698), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[11]/Q_output ), .EN(n698), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[13]/Q_output ), .EN(n97), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[3]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[14]/Q_output ), .EN(n698), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[0]/Q_output ), .EN(n688), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[1]/Q_output ), .EN(n105), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[2]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[3]/Q_output ), .EN(n688), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[4]/Q_output ), .EN(n688), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[5]/Q_output ), .EN(n688), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[9]/Q_output ), .EN(n688), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[11]/Q_output ), .EN(n688), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[13]/Q_output ), .EN(n105), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[4]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[14]/Q_output ), .EN(n105), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[0]/Q_output ), .EN(n716), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[1]/Q_output ), .EN(n106), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[2]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[3]/Q_output ), .EN(n716), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[4]/Q_output ), .EN(n106), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[5]/Q_output ), .EN(n106), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[9]/Q_output ), .EN(n716), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[11]/Q_output ), .EN(n716), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[13]/Q_output ), .EN(n716), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[5]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[14]/Q_output ), .EN(n106), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[0]/Q_output ), .EN(n687), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[1]/Q_output ), .EN(n107), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[2]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[3]/Q_output ), .EN(n687), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[4]/Q_output ), .EN(n687), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[5]/Q_output ), .EN(n687), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[9]/Q_output ), .EN(n687), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[11]/Q_output ), .EN(n687), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[13]/Q_output ), .EN(n107), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[6]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[14]/Q_output ), .EN(n107), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[0]/Q_output ), .EN(n683), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[1]/Q_output ), .EN(n108), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[2]/Q_output ), .EN(n115), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[3]/Q_output ), .EN(n683), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[4]/Q_output ), .EN(n683), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[5]/Q_output ), .EN(n683), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[9]/Q_output ), .EN(n683), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[11]/Q_output ), .EN(n683), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[13]/Q_output ), .EN(n108), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[7]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[14]/Q_output ), .EN(n108), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[0]/Q_output ), .EN(n709), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[1]/Q_output ), .EN(n709), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[2]/Q_output ), .EN(n762), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[3]/Q_output ), .EN(n100), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[4]/Q_output ), .EN(n709), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[5]/Q_output ), .EN(n100), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[9]/Q_output ), .EN(n709), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[11]/Q_output ), .EN(n709), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[13]/Q_output ), .EN(n100), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[8]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[14]/Q_output ), .EN(n100), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[0]/Q_output ), .EN(n711), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[1]/Q_output ), .EN(n711), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[2]/Q_output ), .EN(n763), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[3]/Q_output ), .EN(n101), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[4]/Q_output ), .EN(n711), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[5]/Q_output ), .EN(n101), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[9]/Q_output ), .EN(n711), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[11]/Q_output ), .EN(n711), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[13]/Q_output ), .EN(n101), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[9]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[14]/Q_output ), .EN(n101), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[0]/Q_output ), .EN(n712), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[1]/Q_output ), .EN(n712), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[2]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[3]/Q_output ), .EN(n103), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[4]/Q_output ), .EN(n712), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[5]/Q_output ), .EN(n103), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[9]/Q_output ), .EN(n712), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[11]/Q_output ), .EN(n712), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[13]/Q_output ), .EN(n103), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[10]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[14]/Q_output ), .EN(n103), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[0]/Q_output ), .EN(n710), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[1]/Q_output ), .EN(n710), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[2]/Q_output ), .EN(n764), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[3]/Q_output ), .EN(n102), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[4]/Q_output ), .EN(n710), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[5]/Q_output ), .EN(n102), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[9]/Q_output ), .EN(n710), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[11]/Q_output ), .EN(n710), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[13]/Q_output ), .EN(n102), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[11]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[14]/Q_output ), .EN(n102), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[0]/Q_output ), .EN(n691), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[1]/Q_output ), .EN(n92), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[2]/Q_output ), .EN(n761), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[3]/Q_output ), .EN(n691), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[4]/Q_output ), .EN(n691), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[5]/Q_output ), .EN(n691), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[9]/Q_output ), .EN(n691), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[11]/Q_output ), .EN(n691), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[13]/Q_output ), .EN(n92), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[12]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[14]/Q_output ), .EN(n92), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[0]/Q_output ), .EN(n685), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[1]/Q_output ), .EN(n94), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[2]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[3]/Q_output ), .EN(n685), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[4]/Q_output ), .EN(n685), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[5]/Q_output ), .EN(n685), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[9]/Q_output ), .EN(n685), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[11]/Q_output ), .EN(n685), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[13]/Q_output ), .EN(n94), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[13]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[14]/Q_output ), .EN(n94), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[0]/Q_output ), .EN(n689), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[1]/Q_output ), .EN(n93), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[2]/Q_output ), .EN(net11303), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[3]/Q_output ), .EN(n689), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[4]/Q_output ), .EN(n689), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[5]/Q_output ), .EN(n689), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[9]/Q_output ), .EN(n689), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[11]/Q_output ), .EN(n689), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[13]/Q_output ), .EN(n93), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[14]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[14]/Q_output ), .EN(n93), .Y(
        \iRF/ReadData1 [14]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[0]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[0]/Q_output ), .EN(n682), .Y(
        \iRF/ReadData1 [0]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[1]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[1]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [1]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[2]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[2]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [2]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[3]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[3]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [3]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[4]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[4]/Q_output ), .EN(n682), .Y(
        \iRF/ReadData1 [4]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[5]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[5]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [5]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[9]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[9]/Q_output ), .EN(n682), .Y(
        \iRF/ReadData1 [9]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[11]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[11]/Q_output ), .EN(n682), .Y(
        \iRF/ReadData1 [11]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[13]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[13]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [13]) );
  TNBUFFX8_LVT \iRF/iREGISTER[15]/iBIT_CELL[14]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[14]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [14]) );
  AND2X1_LVT U226 ( .A1(n800), .A2(n201), .Y(wen_BTB) );
  NAND4X0_LVT U227 ( .A1(n206), .A2(n207), .A3(n208), .A4(n209), .Y(n205) );
  NAND4X0_LVT U228 ( .A1(n210), .A2(n211), .A3(n212), .A4(n213), .Y(n204) );
  NAND4X0_LVT U229 ( .A1(n214), .A2(n215), .A3(n216), .A4(n217), .Y(n203) );
  NAND4X0_LVT U230 ( .A1(n218), .A2(n219), .A3(n220), .A4(n221), .Y(n202) );
  AND2X1_LVT U231 ( .A1(n222), .A2(wen_BHT), .Y(update_PC) );
  OA221X1_LVT U235 ( .A1(actual_target[0]), .A2(n89), .A3(pc_curr[0]), .A4(
        n234), .A5(n235), .Y(n228) );
  AOI22X1_LVT U236 ( .A1(branch_target[0]), .A2(n801), .A3(n236), .A4(
        pc_next[0]), .Y(n234) );
  AO22X1_LVT U239 ( .A1(n567), .A2(n245), .A3(n179), .A4(n740), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U240 ( .A1(n566), .A2(n245), .A3(n179), .A4(n247), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U241 ( .A1(n565), .A2(n245), .A3(n179), .A4(n248), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U242 ( .A1(n564), .A2(n245), .A3(n179), .A4(n249), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U243 ( .A1(n563), .A2(n245), .A3(n179), .A4(n250), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U244 ( .A1(n562), .A2(n245), .A3(n179), .A4(n251), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U245 ( .A1(n561), .A2(n245), .A3(n179), .A4(n738), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U246 ( .A1(n560), .A2(n245), .A3(n179), .A4(n253), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U247 ( .A1(n559), .A2(n245), .A3(n179), .A4(n254), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U248 ( .A1(n573), .A2(n245), .A3(n179), .A4(n746), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U249 ( .A1(n572), .A2(n245), .A3(n179), .A4(n744), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U250 ( .A1(n571), .A2(n245), .A3(n179), .A4(n257), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U251 ( .A1(n570), .A2(n245), .A3(n179), .A4(n742), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U252 ( .A1(n569), .A2(n245), .A3(n179), .A4(n259), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U253 ( .A1(n568), .A2(n245), .A3(n179), .A4(n260), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U254 ( .A1(n558), .A2(n245), .A3(n179), .A4(n748), .Y(
        \iRF/iREGISTER[9]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U255 ( .A1(n551), .A2(n262), .A3(n178), .A4(n741), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U256 ( .A1(n550), .A2(n262), .A3(n178), .A4(n247), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U257 ( .A1(n549), .A2(n262), .A3(n178), .A4(n248), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U258 ( .A1(n548), .A2(n262), .A3(n178), .A4(n249), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U259 ( .A1(n547), .A2(n262), .A3(n178), .A4(n250), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U260 ( .A1(n546), .A2(n262), .A3(n178), .A4(n251), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U261 ( .A1(n545), .A2(n262), .A3(n178), .A4(n739), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U262 ( .A1(n544), .A2(n262), .A3(n178), .A4(n253), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U263 ( .A1(n543), .A2(n262), .A3(n178), .A4(n254), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U264 ( .A1(n557), .A2(n262), .A3(n178), .A4(n747), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U265 ( .A1(n556), .A2(n262), .A3(n178), .A4(n745), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U266 ( .A1(n555), .A2(n262), .A3(n178), .A4(n257), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U267 ( .A1(n554), .A2(n262), .A3(n178), .A4(n743), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U268 ( .A1(n553), .A2(n262), .A3(n178), .A4(n259), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U269 ( .A1(n552), .A2(n262), .A3(n178), .A4(n260), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U270 ( .A1(n542), .A2(n262), .A3(n178), .A4(n749), .Y(
        \iRF/iREGISTER[8]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U271 ( .A1(n535), .A2(n263), .A3(n168), .A4(n740), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U272 ( .A1(n534), .A2(n263), .A3(n168), .A4(n247), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U273 ( .A1(n533), .A2(n263), .A3(n168), .A4(n248), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U274 ( .A1(n532), .A2(n263), .A3(n168), .A4(n249), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U275 ( .A1(n531), .A2(n263), .A3(n168), .A4(n250), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U276 ( .A1(n530), .A2(n263), .A3(n168), .A4(n251), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U277 ( .A1(n529), .A2(n263), .A3(n168), .A4(n738), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U278 ( .A1(n528), .A2(n263), .A3(n168), .A4(n253), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U279 ( .A1(n527), .A2(n263), .A3(n168), .A4(n254), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U280 ( .A1(n541), .A2(n263), .A3(n168), .A4(n746), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U281 ( .A1(n540), .A2(n263), .A3(n168), .A4(n744), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U282 ( .A1(n539), .A2(n263), .A3(n168), .A4(n257), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U283 ( .A1(n538), .A2(n263), .A3(n168), .A4(n742), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U284 ( .A1(n537), .A2(n263), .A3(n168), .A4(n259), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U285 ( .A1(n536), .A2(n263), .A3(n168), .A4(n260), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U286 ( .A1(n526), .A2(n263), .A3(n168), .A4(n748), .Y(
        \iRF/iREGISTER[7]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U287 ( .A1(n519), .A2(n264), .A3(n167), .A4(n741), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U288 ( .A1(n518), .A2(n264), .A3(n167), .A4(n247), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U289 ( .A1(n517), .A2(n264), .A3(n167), .A4(n248), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U290 ( .A1(n516), .A2(n264), .A3(n167), .A4(n249), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U291 ( .A1(n515), .A2(n264), .A3(n167), .A4(n250), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U292 ( .A1(n514), .A2(n264), .A3(n167), .A4(n251), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U293 ( .A1(n513), .A2(n264), .A3(n167), .A4(n739), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U294 ( .A1(n512), .A2(n264), .A3(n167), .A4(n253), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U295 ( .A1(n511), .A2(n264), .A3(n167), .A4(n254), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U296 ( .A1(n525), .A2(n264), .A3(n167), .A4(n747), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U297 ( .A1(n524), .A2(n264), .A3(n167), .A4(n745), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U298 ( .A1(n523), .A2(n264), .A3(n167), .A4(n257), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U299 ( .A1(n522), .A2(n264), .A3(n167), .A4(n743), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U300 ( .A1(n521), .A2(n264), .A3(n167), .A4(n259), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U301 ( .A1(n520), .A2(n264), .A3(n167), .A4(n260), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U302 ( .A1(n510), .A2(n264), .A3(n167), .A4(n749), .Y(
        \iRF/iREGISTER[6]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U303 ( .A1(n503), .A2(n265), .A3(n165), .A4(n740), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U304 ( .A1(n502), .A2(n265), .A3(n165), .A4(n247), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U305 ( .A1(n501), .A2(n265), .A3(n165), .A4(n248), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U306 ( .A1(n500), .A2(n265), .A3(n165), .A4(n249), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U307 ( .A1(n499), .A2(n265), .A3(n165), .A4(n250), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U308 ( .A1(n498), .A2(n265), .A3(n165), .A4(n251), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U309 ( .A1(n497), .A2(n265), .A3(n165), .A4(n738), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U310 ( .A1(n496), .A2(n265), .A3(n165), .A4(n253), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U311 ( .A1(n495), .A2(n265), .A3(n165), .A4(n254), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U312 ( .A1(n509), .A2(n265), .A3(n165), .A4(n746), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U313 ( .A1(n508), .A2(n265), .A3(n165), .A4(n744), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U314 ( .A1(n507), .A2(n265), .A3(n165), .A4(n257), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U315 ( .A1(n506), .A2(n265), .A3(n165), .A4(n742), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U316 ( .A1(n505), .A2(n265), .A3(n165), .A4(n259), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U317 ( .A1(n504), .A2(n265), .A3(n165), .A4(n260), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U318 ( .A1(n494), .A2(n265), .A3(n165), .A4(n748), .Y(
        \iRF/iREGISTER[5]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U319 ( .A1(n487), .A2(n266), .A3(n166), .A4(n741), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U320 ( .A1(n486), .A2(n266), .A3(n166), .A4(n247), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U321 ( .A1(n485), .A2(n266), .A3(n166), .A4(n248), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U322 ( .A1(n484), .A2(n266), .A3(n166), .A4(n249), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U323 ( .A1(n483), .A2(n266), .A3(n166), .A4(n250), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U324 ( .A1(n482), .A2(n266), .A3(n166), .A4(n251), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U325 ( .A1(n481), .A2(n266), .A3(n166), .A4(n739), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U326 ( .A1(n480), .A2(n266), .A3(n166), .A4(n253), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U327 ( .A1(n479), .A2(n266), .A3(n166), .A4(n254), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U328 ( .A1(n493), .A2(n266), .A3(n166), .A4(n747), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U329 ( .A1(n492), .A2(n266), .A3(n166), .A4(n745), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U330 ( .A1(n491), .A2(n266), .A3(n166), .A4(n257), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U331 ( .A1(n490), .A2(n266), .A3(n166), .A4(n743), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U332 ( .A1(n489), .A2(n266), .A3(n166), .A4(n259), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U333 ( .A1(n488), .A2(n266), .A3(n166), .A4(n260), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U334 ( .A1(n478), .A2(n266), .A3(n166), .A4(n749), .Y(
        \iRF/iREGISTER[4]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U335 ( .A1(n471), .A2(n267), .A3(n171), .A4(n740), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U336 ( .A1(n470), .A2(n267), .A3(n171), .A4(n247), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U337 ( .A1(n469), .A2(n267), .A3(n171), .A4(n248), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U338 ( .A1(n468), .A2(n267), .A3(n171), .A4(n249), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U339 ( .A1(n467), .A2(n267), .A3(n171), .A4(n250), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U340 ( .A1(n466), .A2(n267), .A3(n171), .A4(n251), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U341 ( .A1(n465), .A2(n267), .A3(n171), .A4(n738), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U342 ( .A1(n464), .A2(n267), .A3(n171), .A4(n253), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U343 ( .A1(n463), .A2(n267), .A3(n171), .A4(n254), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U344 ( .A1(n477), .A2(n267), .A3(n171), .A4(n746), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U345 ( .A1(n476), .A2(n267), .A3(n171), .A4(n744), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U346 ( .A1(n475), .A2(n267), .A3(n171), .A4(n257), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U347 ( .A1(n474), .A2(n267), .A3(n171), .A4(n742), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U348 ( .A1(n473), .A2(n267), .A3(n171), .A4(n259), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U349 ( .A1(n472), .A2(n267), .A3(n171), .A4(n260), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U350 ( .A1(n462), .A2(n267), .A3(n171), .A4(n748), .Y(
        \iRF/iREGISTER[3]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U351 ( .A1(n455), .A2(n268), .A3(n170), .A4(n741), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U352 ( .A1(n454), .A2(n268), .A3(n170), .A4(n247), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U353 ( .A1(n453), .A2(n268), .A3(n170), .A4(n248), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U354 ( .A1(n452), .A2(n268), .A3(n170), .A4(n249), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U355 ( .A1(n451), .A2(n268), .A3(n170), .A4(n250), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U356 ( .A1(n450), .A2(n268), .A3(n170), .A4(n251), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U357 ( .A1(n449), .A2(n268), .A3(n170), .A4(n739), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U358 ( .A1(n448), .A2(n268), .A3(n170), .A4(n253), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U359 ( .A1(n447), .A2(n268), .A3(n170), .A4(n254), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U360 ( .A1(n461), .A2(n268), .A3(n170), .A4(n747), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U361 ( .A1(n460), .A2(n268), .A3(n170), .A4(n745), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U362 ( .A1(n459), .A2(n268), .A3(n170), .A4(n257), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U363 ( .A1(n458), .A2(n268), .A3(n170), .A4(n743), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U364 ( .A1(n457), .A2(n268), .A3(n170), .A4(n259), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U365 ( .A1(n456), .A2(n268), .A3(n170), .A4(n260), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U366 ( .A1(n446), .A2(n268), .A3(n170), .A4(n749), .Y(
        \iRF/iREGISTER[2]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U367 ( .A1(n439), .A2(n269), .A3(n169), .A4(n740), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U368 ( .A1(n438), .A2(n269), .A3(n169), .A4(n247), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U369 ( .A1(n437), .A2(n269), .A3(n169), .A4(n248), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U370 ( .A1(n436), .A2(n269), .A3(n169), .A4(n249), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U371 ( .A1(n435), .A2(n269), .A3(n169), .A4(n250), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U372 ( .A1(n434), .A2(n269), .A3(n169), .A4(n251), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U373 ( .A1(n433), .A2(n269), .A3(n169), .A4(n738), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U374 ( .A1(n432), .A2(n269), .A3(n169), .A4(n253), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U375 ( .A1(n431), .A2(n269), .A3(n169), .A4(n254), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U376 ( .A1(n445), .A2(n269), .A3(n169), .A4(n746), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U377 ( .A1(n444), .A2(n269), .A3(n169), .A4(n744), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U378 ( .A1(n443), .A2(n269), .A3(n169), .A4(n257), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U379 ( .A1(n442), .A2(n269), .A3(n169), .A4(n742), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U380 ( .A1(n441), .A2(n269), .A3(n169), .A4(n259), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U381 ( .A1(n440), .A2(n269), .A3(n169), .A4(n260), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U382 ( .A1(n430), .A2(n269), .A3(n169), .A4(n748), .Y(
        \iRF/iREGISTER[1]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U383 ( .A1(n663), .A2(n270), .A3(n172), .A4(n741), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U384 ( .A1(n662), .A2(n270), .A3(n172), .A4(n247), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U385 ( .A1(n661), .A2(n270), .A3(n172), .A4(n248), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U386 ( .A1(n660), .A2(n270), .A3(n172), .A4(n249), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U387 ( .A1(n659), .A2(n270), .A3(n172), .A4(n250), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U388 ( .A1(n658), .A2(n270), .A3(n172), .A4(n251), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U389 ( .A1(n657), .A2(n270), .A3(n172), .A4(n739), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U390 ( .A1(n656), .A2(n270), .A3(n172), .A4(n253), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U391 ( .A1(n655), .A2(n270), .A3(n172), .A4(n254), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U392 ( .A1(n669), .A2(n270), .A3(n172), .A4(n747), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U393 ( .A1(n668), .A2(n270), .A3(n172), .A4(n745), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U394 ( .A1(n667), .A2(n270), .A3(n172), .A4(n257), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U395 ( .A1(n666), .A2(n270), .A3(n172), .A4(n743), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U396 ( .A1(n665), .A2(n270), .A3(n172), .A4(n259), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U397 ( .A1(n664), .A2(n270), .A3(n172), .A4(n260), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U398 ( .A1(n654), .A2(n270), .A3(n172), .A4(n749), .Y(
        \iRF/iREGISTER[15]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U399 ( .A1(n647), .A2(n271), .A3(n173), .A4(n740), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U400 ( .A1(n646), .A2(n271), .A3(n173), .A4(n247), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U401 ( .A1(n645), .A2(n271), .A3(n173), .A4(n248), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U402 ( .A1(n644), .A2(n271), .A3(n173), .A4(n249), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U403 ( .A1(n643), .A2(n271), .A3(n173), .A4(n250), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U404 ( .A1(n642), .A2(n271), .A3(n173), .A4(n251), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U405 ( .A1(n641), .A2(n271), .A3(n173), .A4(n738), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U406 ( .A1(n640), .A2(n271), .A3(n173), .A4(n253), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U407 ( .A1(n639), .A2(n271), .A3(n173), .A4(n254), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U408 ( .A1(n653), .A2(n271), .A3(n173), .A4(n746), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U409 ( .A1(n652), .A2(n271), .A3(n173), .A4(n744), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U410 ( .A1(n651), .A2(n271), .A3(n173), .A4(n257), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U411 ( .A1(n650), .A2(n271), .A3(n173), .A4(n742), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U412 ( .A1(n649), .A2(n271), .A3(n173), .A4(n259), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U413 ( .A1(n648), .A2(n271), .A3(n173), .A4(n260), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U414 ( .A1(n638), .A2(n271), .A3(n173), .A4(n748), .Y(
        \iRF/iREGISTER[14]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U415 ( .A1(n631), .A2(n272), .A3(n174), .A4(n741), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U416 ( .A1(n630), .A2(n272), .A3(n174), .A4(n247), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U417 ( .A1(n629), .A2(n272), .A3(n174), .A4(n248), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U418 ( .A1(n628), .A2(n272), .A3(n174), .A4(n249), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U419 ( .A1(n627), .A2(n272), .A3(n174), .A4(n250), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U420 ( .A1(n626), .A2(n272), .A3(n174), .A4(n251), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U421 ( .A1(n625), .A2(n272), .A3(n174), .A4(n739), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U422 ( .A1(n624), .A2(n272), .A3(n174), .A4(n253), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U423 ( .A1(n623), .A2(n272), .A3(n174), .A4(n254), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U424 ( .A1(n637), .A2(n272), .A3(n174), .A4(n747), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U425 ( .A1(n636), .A2(n272), .A3(n174), .A4(n745), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U426 ( .A1(n635), .A2(n272), .A3(n174), .A4(n257), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U427 ( .A1(n634), .A2(n272), .A3(n174), .A4(n743), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U428 ( .A1(n633), .A2(n272), .A3(n174), .A4(n259), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U429 ( .A1(n632), .A2(n272), .A3(n174), .A4(n260), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U430 ( .A1(n622), .A2(n272), .A3(n174), .A4(n749), .Y(
        \iRF/iREGISTER[13]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U431 ( .A1(n615), .A2(n273), .A3(n175), .A4(n740), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U432 ( .A1(n614), .A2(n273), .A3(n175), .A4(n247), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U433 ( .A1(n613), .A2(n273), .A3(n175), .A4(n248), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U434 ( .A1(n612), .A2(n273), .A3(n175), .A4(n249), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U435 ( .A1(n611), .A2(n273), .A3(n175), .A4(n250), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U436 ( .A1(n610), .A2(n273), .A3(n175), .A4(n251), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U437 ( .A1(n609), .A2(n273), .A3(n175), .A4(n738), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U438 ( .A1(n608), .A2(n273), .A3(n175), .A4(n253), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U439 ( .A1(n607), .A2(n273), .A3(n175), .A4(n254), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U440 ( .A1(n621), .A2(n273), .A3(n175), .A4(n746), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U441 ( .A1(n620), .A2(n273), .A3(n175), .A4(n744), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U442 ( .A1(n619), .A2(n273), .A3(n175), .A4(n257), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U443 ( .A1(n618), .A2(n273), .A3(n175), .A4(n742), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U444 ( .A1(n617), .A2(n273), .A3(n175), .A4(n259), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U445 ( .A1(n616), .A2(n273), .A3(n175), .A4(n260), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U446 ( .A1(n606), .A2(n273), .A3(n175), .A4(n748), .Y(
        \iRF/iREGISTER[12]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U447 ( .A1(n599), .A2(n274), .A3(n176), .A4(n741), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U448 ( .A1(n598), .A2(n274), .A3(n176), .A4(n247), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U449 ( .A1(n597), .A2(n274), .A3(n176), .A4(n248), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U450 ( .A1(n596), .A2(n274), .A3(n176), .A4(n249), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U451 ( .A1(n595), .A2(n274), .A3(n176), .A4(n250), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U452 ( .A1(n594), .A2(n274), .A3(n176), .A4(n251), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U453 ( .A1(n593), .A2(n274), .A3(n176), .A4(n739), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U454 ( .A1(n592), .A2(n274), .A3(n176), .A4(n253), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U455 ( .A1(n591), .A2(n274), .A3(n176), .A4(n254), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U456 ( .A1(n605), .A2(n274), .A3(n176), .A4(n747), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U457 ( .A1(n604), .A2(n274), .A3(n176), .A4(n745), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U458 ( .A1(n603), .A2(n274), .A3(n176), .A4(n257), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U459 ( .A1(n602), .A2(n274), .A3(n176), .A4(n743), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U460 ( .A1(n601), .A2(n274), .A3(n176), .A4(n259), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U461 ( .A1(n600), .A2(n274), .A3(n176), .A4(n260), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U462 ( .A1(n590), .A2(n274), .A3(n176), .A4(n749), .Y(
        \iRF/iREGISTER[11]/iBIT_CELL[0]/iDFF/n5 ) );
  AO22X1_LVT U463 ( .A1(n583), .A2(n275), .A3(n177), .A4(n740), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[9]/iDFF/n5 ) );
  AO22X1_LVT U464 ( .A1(n582), .A2(n275), .A3(n177), .A4(n247), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[8]/iDFF/n5 ) );
  AO22X1_LVT U465 ( .A1(n581), .A2(n275), .A3(n177), .A4(n248), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[7]/iDFF/n5 ) );
  AO22X1_LVT U466 ( .A1(n580), .A2(n275), .A3(n177), .A4(n249), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[6]/iDFF/n5 ) );
  AO22X1_LVT U467 ( .A1(n579), .A2(n275), .A3(n177), .A4(n250), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[5]/iDFF/n5 ) );
  AO22X1_LVT U468 ( .A1(n578), .A2(n275), .A3(n177), .A4(n251), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[4]/iDFF/n5 ) );
  AO22X1_LVT U469 ( .A1(n577), .A2(n275), .A3(n177), .A4(n738), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[3]/iDFF/n5 ) );
  AO22X1_LVT U470 ( .A1(n576), .A2(n275), .A3(n177), .A4(n253), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[2]/iDFF/n5 ) );
  AO22X1_LVT U471 ( .A1(n575), .A2(n275), .A3(n177), .A4(n254), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[1]/iDFF/n5 ) );
  AO22X1_LVT U472 ( .A1(n589), .A2(n275), .A3(n177), .A4(n746), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[15]/iDFF/n5 ) );
  AO22X1_LVT U473 ( .A1(n588), .A2(n275), .A3(n177), .A4(n744), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[14]/iDFF/n5 ) );
  AO22X1_LVT U474 ( .A1(n587), .A2(n275), .A3(n177), .A4(n257), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[13]/iDFF/n5 ) );
  AO22X1_LVT U475 ( .A1(n586), .A2(n275), .A3(n177), .A4(n742), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[12]/iDFF/n5 ) );
  AO22X1_LVT U476 ( .A1(n585), .A2(n275), .A3(n177), .A4(n259), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[11]/iDFF/n5 ) );
  AO22X1_LVT U477 ( .A1(n584), .A2(n275), .A3(n177), .A4(n260), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[10]/iDFF/n5 ) );
  AO22X1_LVT U478 ( .A1(n574), .A2(n275), .A3(n177), .A4(n748), .Y(
        \iRF/iREGISTER[10]/iBIT_CELL[0]/iDFF/n5 ) );
  NAND2X0_LVT U479 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[9]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[9]/iDFF/n5 ) );
  NAND2X0_LVT U480 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[8]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[8]/iDFF/n5 ) );
  NAND2X0_LVT U481 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[7]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[7]/iDFF/n5 ) );
  NAND2X0_LVT U482 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[6]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[6]/iDFF/n5 ) );
  NAND2X0_LVT U483 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[5]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[5]/iDFF/n5 ) );
  NAND2X0_LVT U484 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[4]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[4]/iDFF/n5 ) );
  NAND2X0_LVT U485 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[3]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[3]/iDFF/n5 ) );
  NAND2X0_LVT U486 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[2]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[2]/iDFF/n5 ) );
  NAND2X0_LVT U487 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[1]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[1]/iDFF/n5 ) );
  NAND2X0_LVT U488 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[15]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[15]/iDFF/n5 ) );
  NAND2X0_LVT U489 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[14]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[14]/iDFF/n5 ) );
  NAND2X0_LVT U490 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[13]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[13]/iDFF/n5 ) );
  NAND2X0_LVT U491 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[12]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[12]/iDFF/n5 ) );
  NAND2X0_LVT U492 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[11]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[11]/iDFF/n5 ) );
  NAND2X0_LVT U493 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[10]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[10]/iDFF/n5 ) );
  NAND2X0_LVT U494 ( .A1(n276), .A2(\iRF/iREGISTER[0]/iBIT_CELL[0]/Q_output ), 
        .Y(\iRF/iREGISTER[0]/iBIT_CELL[0]/iDFF/n2 ) );
  AO21X1_LVT U499 ( .A1(pc_next[0]), .A2(n134), .A3(n311), .Y(branch_target[0]) );
  AO22X1_LVT U500 ( .A1(pc_next[9]), .A2(n236), .A3(n800), .A4(
        branch_target[9]), .Y(actual_target[9]) );
  AO222X1_LVT U501 ( .A1(\iRF/ReadData1 [9]), .A2(n312), .A3(n313), .A4(n134), 
        .A5(n673), .A6(n737), .Y(branch_target[9]) );
  AO222X1_LVT U502 ( .A1(n315), .A2(n162), .A3(n316), .A4(n145), .A5(n799), 
        .A6(pc_inst[8]), .Y(n313) );
  AND2X1_LVT U503 ( .A1(pc_next[9]), .A2(n144), .Y(n316) );
  AO22X1_LVT U504 ( .A1(pc_next[8]), .A2(n236), .A3(n800), .A4(
        branch_target[8]), .Y(actual_target[8]) );
  AO222X1_LVT U505 ( .A1(n186), .A2(n314), .A3(\iRF/ReadData1 [8]), .A4(n312), 
        .A5(n318), .A6(n134), .Y(branch_target[8]) );
  AO22X1_LVT U506 ( .A1(pc_next[7]), .A2(n236), .A3(n800), .A4(
        branch_target[7]), .Y(actual_target[7]) );
  AO222X1_LVT U507 ( .A1(n185), .A2(n314), .A3(\iRF/ReadData1 [7]), .A4(n312), 
        .A5(n320), .A6(n134), .Y(branch_target[7]) );
  AO22X1_LVT U508 ( .A1(pc_next[6]), .A2(n236), .A3(n800), .A4(
        branch_target[6]), .Y(actual_target[6]) );
  AO222X1_LVT U509 ( .A1(n733), .A2(n312), .A3(n322), .A4(n134), .A5(n314), 
        .A6(n184), .Y(branch_target[6]) );
  AO22X1_LVT U510 ( .A1(pc_next[5]), .A2(n236), .A3(n800), .A4(
        branch_target[5]), .Y(actual_target[5]) );
  AO222X1_LVT U511 ( .A1(\iRF/ReadData1 [5]), .A2(n312), .A3(n324), .A4(n134), 
        .A5(n183), .A6(n737), .Y(branch_target[5]) );
  AO22X1_LVT U512 ( .A1(pc_next[4]), .A2(n236), .A3(n800), .A4(
        branch_target[4]), .Y(actual_target[4]) );
  AO222X1_LVT U513 ( .A1(\iRF/ReadData1 [4]), .A2(n312), .A3(n326), .A4(n134), 
        .A5(n182), .A6(n737), .Y(branch_target[4]) );
  AO22X1_LVT U514 ( .A1(pc_next[3]), .A2(n236), .A3(n800), .A4(
        branch_target[3]), .Y(actual_target[3]) );
  AO222X1_LVT U515 ( .A1(\iRF/ReadData1 [3]), .A2(n312), .A3(n328), .A4(n134), 
        .A5(n672), .A6(n314), .Y(branch_target[3]) );
  AO22X1_LVT U516 ( .A1(pc_next[2]), .A2(n236), .A3(branch_target[2]), .A4(
        n800), .Y(actual_target[2]) );
  AO222X1_LVT U517 ( .A1(n735), .A2(n312), .A3(n329), .A4(n134), .A5(n196), 
        .A6(n314), .Y(branch_target[2]) );
  AO22X1_LVT U519 ( .A1(pc_next[1]), .A2(n236), .A3(n801), .A4(
        branch_target[1]), .Y(actual_target[1]) );
  AO222X1_LVT U520 ( .A1(\iRF/ReadData1 [1]), .A2(n312), .A3(n333), .A4(n134), 
        .A5(n195), .A6(n737), .Y(branch_target[1]) );
  AO22X1_LVT U521 ( .A1(pc_next[15]), .A2(n236), .A3(n801), .A4(
        branch_target[15]), .Y(actual_target[15]) );
  AO221X1_LVT U522 ( .A1(\iRF/ReadData1 [15]), .A2(n312), .A3(n674), .A4(n737), 
        .A5(n334), .Y(branch_target[15]) );
  OA221X1_LVT U523 ( .A1(pc_next[15]), .A2(n335), .A3(n156), .A4(n336), .A5(
        n134), .Y(n334) );
  AND2X1_LVT U524 ( .A1(n337), .A2(n338), .Y(n336) );
  OA222X1_LVT U526 ( .A1(n144), .A2(n157), .A3(pc_inst[8]), .A4(n769), .A5(
        pc_next[14]), .A6(n767), .Y(n335) );
  AO22X1_LVT U527 ( .A1(pc_next[14]), .A2(n236), .A3(n801), .A4(
        branch_target[14]), .Y(actual_target[14]) );
  AO222X1_LVT U528 ( .A1(\iRF/ReadData1 [14]), .A2(n312), .A3(n340), .A4(n134), 
        .A5(n677), .A6(n737), .Y(branch_target[14]) );
  AO221X1_LVT U529 ( .A1(n341), .A2(n769), .A3(pc_next[14]), .A4(n342), .A5(
        n796), .Y(n340) );
  NAND3X0_LVT U530 ( .A1(pc_inst[8]), .A2(n157), .A3(n139), .Y(n337) );
  AO22X1_LVT U531 ( .A1(pc_inst[8]), .A2(n343), .A3(pc_next[13]), .A4(n344), 
        .Y(n339) );
  AND2X1_LVT U533 ( .A1(n144), .A2(n157), .Y(n341) );
  AO22X1_LVT U534 ( .A1(pc_next[13]), .A2(n236), .A3(n801), .A4(
        branch_target[13]), .Y(actual_target[13]) );
  AO222X1_LVT U535 ( .A1(\iRF/ReadData1 [13]), .A2(n312), .A3(n345), .A4(n134), 
        .A5(n191), .A6(n737), .Y(branch_target[13]) );
  AO22X1_LVT U536 ( .A1(pc_next[13]), .A2(n346), .A3(n347), .A4(n158), .Y(n345) );
  AO21X1_LVT U537 ( .A1(n344), .A2(n144), .A3(n348), .Y(n347) );
  AO222X1_LVT U538 ( .A1(n349), .A2(n159), .A3(n797), .A4(n144), .A5(
        pc_next[12]), .A6(pc_inst[8]), .Y(n346) );
  AO22X1_LVT U539 ( .A1(pc_next[12]), .A2(n236), .A3(n801), .A4(
        branch_target[12]), .Y(actual_target[12]) );
  AO222X1_LVT U540 ( .A1(n678), .A2(n314), .A3(n734), .A4(n312), .A5(n350), 
        .A6(n134), .Y(branch_target[12]) );
  AO221X1_LVT U541 ( .A1(n351), .A2(n144), .A3(n344), .A4(pc_inst[8]), .A5(
        n348), .Y(n350) );
  AND2X1_LVT U543 ( .A1(pc_next[12]), .A2(n349), .Y(n344) );
  NAND3X0_LVT U544 ( .A1(n354), .A2(n353), .A3(n352), .Y(n349) );
  NAND2X0_LVT U545 ( .A1(pc_next[11]), .A2(n355), .Y(n354) );
  AO21X1_LVT U546 ( .A1(n771), .A2(pc_next[10]), .A3(pc_inst[8]), .Y(n355) );
  AO22X1_LVT U547 ( .A1(pc_next[11]), .A2(n236), .A3(n801), .A4(
        branch_target[11]), .Y(actual_target[11]) );
  AO222X1_LVT U548 ( .A1(\iRF/ReadData1 [11]), .A2(n312), .A3(n357), .A4(n134), 
        .A5(n189), .A6(n737), .Y(branch_target[11]) );
  AO22X1_LVT U549 ( .A1(pc_next[11]), .A2(n358), .A3(n359), .A4(n160), .Y(n357) );
  NAND2X0_LVT U550 ( .A1(n360), .A2(n361), .Y(n359) );
  AO221X1_LVT U552 ( .A1(n143), .A2(n144), .A3(n362), .A4(n161), .A5(n142), 
        .Y(n358) );
  AO22X1_LVT U553 ( .A1(pc_next[10]), .A2(n236), .A3(branch_target[10]), .A4(
        n801), .Y(actual_target[10]) );
  AO222X1_LVT U554 ( .A1(n732), .A2(n312), .A3(n363), .A4(n134), .A5(n188), 
        .A6(n314), .Y(branch_target[10]) );
  AO221X1_LVT U555 ( .A1(n364), .A2(n144), .A3(n142), .A4(n362), .A5(n141), 
        .Y(n363) );
  NAND2X0_LVT U557 ( .A1(pc_next[10]), .A2(pc_inst[8]), .Y(n352) );
  NAND2X0_LVT U558 ( .A1(n353), .A2(n356), .Y(n362) );
  AO21X1_LVT U560 ( .A1(n145), .A2(n162), .A3(n144), .Y(n353) );
  OR2X1_LVT U562 ( .A1(n319), .A2(pc_inst[7]), .Y(n365) );
  OR2X1_LVT U566 ( .A1(n323), .A2(pc_inst[5]), .Y(n367) );
  AO22X1_LVT U567 ( .A1(pc_inst[4]), .A2(n758), .A3(pc_next[5]), .A4(n368), 
        .Y(n323) );
  OR2X1_LVT U568 ( .A1(n325), .A2(pc_inst[4]), .Y(n368) );
  AO22X1_LVT U569 ( .A1(pc_inst[3]), .A2(n327), .A3(n369), .A4(pc_next[4]), 
        .Y(n325) );
  OR2X1_LVT U570 ( .A1(n327), .A2(pc_inst[3]), .Y(n369) );
  NAND2X0_LVT U572 ( .A1(n371), .A2(n152), .Y(n370) );
  OA22X1_LVT U573 ( .A1(n163), .A2(n154), .A3(n330), .A4(n332), .Y(n371) );
  NAND2X0_LVT U575 ( .A1(pc_next[1]), .A2(pc_inst[0]), .Y(n330) );
  AO22X1_LVT U576 ( .A1(n801), .A2(n311), .A3(pc_next[0]), .A4(n372), .Y(
        actual_target[0]) );
  NAND2X0_LVT U577 ( .A1(n801), .A2(pc_inst[12]), .Y(n372) );
  AO22X1_LVT U578 ( .A1(n679), .A2(n314), .A3(\iRF/ReadData1 [0]), .A4(n312), 
        .Y(n311) );
  AND2X1_LVT U580 ( .A1(pc_inst[12]), .A2(n751), .Y(n314) );
  AO221X1_LVT U583 ( .A1(pc_inst[9]), .A2(n374), .A3(pc_inst[11]), .A4(n375), 
        .A5(n376), .Y(actual_taken) );
  AND3X1_LVT U584 ( .A1(n164), .A2(n137), .A3(n377), .Y(n376) );
  NAND2X0_LVT U585 ( .A1(n378), .A2(n379), .Y(n377) );
  AO21X1_LVT U586 ( .A1(pc_inst[11]), .A2(pc_inst[10]), .A3(flags[0]), .Y(n379) );
  AO22X1_LVT U587 ( .A1(flags[2]), .A2(n136), .A3(pc_inst[10]), .A4(n380), .Y(
        n375) );
  OR2X1_LVT U588 ( .A1(flags[1]), .A2(pc_inst[9]), .Y(n380) );
  AO22X1_LVT U589 ( .A1(flags[2]), .A2(n136), .A3(flags[0]), .A4(n378), .Y(
        n374) );
  AO221X1_LVT U590 ( .A1(n381), .A2(net11353), .A3(EX_signals[4]), .A4(n134), 
        .A5(n382), .Y(WB_signals[3]) );
  AO21X1_LVT U591 ( .A1(n383), .A2(n134), .A3(EX_signals[4]), .Y(n381) );
  NOR3X0_LVT U592 ( .A1(n131), .A2(net11353), .A3(n384), .Y(WB_signals[1]) );
  AND4X1_LVT U593 ( .A1(EX_signals[4]), .A2(EX_signals[6]), .A3(net11354), 
        .A4(n134), .Y(WB_signals[0]) );
  AND2X1_LVT U594 ( .A1(MEM_signals[1]), .A2(pc_inst[12]), .Y(MEM_signals[0])
         );
  AO22X1_LVT U595 ( .A1(\iRF/ReadData2 [2]), .A2(n385), .A3(n196), .A4(n752), 
        .Y(MEM_signals[4]) );
  AO22X1_LVT U596 ( .A1(n721), .A2(n385), .A3(n195), .A4(n752), .Y(
        MEM_signals[3]) );
  AO22X1_LVT U597 ( .A1(n722), .A2(n385), .A3(n679), .A4(n753), .Y(
        MEM_signals[2]) );
  AO22X1_LVT U598 ( .A1(n674), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [15]), 
        .Y(EX_signals[54]) );
  AO22X1_LVT U599 ( .A1(n677), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [14]), 
        .Y(EX_signals[53]) );
  AO22X1_LVT U600 ( .A1(n191), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [13]), 
        .Y(EX_signals[52]) );
  AO22X1_LVT U601 ( .A1(n678), .A2(n750), .A3(n734), .A4(n387), .Y(
        EX_signals[51]) );
  AO22X1_LVT U602 ( .A1(n189), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [11]), 
        .Y(EX_signals[50]) );
  AO22X1_LVT U603 ( .A1(n188), .A2(n750), .A3(n732), .A4(n387), .Y(
        EX_signals[49]) );
  AO22X1_LVT U604 ( .A1(n673), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [9]), 
        .Y(EX_signals[48]) );
  AO22X1_LVT U605 ( .A1(n186), .A2(n750), .A3(n387), .A4(\iRF/ReadData1 [8]), 
        .Y(EX_signals[47]) );
  AO22X1_LVT U606 ( .A1(n185), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [7]), 
        .Y(EX_signals[46]) );
  AO22X1_LVT U607 ( .A1(n184), .A2(n750), .A3(n733), .A4(n387), .Y(
        EX_signals[45]) );
  AO22X1_LVT U608 ( .A1(n183), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [5]), 
        .Y(EX_signals[44]) );
  AO22X1_LVT U609 ( .A1(n182), .A2(n750), .A3(n387), .A4(\iRF/ReadData1 [4]), 
        .Y(EX_signals[43]) );
  AO22X1_LVT U610 ( .A1(n672), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [3]), 
        .Y(EX_signals[42]) );
  AO22X1_LVT U611 ( .A1(n196), .A2(n750), .A3(n735), .A4(n387), .Y(
        EX_signals[41]) );
  AO22X1_LVT U613 ( .A1(n195), .A2(n751), .A3(n387), .A4(\iRF/ReadData1 [1]), 
        .Y(EX_signals[40]) );
  AO22X1_LVT U615 ( .A1(n679), .A2(n750), .A3(n387), .A4(\iRF/ReadData1 [0]), 
        .Y(EX_signals[39]) );
  OA221X1_LVT U618 ( .A1(n271), .A2(n304), .A3(n272), .A4(n305), .A5(n393), 
        .Y(n392) );
  OA22X1_LVT U619 ( .A1(n269), .A2(n301), .A3(n270), .A4(n681), .Y(n393) );
  NAND2X0_LVT U620 ( .A1(n394), .A2(n395), .Y(n303) );
  NAND2X0_LVT U621 ( .A1(n396), .A2(n397), .Y(n301) );
  NAND2X0_LVT U622 ( .A1(n395), .A2(n397), .Y(n305) );
  NAND2X0_LVT U623 ( .A1(n398), .A2(n395), .Y(n304) );
  OA221X1_LVT U624 ( .A1(n274), .A2(n307), .A3(n273), .A4(n306), .A5(n399), 
        .Y(n391) );
  OA22X1_LVT U625 ( .A1(n276), .A2(n302), .A3(n275), .A4(n308), .Y(n399) );
  NAND2X0_LVT U626 ( .A1(n400), .A2(n398), .Y(n308) );
  NAND2X0_LVT U628 ( .A1(n401), .A2(n395), .Y(n306) );
  NAND2X0_LVT U630 ( .A1(n400), .A2(n394), .Y(n307) );
  OA221X1_LVT U631 ( .A1(n262), .A2(n310), .A3(n245), .A4(n309), .A5(n402), 
        .Y(n390) );
  OA22X1_LVT U632 ( .A1(n264), .A2(n296), .A3(n263), .A4(n295), .Y(n402) );
  NAND2X0_LVT U633 ( .A1(n394), .A2(n403), .Y(n295) );
  NAND2X0_LVT U634 ( .A1(n403), .A2(n398), .Y(n296) );
  NAND2X0_LVT U635 ( .A1(n400), .A2(n397), .Y(n309) );
  NAND2X0_LVT U636 ( .A1(n400), .A2(n401), .Y(n310) );
  AND2X1_LVT U637 ( .A1(n104), .A2(SrcReg1[3]), .Y(n400) );
  OA221X1_LVT U638 ( .A1(n266), .A2(n298), .A3(n265), .A4(n297), .A5(n404), 
        .Y(n389) );
  OA22X1_LVT U639 ( .A1(n268), .A2(n300), .A3(n267), .A4(n299), .Y(n404) );
  NAND2X0_LVT U640 ( .A1(n394), .A2(n396), .Y(n299) );
  AND2X1_LVT U641 ( .A1(SrcReg1[0]), .A2(SrcReg1[1]), .Y(n394) );
  NAND2X0_LVT U642 ( .A1(n396), .A2(n398), .Y(n300) );
  AND2X1_LVT U643 ( .A1(SrcReg1[1]), .A2(n110), .Y(n398) );
  AND2X1_LVT U644 ( .A1(n104), .A2(n686), .Y(n396) );
  NAND2X0_LVT U645 ( .A1(n403), .A2(n397), .Y(n297) );
  AND2X1_LVT U646 ( .A1(n111), .A2(SrcReg1[0]), .Y(n397) );
  NAND2X0_LVT U647 ( .A1(n403), .A2(n401), .Y(n298) );
  AND2X1_LVT U648 ( .A1(n110), .A2(n111), .Y(n401) );
  AO22X1_LVT U649 ( .A1(pc_inst[5]), .A2(n405), .A3(n699), .A4(pc_inst[9]), 
        .Y(SrcReg1[1]) );
  AO22X1_LVT U650 ( .A1(pc_inst[4]), .A2(n405), .A3(n713), .A4(pc_inst[8]), 
        .Y(SrcReg1[0]) );
  AND2X1_LVT U651 ( .A1(SrcReg1[2]), .A2(n686), .Y(n403) );
  AO22X1_LVT U652 ( .A1(n700), .A2(pc_inst[7]), .A3(n713), .A4(pc_inst[11]), 
        .Y(SrcReg1[3]) );
  AO22X1_LVT U653 ( .A1(pc_inst[6]), .A2(n700), .A3(n699), .A4(pc_inst[10]), 
        .Y(SrcReg1[2]) );
  AO21X1_LVT U655 ( .A1(pc_inst[7]), .A2(n702), .A3(EX_signals[35]), .Y(
        EX_signals[30]) );
  AO21X1_LVT U656 ( .A1(net11354), .A2(n384), .A3(EX_signals[6]), .Y(
        EX_signals[2]) );
  AO21X1_LVT U657 ( .A1(pc_inst[6]), .A2(n702), .A3(EX_signals[35]), .Y(
        EX_signals[29]) );
  AO21X1_LVT U658 ( .A1(n702), .A2(pc_inst[5]), .A3(EX_signals[35]), .Y(
        EX_signals[28]) );
  AO21X1_LVT U659 ( .A1(n702), .A2(pc_inst[4]), .A3(EX_signals[35]), .Y(
        EX_signals[27]) );
  AND2X1_LVT U660 ( .A1(MEM_signals[1]), .A2(pc_inst[3]), .Y(EX_signals[35])
         );
  AND2X1_LVT U661 ( .A1(WB_signals[2]), .A2(net11353), .Y(MEM_signals[1]) );
  AND2X1_LVT U662 ( .A1(EX_signals[6]), .A2(n133), .Y(WB_signals[2]) );
  AO22X1_LVT U664 ( .A1(n717), .A2(n385), .A3(n674), .A4(n752), .Y(
        MEM_signals[17]) );
  AO22X1_LVT U666 ( .A1(n718), .A2(n385), .A3(n677), .A4(n753), .Y(
        MEM_signals[16]) );
  AO22X1_LVT U668 ( .A1(n719), .A2(n385), .A3(n191), .A4(n752), .Y(
        MEM_signals[15]) );
  AND2X1_LVT U670 ( .A1(n382), .A2(n384), .Y(EX_signals[1]) );
  NAND2X0_LVT U671 ( .A1(pc_inst[12]), .A2(EX_signals[4]), .Y(n384) );
  AO22X1_LVT U672 ( .A1(n724), .A2(n385), .A3(n678), .A4(n753), .Y(
        MEM_signals[14]) );
  AO22X1_LVT U674 ( .A1(n725), .A2(n385), .A3(n189), .A4(n752), .Y(
        MEM_signals[13]) );
  AO22X1_LVT U676 ( .A1(n726), .A2(n385), .A3(n188), .A4(n753), .Y(
        MEM_signals[12]) );
  AO22X1_LVT U678 ( .A1(n720), .A2(n385), .A3(n673), .A4(n753), .Y(
        MEM_signals[11]) );
  AO22X1_LVT U680 ( .A1(n731), .A2(n385), .A3(n186), .A4(n753), .Y(
        MEM_signals[10]) );
  AO22X1_LVT U682 ( .A1(n727), .A2(n385), .A3(n185), .A4(n753), .Y(
        MEM_signals[9]) );
  AO22X1_LVT U684 ( .A1(n729), .A2(n385), .A3(n184), .A4(n752), .Y(
        MEM_signals[8]) );
  AO22X1_LVT U686 ( .A1(n730), .A2(n385), .A3(n183), .A4(n752), .Y(
        MEM_signals[7]) );
  AO22X1_LVT U688 ( .A1(n728), .A2(n385), .A3(n182), .A4(n753), .Y(
        MEM_signals[6]) );
  AO22X1_LVT U690 ( .A1(n723), .A2(n385), .A3(n672), .A4(n752), .Y(
        MEM_signals[5]) );
  OA221X1_LVT U694 ( .A1(n262), .A2(n294), .A3(n245), .A4(n293), .A5(n410), 
        .Y(n409) );
  OA22X1_LVT U695 ( .A1(n264), .A2(n278), .A3(n263), .A4(n277), .Y(n410) );
  NAND2X0_LVT U701 ( .A1(n414), .A2(n279), .Y(n293) );
  NAND2X0_LVT U703 ( .A1(n414), .A2(n281), .Y(n294) );
  OA222X1_LVT U705 ( .A1(n273), .A2(n290), .A3(n276), .A4(n286), .A5(n275), 
        .A6(n292), .Y(n408) );
  NAND2X0_LVT U708 ( .A1(n282), .A2(n281), .Y(n286) );
  NAND2X0_LVT U711 ( .A1(n418), .A2(n281), .Y(n290) );
  OA222X1_LVT U714 ( .A1(n271), .A2(n288), .A3(n274), .A4(n291), .A5(n272), 
        .A6(n289), .Y(n407) );
  NAND2X0_LVT U717 ( .A1(n414), .A2(n283), .Y(n291) );
  AND2X1_LVT U718 ( .A1(SrcReg2[3]), .A2(net11316), .Y(n414) );
  AND2X1_LVT U720 ( .A1(n420), .A2(n198), .Y(n415) );
  OA221X1_LVT U724 ( .A1(n270), .A2(n287), .A3(n269), .A4(n285), .A5(n421), 
        .Y(n406) );
  AND2X1_LVT U728 ( .A1(n200), .A2(n199), .Y(n417) );
  AND3X1_LVT U730 ( .A1(MEM_WB_RegWrite), .A2(n197), .A3(MEM_WB_reg_rd[2]), 
        .Y(n411) );
  AO221X1_LVT U731 ( .A1(n268), .A2(net11257), .A3(net11325), .A4(n267), .A5(
        n129), .Y(n422) );
  AND2X1_LVT U734 ( .A1(MEM_WB_reg_rd[1]), .A2(n200), .Y(n413) );
  AND2X1_LVT U739 ( .A1(MEM_WB_reg_rd[0]), .A2(n199), .Y(n416) );
  AND3X1_LVT U740 ( .A1(n198), .A2(n197), .A3(MEM_WB_RegWrite), .Y(n424) );
  NAND2X0_LVT U741 ( .A1(n418), .A2(n283), .Y(n287) );
  AND2X1_LVT U750 ( .A1(MEM_WB_reg_rd[2]), .A2(n420), .Y(n419) );
  AND2X1_LVT U751 ( .A1(MEM_WB_reg_rd[3]), .A2(MEM_WB_RegWrite), .Y(n420) );
  AND2X1_LVT U752 ( .A1(MEM_WB_reg_rd[1]), .A2(MEM_WB_reg_rd[0]), .Y(n412) );
  AND2X1_LVT U754 ( .A1(n383), .A2(n131), .Y(n382) );
  OR3X1_LVT U755 ( .A1(n426), .A2(n427), .A3(n428), .Y(n383) );
  NAND4X0_LVT U756 ( .A1(n155), .A2(n134), .A3(n135), .A4(n429), .Y(n428) );
  OR2X1_LVT U758 ( .A1(pc_inst[11]), .A2(pc_inst[10]), .Y(n378) );
  NAND4X0_LVT U759 ( .A1(n152), .A2(n151), .A3(n150), .A4(n149), .Y(n427) );
  NAND4X0_LVT U760 ( .A1(n148), .A2(n147), .A3(n144), .A4(n137), .Y(n426) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[15]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[15]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[15]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[15]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[15]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[15]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[15]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[15]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[15]/Q_output ), .EN(net11260), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[15]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[15]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[15]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[15]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[15]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[15]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[15]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[15]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [15]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[14]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[14]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[14]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[14]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[14]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[14]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[14]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[14]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[14]/Q_output ), .EN(net11260), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[14]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[14]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[14]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[14]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[14]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[14]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[14]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[14]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [14]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[13]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[13]/Q_output ), .EN(net11303), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[13]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[13]/Q_output ), .EN(n761), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[13]/Q_output ), .EN(n764), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[13]/Q_output ), .EN(net11264), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[13]/Q_output ), .EN(n763), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[13]/Q_output ), .EN(n762), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[13]/Q_output ), .EN(net11260), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[13]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[13]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[13]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[13]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[13]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[13]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[13]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[13]/Q_output ), .EN(n766), .Y(
        \iRF/ReadData2 [13]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[9]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[9]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[9]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[9]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[9]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[9]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[9]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[9]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[9]/Q_output ), .EN(n115), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[9]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[9]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[9]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[9]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[9]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[9]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[9]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[9]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [9]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[1]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[1]/Q_output ), .EN(net11303), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[1]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[1]/Q_output ), .EN(n761), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[1]/Q_output ), .EN(n764), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[1]/Q_output ), .EN(net11264), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[1]/Q_output ), .EN(n763), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[1]/Q_output ), .EN(n762), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[1]/Q_output ), .EN(net11260), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[1]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[1]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[1]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[1]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[1]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[1]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[1]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[1]/Q_output ), .EN(n766), .Y(
        \iRF/ReadData2 [1]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[0]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[0]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[0]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[0]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[0]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[0]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[0]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[0]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[0]/Q_output ), .EN(net11260), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[0]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[0]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[0]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[0]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[0]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[0]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[0]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[0]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [0]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[3]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[3]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[3]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[3]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[3]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[3]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[3]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[3]/Q_output ), .EN(n115), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[3]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[3]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[3]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[3]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[3]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[3]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[3]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[3]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[3]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [3]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[12]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[12]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[12]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[12]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[12]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[12]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[12]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[12]/Q_output ), .EN(net11260), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[12]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[12]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[12]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[12]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[12]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[12]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[12]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[12]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[12]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [12]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[11]/Q_output ), .EN(n766), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[11]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[11]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[11]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[11]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[11]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[11]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[11]/Q_output ), .EN(net11260), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[11]/Q_output ), .EN(n762), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[11]/Q_output ), .EN(n763), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[11]/Q_output ), .EN(net11264), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[11]/Q_output ), .EN(n764), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[11]/Q_output ), .EN(n761), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[11]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[11]/Q_output ), .EN(net11303), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[11]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[11]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [11]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[10]/Q_output ), .EN(n766), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[10]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[10]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[10]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[10]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[10]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[10]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[10]/Q_output ), .EN(net11260), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[10]/Q_output ), .EN(n762), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[10]/Q_output ), .EN(n763), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[10]/Q_output ), .EN(net11264), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[10]/Q_output ), .EN(n764), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[10]/Q_output ), .EN(n761), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[10]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[10]/Q_output ), .EN(net11303), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[10]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[10]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[7]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[7]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[7]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[7]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[7]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[7]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[7]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[7]/Q_output ), .EN(n115), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[7]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[7]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[7]/Q_output ), .EN(net11264), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[7]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[7]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[7]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[7]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[7]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[7]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [7]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[4]/Q_output ), .EN(n766), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[4]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[4]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[4]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[4]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[4]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[4]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[4]/Q_output ), .EN(n115), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[4]/Q_output ), .EN(n762), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[4]/Q_output ), .EN(n763), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[4]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[4]/Q_output ), .EN(n764), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[4]/Q_output ), .EN(n761), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[4]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[4]/Q_output ), .EN(net11303), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[4]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[4]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [4]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[6]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[6]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[6]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[6]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[6]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[6]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[6]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[6]/Q_output ), .EN(n115), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[6]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[6]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[6]/Q_output ), .EN(net11264), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[6]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[6]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[6]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[6]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[6]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[6]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[5]/Q_output ), .EN(n766), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[5]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[5]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[5]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[5]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[5]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[5]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[5]/Q_output ), .EN(n115), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[5]/Q_output ), .EN(n762), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[5]/Q_output ), .EN(n763), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[5]/Q_output ), .EN(n119), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[5]/Q_output ), .EN(n764), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[5]/Q_output ), .EN(n761), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[5]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[5]/Q_output ), .EN(net11303), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[5]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[5]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [5]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[8]/Q_output ), .EN(n117), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[8]/Q_output ), .EN(n126), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[8]/Q_output ), .EN(n765), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[8]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [2]), .Y(\iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[8]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [3]), .Y(\iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[8]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [4]), .Y(\iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[8]/Q_output ), .EN(
        \iRF/iREAD_2/Wordline_second [5]), .Y(\iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[8]/Q_output ), .EN(net11277), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[8]/Q_output ), .EN(n115), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[8]/Q_output ), .EN(n120), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[8]/Q_output ), .EN(n121), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[8]/Q_output ), .EN(net11264), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[8]/Q_output ), .EN(n118), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[8]/Q_output ), .EN(n760), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[8]/Q_output ), .EN(n124), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[8]/Bitline2_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[8]/Q_output ), .EN(n123), .Y(
        \iRF/ReadData2 [8]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[10]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[10]/Q_output ), .EN(n93), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[10]/Q_output ), .EN(n94), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[10]/Q_output ), .EN(n92), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[10]/Q_output ), .EN(n102), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[10]/Q_output ), .EN(n103), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[10]/Q_output ), .EN(n101), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[10]/Q_output ), .EN(n100), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[10]/Q_output ), .EN(n108), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[10]/Q_output ), .EN(n107), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[10]/Q_output ), .EN(n106), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[10]/Q_output ), .EN(n105), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[10]/Q_output ), .EN(n97), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[10]/Q_output ), .EN(n96), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[10]/Q_output ), .EN(n99), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[10]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[10]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [10]) );
  TNBUFFX1_LVT \iRF/iREGISTER[15]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[6]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[14]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[6]/Q_output ), .EN(n93), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[13]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[6]/Q_output ), .EN(n94), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[12]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[6]/Q_output ), .EN(n92), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[11]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[6]/Q_output ), .EN(n102), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[10]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[6]/Q_output ), .EN(n103), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[9]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[6]/Q_output ), .EN(n101), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[8]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[6]/Q_output ), .EN(n100), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[7]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[6]/Q_output ), .EN(n108), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[6]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[6]/Q_output ), .EN(n107), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[5]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[6]/Q_output ), .EN(n716), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[4]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[6]/Q_output ), .EN(n105), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[3]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[6]/Q_output ), .EN(n97), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[2]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[6]/Q_output ), .EN(n96), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[1]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[6]/Q_output ), .EN(n99), .Y(
        \iRF/ReadData1 [6]) );
  TNBUFFX1_LVT \iRF/iREGISTER[0]/iBIT_CELL[6]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[6]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [6]) );
  AND2X1_LVT U742 ( .A1(SrcReg2[0]), .A2(SrcReg2[1]), .Y(n283) );
  AND2X1_LVT U736 ( .A1(SrcReg2[0]), .A2(n129), .Y(n279) );
  AO221X1_LVT U726 ( .A1(net11325), .A2(n265), .A3(n266), .A4(net11257), .A5(
        net11334), .Y(n423) );
  AND2X1_LVT U712 ( .A1(n128), .A2(n129), .Y(n281) );
  NAND2X0_LVT U721 ( .A1(n418), .A2(n284), .Y(n288) );
  NAND2X0_LVT U706 ( .A1(n414), .A2(n284), .Y(n292) );
  AND2X1_LVT U722 ( .A1(net11334), .A2(n128), .Y(n284) );
  NAND4X0_LVT U748 ( .A1(pc_inst[12]), .A2(net11353), .A3(n133), .A4(n697), 
        .Y(n425) );
  AO22X1_LVT U571 ( .A1(net10843), .A2(pc_inst[2]), .A3(pc_next[3]), .A4(n370), 
        .Y(n327) );
  AO22X1_LVT U743 ( .A1(net10842), .A2(net11243), .A3(net11255), .A4(
        pc_inst[9]), .Y(SrcReg2[1]) );
  AO22X1_LVT U744 ( .A1(n425), .A2(pc_inst[0]), .A3(net10866), .A4(pc_inst[8]), 
        .Y(SrcReg2[0]) );
  AND2X1_LVT U745 ( .A1(\SrcReg2[2] ), .A2(SrcReg2[3]), .Y(n418) );
  AO22X1_LVT U747 ( .A1(pc_inst[2]), .A2(net11243), .A3(net10866), .A4(
        pc_inst[10]), .Y(\SrcReg2[2] ) );
  AO22X1_LVT U746 ( .A1(pc_inst[3]), .A2(n425), .A3(net11255), .A4(pc_inst[11]), .Y(SrcReg2[3]) );
  AO221X1_LVT U725 ( .A1(net11316), .A2(n422), .A3(n423), .A4(net11329), .A5(
        SrcReg2[3]), .Y(n421) );
  AND2X1_LVT U737 ( .A1(net11316), .A2(n127), .Y(n282) );
  NAND2X0_LVT U696 ( .A1(n280), .A2(n283), .Y(n277) );
  AND2X1_LVT U699 ( .A1(net11329), .A2(n127), .Y(n280) );
  TNBUFFX32_LVT \iRF/iREGISTER[15]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[15]/iBIT_CELL[2]/Q_output ), .EN(n95), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[14]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[14]/iBIT_CELL[2]/Q_output ), .EN(n93), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[13]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[13]/iBIT_CELL[2]/Q_output ), .EN(n94), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[12]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[12]/iBIT_CELL[2]/Q_output ), .EN(n92), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[11]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[11]/iBIT_CELL[2]/Q_output ), .EN(n102), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[10]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[10]/iBIT_CELL[2]/Q_output ), .EN(n103), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[9]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[9]/iBIT_CELL[2]/Q_output ), .EN(n101), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[8]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[8]/iBIT_CELL[2]/Q_output ), .EN(n100), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[7]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[7]/iBIT_CELL[2]/Q_output ), .EN(n108), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[6]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[6]/iBIT_CELL[2]/Q_output ), .EN(n107), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[5]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[5]/iBIT_CELL[2]/Q_output ), .EN(n716), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[4]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[4]/iBIT_CELL[2]/Q_output ), .EN(n105), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[3]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[3]/iBIT_CELL[2]/Q_output ), .EN(n97), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[2]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[2]/iBIT_CELL[2]/Q_output ), .EN(n96), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[1]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[1]/iBIT_CELL[2]/Q_output ), .EN(n99), .Y(
        \iRF/ReadData1 [2]) );
  TNBUFFX32_LVT \iRF/iREGISTER[0]/iBIT_CELL[2]/Bitline1_tri  ( .A(
        \iRF/iREGISTER[0]/iBIT_CELL[2]/Q_output ), .EN(n690), .Y(
        \iRF/ReadData1 [2]) );
  NAND3X0_LVT U761 ( .A1(pc_inst[8]), .A2(n161), .A3(n143), .Y(n360) );
  INVX0_LVT U762 ( .A(n760), .Y(n289) );
  INVX0_LVT U763 ( .A(n765), .Y(n285) );
  XOR2X1_LVT U764 ( .A1(actual_target[10]), .A2(n756), .Y(n235) );
  INVX1_LVT U765 ( .A(pc_curr[10]), .Y(n756) );
  INVX1_LVT U766 ( .A(pc_curr[12]), .Y(n696) );
  INVX1_LVT U767 ( .A(pc_curr[2]), .Y(n692) );
  XOR2X1_LVT U768 ( .A1(n161), .A2(n143), .Y(n364) );
  NAND3X0_LVT U769 ( .A1(n362), .A2(n144), .A3(pc_next[10]), .Y(n361) );
  IBUFFX2_LVT U770 ( .A(n287), .Y(n123) );
  INVX1_LVT U771 ( .A(pc_inst[14]), .Y(net11353) );
  AND4X1_LVT U772 ( .A1(n389), .A2(n390), .A3(n391), .A4(n392), .Y(n670) );
  AND4X1_LVT U773 ( .A1(n406), .A2(n407), .A3(n408), .A4(n409), .Y(n671) );
  AND2X1_LVT U774 ( .A1(RegWriteData[3]), .A2(n388), .Y(n672) );
  AND2X1_LVT U775 ( .A1(RegWriteData[9]), .A2(n388), .Y(n673) );
  AND2X1_LVT U776 ( .A1(RegWriteData[15]), .A2(n388), .Y(n674) );
  AND4X1_LVT U777 ( .A1(n230), .A2(n231), .A3(n232), .A4(n233), .Y(n675) );
  INVX0_LVT U778 ( .A(n317), .Y(n145) );
  AND2X1_LVT U779 ( .A1(n158), .A2(n159), .Y(n676) );
  AND2X1_LVT U780 ( .A1(RegWriteData[14]), .A2(n388), .Y(n677) );
  AND2X1_LVT U781 ( .A1(RegWriteData[12]), .A2(n388), .Y(n678) );
  AND2X1_LVT U782 ( .A1(RegWriteData[0]), .A2(n388), .Y(n679) );
  INVX1_LVT U783 ( .A(n302), .Y(n680) );
  IBUFFX2_LVT U784 ( .A(n690), .Y(n302) );
  NAND2X0_LVT U785 ( .A1(n394), .A2(n395), .Y(n681) );
  INVX1_LVT U786 ( .A(n681), .Y(n682) );
  AND2X4_LVT U787 ( .A1(SrcReg1[2]), .A2(SrcReg1[3]), .Y(n395) );
  IBUFFX2_LVT U788 ( .A(n303), .Y(n95) );
  IBUFFX2_LVT U789 ( .A(n295), .Y(n683) );
  IBUFFX2_LVT U790 ( .A(n295), .Y(n108) );
  AO222X1_LVT U791 ( .A1(n678), .A2(n314), .A3(n734), .A4(n312), .A5(n350), 
        .A6(n134), .Y(n684) );
  IBUFFX2_LVT U792 ( .A(n305), .Y(n685) );
  IBUFFX2_LVT U793 ( .A(n305), .Y(n94) );
  INVX0_LVT U794 ( .A(SrcReg1[3]), .Y(n686) );
  IBUFFX2_LVT U795 ( .A(n296), .Y(n687) );
  IBUFFX2_LVT U796 ( .A(n296), .Y(n107) );
  IBUFFX2_LVT U797 ( .A(n298), .Y(n688) );
  IBUFFX2_LVT U798 ( .A(n298), .Y(n105) );
  IBUFFX2_LVT U799 ( .A(n304), .Y(n689) );
  IBUFFX2_LVT U800 ( .A(n304), .Y(n93) );
  AND2X4_LVT U801 ( .A1(n401), .A2(n396), .Y(n690) );
  IBUFFX2_LVT U802 ( .A(n306), .Y(n691) );
  IBUFFX2_LVT U803 ( .A(n306), .Y(n92) );
  XOR2X1_LVT U804 ( .A1(actual_target[2]), .A2(n692), .Y(n244) );
  AND2X1_LVT U805 ( .A1(n675), .A2(n693), .Y(n707) );
  AND3X1_LVT U806 ( .A1(n228), .A2(n227), .A3(n226), .Y(n693) );
  IBUFFX4_LVT U807 ( .A(n133), .Y(EX_signals[4]) );
  AO222X1_LVT U808 ( .A1(n732), .A2(n312), .A3(n363), .A4(n134), .A5(n188), 
        .A6(n314), .Y(n695) );
  IBUFFX2_LVT U809 ( .A(n297), .Y(n716) );
  IBUFFX2_LVT U810 ( .A(n297), .Y(n106) );
  XOR2X1_LVT U811 ( .A1(actual_target[12]), .A2(n696), .Y(n226) );
  NBUFFX2_LVT U812 ( .A(pc_inst[15]), .Y(n697) );
  IBUFFX2_LVT U813 ( .A(n299), .Y(n698) );
  IBUFFX2_LVT U814 ( .A(n299), .Y(n97) );
  AND2X1_LVT U815 ( .A1(pc_inst[13]), .A2(pc_inst[15]), .Y(n699) );
  NAND2X0_LVT U816 ( .A1(pc_inst[13]), .A2(pc_inst[15]), .Y(n700) );
  IBUFFX2_LVT U817 ( .A(n699), .Y(n701) );
  INVX1_LVT U818 ( .A(n701), .Y(n702) );
  IBUFFX2_LVT U819 ( .A(n301), .Y(n703) );
  AND2X1_LVT U820 ( .A1(pc_inst[13]), .A2(pc_inst[15]), .Y(n713) );
  IBUFFX2_LVT U821 ( .A(n301), .Y(n99) );
  IBUFFX2_LVT U822 ( .A(n300), .Y(n704) );
  IBUFFX2_LVT U823 ( .A(n300), .Y(n96) );
  AND3X1_LVT U824 ( .A1(n242), .A2(n243), .A3(n241), .Y(n705) );
  AND2X1_LVT U825 ( .A1(n244), .A2(n705), .Y(n714) );
  NAND2X0_LVT U826 ( .A1(pc_inst[13]), .A2(pc_inst[15]), .Y(n405) );
  AO222X1_LVT U827 ( .A1(n735), .A2(n312), .A3(n329), .A4(n134), .A5(n196), 
        .A6(n314), .Y(n706) );
  NAND2X0_LVT U828 ( .A1(n708), .A2(n707), .Y(n222) );
  AND2X1_LVT U829 ( .A1(n714), .A2(n715), .Y(n708) );
  IBUFFX2_LVT U830 ( .A(n310), .Y(n709) );
  IBUFFX2_LVT U831 ( .A(n310), .Y(n100) );
  IBUFFX2_LVT U832 ( .A(n307), .Y(n710) );
  IBUFFX2_LVT U833 ( .A(n307), .Y(n102) );
  IBUFFX2_LVT U834 ( .A(n309), .Y(n711) );
  IBUFFX2_LVT U835 ( .A(n309), .Y(n101) );
  IBUFFX2_LVT U836 ( .A(n308), .Y(n712) );
  IBUFFX2_LVT U837 ( .A(n308), .Y(n103) );
  AND4X1_LVT U838 ( .A1(n237), .A2(n238), .A3(n239), .A4(n240), .Y(n715) );
  DELLN3X2_LVT U839 ( .A(\iRF/ReadData2 [15]), .Y(n717) );
  DELLN3X2_LVT U840 ( .A(\iRF/ReadData2 [14]), .Y(n718) );
  DELLN3X2_LVT U841 ( .A(\iRF/ReadData2 [13]), .Y(n719) );
  DELLN3X2_LVT U842 ( .A(\iRF/ReadData2 [9]), .Y(n720) );
  DELLN3X2_LVT U843 ( .A(\iRF/ReadData2 [1]), .Y(n721) );
  DELLN3X2_LVT U844 ( .A(\iRF/ReadData2 [0]), .Y(n722) );
  DELLN3X2_LVT U845 ( .A(\iRF/ReadData2 [3]), .Y(n723) );
  DELLN3X2_LVT U846 ( .A(\iRF/ReadData2 [12]), .Y(n724) );
  DELLN3X2_LVT U847 ( .A(\iRF/ReadData2 [11]), .Y(n725) );
  DELLN3X2_LVT U848 ( .A(\iRF/ReadData2 [10]), .Y(n726) );
  DELLN3X2_LVT U849 ( .A(\iRF/ReadData2 [7]), .Y(n727) );
  DELLN3X2_LVT U850 ( .A(\iRF/ReadData2 [4]), .Y(n728) );
  DELLN3X2_LVT U851 ( .A(\iRF/ReadData2 [6]), .Y(n729) );
  DELLN3X2_LVT U852 ( .A(\iRF/ReadData2 [5]), .Y(n730) );
  DELLN3X2_LVT U853 ( .A(\iRF/ReadData2 [8]), .Y(n731) );
  DELLN3X2_LVT U854 ( .A(\iRF/ReadData1 [10]), .Y(n732) );
  DELLN3X2_LVT U855 ( .A(\iRF/ReadData1 [6]), .Y(n733) );
  DELLN3X2_LVT U856 ( .A(\iRF/ReadData1 [12]), .Y(n734) );
  DELLN3X2_LVT U857 ( .A(\iRF/ReadData1 [2]), .Y(n735) );
  AND3X4_LVT U858 ( .A1(net11353), .A2(n133), .A3(n382), .Y(EX_signals[0]) );
  AND4X2_LVT U859 ( .A1(n133), .A2(net11353), .A3(n131), .A4(n154), .Y(n429)
         );
  INVX1_LVT U860 ( .A(n131), .Y(EX_signals[6]) );
  INVX0_LVT U861 ( .A(n697), .Y(n131) );
  NBUFFX2_LVT U862 ( .A(n314), .Y(n737) );
  INVX1_LVT U863 ( .A(n672), .Y(n738) );
  INVX1_LVT U864 ( .A(n672), .Y(n739) );
  INVX1_LVT U865 ( .A(n673), .Y(n740) );
  INVX1_LVT U866 ( .A(n673), .Y(n741) );
  INVX1_LVT U867 ( .A(n678), .Y(n742) );
  INVX1_LVT U868 ( .A(n678), .Y(n743) );
  INVX1_LVT U869 ( .A(n677), .Y(n744) );
  INVX1_LVT U870 ( .A(n677), .Y(n745) );
  INVX1_LVT U871 ( .A(n674), .Y(n746) );
  INVX1_LVT U872 ( .A(n674), .Y(n747) );
  INVX1_LVT U873 ( .A(n679), .Y(n748) );
  INVX1_LVT U874 ( .A(n679), .Y(n749) );
  INVX1_LVT U875 ( .A(n670), .Y(n750) );
  INVX1_LVT U876 ( .A(n670), .Y(n751) );
  INVX1_LVT U877 ( .A(n671), .Y(n752) );
  INVX1_LVT U878 ( .A(n671), .Y(n753) );
  AND2X4_LVT U879 ( .A1(n284), .A2(n280), .Y(net11277) );
  AND2X4_LVT U880 ( .A1(n281), .A2(n280), .Y(\iRF/iREAD_2/Wordline_second [4])
         );
  AND2X4_LVT U881 ( .A1(n279), .A2(n280), .Y(\iRF/iREAD_2/Wordline_second [5])
         );
  INVX0_LVT U882 ( .A(SrcReg2[3]), .Y(n127) );
  NBUFFX2_LVT U883 ( .A(\SrcReg2[2] ), .Y(net11329) );
  INVX0_LVT U884 ( .A(\SrcReg2[2] ), .Y(net11316) );
  INVX0_LVT U885 ( .A(pc_inst[2]), .Y(n152) );
  NBUFFX2_LVT U886 ( .A(pc_inst[2]), .Y(net11019) );
  NBUFFX2_LVT U887 ( .A(MEM_signals[4]), .Y(net10971) );
  INVX1_LVT U888 ( .A(pc_inst[13]), .Y(n133) );
  AND4X1_LVT U889 ( .A1(pc_inst[12]), .A2(n697), .A3(net11353), .A4(n133), .Y(
        net11255) );
  AND2X4_LVT U890 ( .A1(n282), .A2(n284), .Y(\iRF/iREAD_2/Wordline_second [2])
         );
  INVX0_LVT U891 ( .A(SrcReg2[0]), .Y(n128) );
  DELLN3X2_LVT U892 ( .A(n128), .Y(net11257) );
  NBUFFX2_LVT U893 ( .A(SrcReg2[1]), .Y(net11334) );
  INVX0_LVT U894 ( .A(SrcReg2[1]), .Y(n129) );
  NAND2X0_LVT U895 ( .A1(n676), .A2(n797), .Y(n343) );
  AO22X1_LVT U896 ( .A1(pc_inst[6]), .A2(n798), .A3(n366), .A4(pc_next[7]), 
        .Y(n754) );
  NBUFFX2_LVT U897 ( .A(n327), .Y(net11362) );
  INVX1_LVT U898 ( .A(net11353), .Y(net11354) );
  AND3X4_LVT U899 ( .A1(net11354), .A2(n133), .A3(EX_signals[6]), .Y(wen_BHT)
         );
  DELLN3X2_LVT U900 ( .A(n771), .Y(n799) );
  IBUFFX4_LVT U901 ( .A(n771), .Y(n356) );
  AO21X1_LVT U902 ( .A1(n771), .A2(pc_next[10]), .A3(pc_inst[8]), .Y(n755) );
  AND3X2_LVT U903 ( .A1(pc_inst[8]), .A2(n159), .A3(n797), .Y(n348) );
  INVX0_LVT U904 ( .A(net11277), .Y(n278) );
  INVX1_LVT U905 ( .A(net11257), .Y(net11325) );
  NAND2X0_LVT U906 ( .A1(pc_next[11]), .A2(n755), .Y(n757) );
  AO22X1_LVT U907 ( .A1(pc_inst[3]), .A2(net11362), .A3(n369), .A4(pc_next[4]), 
        .Y(n758) );
  NAND3X0_LVT U908 ( .A1(n159), .A2(n158), .A3(n797), .Y(n759) );
  AND2X4_LVT U909 ( .A1(n418), .A2(n279), .Y(n760) );
  INVX1_LVT U910 ( .A(n288), .Y(net11303) );
  IBUFFX2_LVT U911 ( .A(n288), .Y(n124) );
  INVX1_LVT U912 ( .A(n290), .Y(n761) );
  IBUFFX2_LVT U913 ( .A(n290), .Y(n126) );
  INVX1_LVT U914 ( .A(n294), .Y(n762) );
  IBUFFX2_LVT U915 ( .A(n294), .Y(n120) );
  INVX1_LVT U916 ( .A(n293), .Y(n763) );
  IBUFFX2_LVT U917 ( .A(n293), .Y(n121) );
  INVX1_LVT U918 ( .A(n291), .Y(n764) );
  IBUFFX2_LVT U919 ( .A(n291), .Y(n118) );
  AND2X4_LVT U920 ( .A1(n282), .A2(n279), .Y(n765) );
  INVX1_LVT U921 ( .A(n286), .Y(n766) );
  IBUFFX2_LVT U922 ( .A(n286), .Y(n117) );
  INVX1_LVT U923 ( .A(n292), .Y(net11264) );
  IBUFFX2_LVT U924 ( .A(n292), .Y(n119) );
  INVX1_LVT U925 ( .A(n277), .Y(net11260) );
  IBUFFX2_LVT U926 ( .A(n277), .Y(n115) );
  INVX0_LVT U927 ( .A(n769), .Y(n767) );
  AO22X1_LVT U928 ( .A1(pc_inst[4]), .A2(n758), .A3(pc_next[5]), .A4(n368), 
        .Y(n768) );
  AO22X1_LVT U929 ( .A1(pc_inst[8]), .A2(n759), .A3(pc_next[13]), .A4(n344), 
        .Y(n769) );
  NAND2X0_LVT U930 ( .A1(n148), .A2(n770), .Y(n366) );
  AOI22X1_LVT U931 ( .A1(pc_inst[5]), .A2(n768), .A3(n367), .A4(pc_next[6]), 
        .Y(n770) );
  AO21X2_LVT U932 ( .A1(pc_next[2]), .A2(net10842), .A3(n332), .Y(n331) );
  NAND4X0_LVT U933 ( .A1(pc_inst[12]), .A2(net11353), .A3(n697), .A4(n133), 
        .Y(net11243) );
  IBUFFX4_LVT U934 ( .A(n371), .Y(n153) );
  AND2X1_LVT U935 ( .A1(pc_next[9]), .A2(n317), .Y(n771) );
  NAND3X2_LVT U936 ( .A1(n769), .A2(n144), .A3(pc_next[14]), .Y(n338) );
  NAND2X2_LVT U937 ( .A1(RegWriteData[13]), .A2(n388), .Y(n257) );
  NAND2X2_LVT U938 ( .A1(RegWriteData[11]), .A2(n388), .Y(n259) );
  NAND2X2_LVT U939 ( .A1(RegWriteData[8]), .A2(n388), .Y(n247) );
  NAND2X2_LVT U940 ( .A1(RegWriteData[7]), .A2(n388), .Y(n248) );
  NAND2X2_LVT U941 ( .A1(RegWriteData[6]), .A2(n388), .Y(n249) );
  NAND2X2_LVT U942 ( .A1(RegWriteData[5]), .A2(n388), .Y(n250) );
  NAND2X2_LVT U943 ( .A1(RegWriteData[4]), .A2(n388), .Y(n251) );
  NAND3X2_LVT U944 ( .A1(n198), .A2(n197), .A3(n417), .Y(n388) );
  NAND2X2_LVT U945 ( .A1(RegWriteData[2]), .A2(n388), .Y(n253) );
  NAND2X2_LVT U946 ( .A1(RegWriteData[10]), .A2(n388), .Y(n260) );
  NAND2X2_LVT U947 ( .A1(RegWriteData[1]), .A2(n388), .Y(n254) );
  INVX0_LVT U948 ( .A(SrcReg1[0]), .Y(n110) );
  INVX0_LVT U949 ( .A(SrcReg1[2]), .Y(n104) );
  INVX0_LVT U950 ( .A(SrcReg1[1]), .Y(n111) );
  INVX1_LVT U951 ( .A(EX_signals[35]), .Y(n772) );
  NBUFFX2_LVT U952 ( .A(n90), .Y(n801) );
  NBUFFX2_LVT U953 ( .A(n90), .Y(n800) );
  INVX1_LVT U954 ( .A(n262), .Y(n178) );
  INVX0_LVT U955 ( .A(n362), .Y(n143) );
  NAND2X2_LVT U956 ( .A1(n415), .A2(n417), .Y(n262) );
  AND2X1_LVT U957 ( .A1(n671), .A2(n383), .Y(n385) );
  AND2X1_LVT U958 ( .A1(n670), .A2(n383), .Y(n387) );
  INVX1_LVT U959 ( .A(n236), .Y(n90) );
  INVX1_LVT U960 ( .A(n772), .Y(EX_signals[31]) );
  INVX1_LVT U961 ( .A(n772), .Y(EX_signals[32]) );
  INVX1_LVT U962 ( .A(n772), .Y(EX_signals[33]) );
  INVX1_LVT U963 ( .A(n772), .Y(EX_signals[34]) );
  INVX1_LVT U964 ( .A(n772), .Y(EX_signals[36]) );
  INVX1_LVT U965 ( .A(n772), .Y(EX_signals[37]) );
  INVX1_LVT U966 ( .A(n772), .Y(EX_signals[38]) );
  INVX1_LVT U967 ( .A(n263), .Y(n168) );
  INVX1_LVT U968 ( .A(n265), .Y(n165) );
  INVX1_LVT U969 ( .A(n267), .Y(n171) );
  INVX1_LVT U970 ( .A(n266), .Y(n166) );
  INVX1_LVT U971 ( .A(n264), .Y(n167) );
  INVX1_LVT U972 ( .A(n268), .Y(n170) );
  INVX1_LVT U973 ( .A(n269), .Y(n169) );
  INVX1_LVT U974 ( .A(n275), .Y(n177) );
  INVX1_LVT U975 ( .A(n245), .Y(n179) );
  INVX1_LVT U976 ( .A(n274), .Y(n176) );
  INVX1_LVT U977 ( .A(n272), .Y(n174) );
  INVX1_LVT U978 ( .A(n270), .Y(n172) );
  INVX1_LVT U979 ( .A(n273), .Y(n175) );
  INVX1_LVT U980 ( .A(n271), .Y(n173) );
  OR4X1_LVT U981 ( .A1(n202), .A2(n203), .A3(n204), .A4(n205), .Y(n201) );
  NAND2X2_LVT U982 ( .A1(n412), .A2(n419), .Y(n270) );
  NAND2X2_LVT U983 ( .A1(n411), .A2(n412), .Y(n263) );
  NAND2X2_LVT U984 ( .A1(n412), .A2(n424), .Y(n267) );
  NAND2X2_LVT U985 ( .A1(n415), .A2(n413), .Y(n275) );
  NAND2X2_LVT U986 ( .A1(n411), .A2(n413), .Y(n264) );
  NAND2X2_LVT U987 ( .A1(n424), .A2(n416), .Y(n269) );
  NAND2X2_LVT U988 ( .A1(n424), .A2(n413), .Y(n268) );
  NAND2X2_LVT U989 ( .A1(n417), .A2(n419), .Y(n273) );
  NAND2X2_LVT U990 ( .A1(n413), .A2(n419), .Y(n271) );
  NAND2X2_LVT U991 ( .A1(n419), .A2(n416), .Y(n272) );
  NAND2X2_LVT U992 ( .A1(n411), .A2(n416), .Y(n265) );
  NAND2X2_LVT U993 ( .A1(n411), .A2(n417), .Y(n266) );
  NAND2X2_LVT U994 ( .A1(n415), .A2(n412), .Y(n274) );
  NAND2X2_LVT U995 ( .A1(n415), .A2(n416), .Y(n245) );
  INVX0_LVT U996 ( .A(n248), .Y(n185) );
  INVX0_LVT U997 ( .A(n247), .Y(n186) );
  INVX0_LVT U998 ( .A(n257), .Y(n191) );
  INVX0_LVT U999 ( .A(n254), .Y(n195) );
  INVX0_LVT U1000 ( .A(n260), .Y(n188) );
  INVX0_LVT U1001 ( .A(n253), .Y(n196) );
  INVX0_LVT U1002 ( .A(n251), .Y(n182) );
  INVX0_LVT U1003 ( .A(n250), .Y(n183) );
  INVX0_LVT U1004 ( .A(n249), .Y(n184) );
  NAND2X2_LVT U1005 ( .A1(wen_BHT), .A2(actual_taken), .Y(n236) );
  INVX0_LVT U1006 ( .A(n259), .Y(n189) );
  INVX1_LVT U1007 ( .A(n352), .Y(n142) );
  INVX1_LVT U1008 ( .A(n378), .Y(n135) );
  INVX1_LVT U1009 ( .A(net11057), .Y(net11059) );
  INVX1_LVT U1010 ( .A(net11057), .Y(net11061) );
  INVX1_LVT U1011 ( .A(pc_next[15]), .Y(n156) );
  XNOR2X1_LVT U1012 ( .A1(pc_curr[1]), .A2(actual_target[1]), .Y(n230) );
  XNOR2X1_LVT U1013 ( .A1(pc_curr[13]), .A2(actual_target[13]), .Y(n233) );
  AND3X1_LVT U1014 ( .A1(pc_inst[8]), .A2(n157), .A3(n767), .Y(n796) );
  XNOR2X1_LVT U1015 ( .A1(IF_ID_predicted_target[13]), .A2(branch_target[13]), 
        .Y(n208) );
  XNOR2X1_LVT U1016 ( .A1(IF_ID_predicted_target[12]), .A2(n684), .Y(n209) );
  INVX1_LVT U1017 ( .A(n360), .Y(n141) );
  INVX1_LVT U1018 ( .A(pc_curr[0]), .Y(n89) );
  XNOR2X1_LVT U1019 ( .A1(pc_curr[5]), .A2(actual_target[5]), .Y(n241) );
  XNOR2X1_LVT U1020 ( .A1(pc_curr[4]), .A2(actual_target[4]), .Y(n242) );
  XNOR2X1_LVT U1021 ( .A1(pc_curr[3]), .A2(actual_target[3]), .Y(n243) );
  XNOR2X1_LVT U1022 ( .A1(pc_curr[8]), .A2(actual_target[8]), .Y(n238) );
  XNOR2X1_LVT U1023 ( .A1(pc_curr[7]), .A2(actual_target[7]), .Y(n239) );
  XNOR2X1_LVT U1024 ( .A1(pc_curr[9]), .A2(actual_target[9]), .Y(n237) );
  XNOR2X1_LVT U1025 ( .A1(pc_curr[6]), .A2(actual_target[6]), .Y(n240) );
  XOR2X1_LVT U1026 ( .A1(pc_next[1]), .A2(net10857), .Y(n333) );
  XNOR2X1_LVT U1027 ( .A1(IF_ID_predicted_target[4]), .A2(branch_target[4]), 
        .Y(n218) );
  XNOR2X1_LVT U1028 ( .A1(IF_ID_predicted_target[3]), .A2(branch_target[3]), 
        .Y(n219) );
  XNOR2X1_LVT U1029 ( .A1(IF_ID_predicted_target[1]), .A2(branch_target[1]), 
        .Y(n221) );
  XNOR2X1_LVT U1030 ( .A1(IF_ID_predicted_target[10]), .A2(n695), .Y(n211) );
  XNOR2X1_LVT U1031 ( .A1(IF_ID_predicted_target[6]), .A2(branch_target[6]), 
        .Y(n213) );
  XNOR2X1_LVT U1032 ( .A1(IF_ID_predicted_target[9]), .A2(branch_target[9]), 
        .Y(n214) );
  INVX1_LVT U1033 ( .A(pc_next[11]), .Y(n160) );
  XNOR2X1_LVT U1034 ( .A1(pc_curr[11]), .A2(actual_target[11]), .Y(n227) );
  XNOR2X1_LVT U1035 ( .A1(IF_ID_predicted_target[5]), .A2(branch_target[5]), 
        .Y(n217) );
  XNOR2X1_LVT U1036 ( .A1(IF_ID_predicted_target[11]), .A2(branch_target[11]), 
        .Y(n210) );
  XNOR2X1_LVT U1037 ( .A1(IF_ID_predicted_target[0]), .A2(branch_target[0]), 
        .Y(n212) );
  XNOR2X1_LVT U1038 ( .A1(IF_ID_predicted_target[7]), .A2(branch_target[7]), 
        .Y(n216) );
  XNOR2X1_LVT U1039 ( .A1(IF_ID_predicted_target[8]), .A2(branch_target[8]), 
        .Y(n215) );
  NAND2X2_LVT U1040 ( .A1(n180), .A2(MEM_WB_RegWrite), .Y(n276) );
  INVX1_LVT U1041 ( .A(n388), .Y(n180) );
  INVX1_LVT U1042 ( .A(MEM_WB_reg_rd[1]), .Y(n199) );
  INVX1_LVT U1043 ( .A(MEM_WB_reg_rd[0]), .Y(n200) );
  INVX1_LVT U1044 ( .A(MEM_WB_reg_rd[2]), .Y(n198) );
  INVX1_LVT U1045 ( .A(MEM_WB_reg_rd[3]), .Y(n197) );
  INVX0_LVT U1046 ( .A(pc_inst[8]), .Y(n144) );
  INVX1_LVT U1047 ( .A(pc_next[9]), .Y(n162) );
  INVX1_LVT U1048 ( .A(pc_inst[10]), .Y(n136) );
  INVX1_LVT U1049 ( .A(pc_inst[9]), .Y(n137) );
  INVX1_LVT U1050 ( .A(flags[2]), .Y(n164) );
  INVX1_LVT U1051 ( .A(pc_next[12]), .Y(n159) );
  INVX1_LVT U1052 ( .A(pc_next[13]), .Y(n158) );
  INVX1_LVT U1053 ( .A(pc_next[10]), .Y(n161) );
  INVX0_LVT U1054 ( .A(pc_inst[3]), .Y(n151) );
  INVX1_LVT U1055 ( .A(pc_inst[5]), .Y(n149) );
  INVX1_LVT U1056 ( .A(pc_inst[4]), .Y(n150) );
  INVX1_LVT U1057 ( .A(pc_inst[6]), .Y(n148) );
  INVX1_LVT U1058 ( .A(pc_inst[7]), .Y(n147) );
  INVX2_LVT U1059 ( .A(pc_inst[12]), .Y(n134) );
  INVX1_LVT U1060 ( .A(pc_inst[12]), .Y(net11057) );
  NBUFFX2_LVT U1061 ( .A(pc_inst[3]), .Y(net11025) );
  NBUFFX2_LVT U1062 ( .A(pc_inst[11]), .Y(net11013) );
  NBUFFX2_LVT U1063 ( .A(MEM_signals[17]), .Y(EX_signals[22]) );
  NBUFFX2_LVT U1064 ( .A(MEM_signals[16]), .Y(EX_signals[21]) );
  NBUFFX2_LVT U1065 ( .A(MEM_signals[15]), .Y(EX_signals[20]) );
  NBUFFX2_LVT U1066 ( .A(MEM_signals[14]), .Y(EX_signals[19]) );
  NBUFFX2_LVT U1067 ( .A(MEM_signals[13]), .Y(EX_signals[18]) );
  NBUFFX2_LVT U1068 ( .A(MEM_signals[12]), .Y(EX_signals[17]) );
  NBUFFX2_LVT U1069 ( .A(MEM_signals[11]), .Y(EX_signals[16]) );
  NBUFFX2_LVT U1070 ( .A(MEM_signals[10]), .Y(EX_signals[15]) );
  NBUFFX2_LVT U1071 ( .A(MEM_signals[9]), .Y(EX_signals[14]) );
  NBUFFX2_LVT U1072 ( .A(MEM_signals[8]), .Y(EX_signals[13]) );
  NBUFFX2_LVT U1073 ( .A(MEM_signals[7]), .Y(EX_signals[12]) );
  NBUFFX2_LVT U1074 ( .A(MEM_signals[6]), .Y(EX_signals[11]) );
  NBUFFX2_LVT U1075 ( .A(MEM_signals[5]), .Y(EX_signals[10]) );
  NBUFFX2_LVT U1076 ( .A(MEM_signals[3]), .Y(EX_signals[8]) );
  NBUFFX2_LVT U1077 ( .A(MEM_signals[2]), .Y(EX_signals[7]) );
  NBUFFX2_LVT U1078 ( .A(wen_BHT), .Y(is_branch) );
  NBUFFX2_LVT U1079 ( .A(pc_inst[8]), .Y(net10995) );
  NBUFFX2_LVT U1080 ( .A(pc_inst[9]), .Y(net11001) );
  NBUFFX2_LVT U1081 ( .A(pc_inst[10]), .Y(net11007) );
  XNOR3X1_LVT U1082 ( .A1(n151), .A2(pc_next[4]), .A3(net11362), .Y(n326) );
  XOR2X1_LVT U1083 ( .A1(n144), .A2(n339), .Y(n342) );
  INVX1_LVT U1084 ( .A(pc_next[14]), .Y(n157) );
  AND4X1_LVT U1085 ( .A1(pc_inst[12]), .A2(net11353), .A3(n133), .A4(n697), 
        .Y(net10866) );
  AND3X1_LVT U1086 ( .A1(n757), .A2(n353), .A3(n352), .Y(n797) );
  AO22X1_LVT U1087 ( .A1(pc_inst[7]), .A2(n754), .A3(n365), .A4(pc_next[8]), 
        .Y(n317) );
  XNOR3X1_LVT U1088 ( .A1(n147), .A2(pc_next[8]), .A3(n754), .Y(n318) );
  XOR2X1_LVT U1089 ( .A1(n317), .A2(pc_inst[8]), .Y(n315) );
  XNOR3X1_LVT U1090 ( .A1(n150), .A2(pc_next[5]), .A3(n758), .Y(n324) );
  AO22X1_LVT U1091 ( .A1(pc_inst[5]), .A2(n768), .A3(n367), .A4(pc_next[6]), 
        .Y(n798) );
  INVX1_LVT U1092 ( .A(n155), .Y(net10857) );
  INVX1_LVT U1093 ( .A(pc_inst[0]), .Y(n155) );
  XNOR2X1_LVT U1094 ( .A1(IF_ID_predicted_target[2]), .A2(n706), .Y(n220) );
  XOR2X1_LVT U1095 ( .A1(n330), .A2(n331), .Y(n329) );
  NOR2X0_LVT U1096 ( .A1(pc_next[2]), .A2(pc_inst[1]), .Y(n332) );
  INVX0_LVT U1097 ( .A(pc_next[2]), .Y(n163) );
  INVX0_LVT U1098 ( .A(pc_inst[1]), .Y(n154) );
  NBUFFX2_LVT U1099 ( .A(pc_inst[1]), .Y(net10842) );
  INVX0_LVT U1100 ( .A(n371), .Y(net10843) );
  XNOR2X1_LVT U1101 ( .A1(pc_curr[14]), .A2(actual_target[14]), .Y(n232) );
  XNOR3X1_LVT U1102 ( .A1(n152), .A2(pc_next[3]), .A3(n153), .Y(n328) );
  XNOR2X1_LVT U1103 ( .A1(IF_ID_predicted_target[15]), .A2(branch_target[15]), 
        .Y(n206) );
  XNOR2X1_LVT U1104 ( .A1(pc_curr[15]), .A2(actual_target[15]), .Y(n231) );
  AO22X1_LVT U1105 ( .A1(pc_inst[6]), .A2(n798), .A3(n366), .A4(pc_next[7]), 
        .Y(n319) );
  INVX0_LVT U1106 ( .A(n339), .Y(n139) );
  XNOR2X1_LVT U1107 ( .A1(IF_ID_predicted_target[14]), .A2(branch_target[14]), 
        .Y(n207) );
  XNOR3X1_LVT U1108 ( .A1(n148), .A2(pc_next[7]), .A3(n798), .Y(n320) );
  XNOR3X1_LVT U1109 ( .A1(n149), .A2(pc_next[6]), .A3(n768), .Y(n322) );
  XOR2X1_LVT U1110 ( .A1(n349), .A2(pc_next[12]), .Y(n351) );
  AND2X2_LVT U1111 ( .A1(pc_inst[12]), .A2(n670), .Y(n312) );
  AND2X4_LVT U1112 ( .A1(n282), .A2(n283), .Y(\iRF/iREAD_2/Wordline_second [3]) );
endmodule

