EESchema-LIBRARY Version 2.3  29/04/2008-12:22:35
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 17
#
# Dev Name: LM3S101-IRN20
# Package Name: SOIC28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM3S101-IRN20 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LM3S101
F0 "IC" -700 1100 50 H V L B
F1 "LM3S101-IRN20" -700 -1200 50 H V L B
F2 "luminary-micro-SOIC28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1050 700 1050
P 2 1 0 0 700 1050 700 -1050
P 2 1 0 0 700 -1050 -700 -1050
P 2 1 0 0 -700 -1050 -700 1050
X 32KHZ\PB1 20 900 800 200 L 40 40 1 1 B 
X C0+\PB6 2 900 300 200 L 40 40 1 1 B 
X C0O-\C1-\PB5 3 900 400 200 L 40 40 1 1 B 
X CCP0\PB0 19 900 900 200 L 40 40 1 1 B 
X CO-\PB4 4 900 500 200 L 40 40 1 1 B 
X GND@1 8 900 -900 200 L 40 40 1 1 W 
X GND@2 18 900 -800 200 L 40 40 1 1 W 
X GND@3 21 900 -700 200 L 40 40 1 1 W 
X LDO 6 -900 -400 200 R 40 40 1 1 w 
X OSC0 9 -900 -600 200 R 40 40 1 1 I 
X OSC1 10 -900 -900 200 R 40 40 1 1 O 
X PA0/RXD0 11 -900 700 200 R 40 40 1 1 B 
X PA1/TXD1 12 -900 600 200 R 40 40 1 1 B 
X PA2/SSICLK 13 -900 500 200 R 40 40 1 1 B 
X PA3/SSIFSS 14 -900 400 200 R 40 40 1 1 B 
X PA4/SSIRX 15 -900 300 200 R 40 40 1 1 B 
X PA5/SSITX 16 -900 200 200 R 40 40 1 1 B 
X RST 5 -900 900 200 R 40 40 1 1 I I
X SCL\PB2 23 900 700 200 L 40 40 1 1 B 
X SDA\PB3 24 900 600 200 L 40 40 1 1 B 
X TCK\SWCLK\PC0 28 900 -100 200 L 40 40 1 1 B 
X TDI\PC2 26 900 -300 200 L 40 40 1 1 B 
X TDO\SWO\PC3 25 900 -400 200 L 40 40 1 1 B 
X TMS\SWDIO\PC1 27 900 -200 200 L 40 40 1 1 B 
X TRST#\PB7 1 900 200 200 L 40 40 1 1 B 
X VDD@1 7 -900 0 200 R 40 40 1 1 W 
X VDD@2 17 -900 -100 200 R 40 40 1 1 W 
X VDD@3 22 -900 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S102-IRN20
# Package Name: SOIC28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM3S102-IRN20 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LM3S102
F0 "IC" -700 1100 50 H V L B
F1 "LM3S102-IRN20" -700 -1200 50 H V L B
F2 "luminary-micro-SOIC28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1050 700 1050
P 2 1 0 0 700 1050 700 -1050
P 2 1 0 0 700 -1050 -700 -1050
P 2 1 0 0 -700 -1050 -700 1050
X 32KHZ\PB1 20 900 800 200 L 40 40 1 1 B 
X C0O\PB5 3 900 400 200 L 40 40 1 1 B 
X CCP0\PB0 19 900 900 200 L 40 40 1 1 B 
X CCP1\C0+\PB6 2 900 300 200 L 40 40 1 1 B 
X CO-\PB4 4 900 500 200 L 40 40 1 1 B 
X GND@1 8 900 -900 200 L 40 40 1 1 W 
X GND@2 18 900 -800 200 L 40 40 1 1 W 
X GND@3 21 900 -700 200 L 40 40 1 1 W 
X LDO 6 -900 -400 200 R 40 40 1 1 w 
X OSC0 9 -900 -600 200 R 40 40 1 1 I 
X OSC1 10 -900 -900 200 R 40 40 1 1 O 
X PA0/RXD0 11 -900 700 200 R 40 40 1 1 B 
X PA1/TXD1 12 -900 600 200 R 40 40 1 1 B 
X PA2/SSICLK 13 -900 500 200 R 40 40 1 1 B 
X PA3/SSIFSS 14 -900 400 200 R 40 40 1 1 B 
X PA4/SSIRX 15 -900 300 200 R 40 40 1 1 B 
X PA5/SSITX 16 -900 200 200 R 40 40 1 1 B 
X RST 5 -900 900 200 R 40 40 1 1 I I
X SCL\PB2 23 900 700 200 L 40 40 1 1 B 
X SDA\PB3 24 900 600 200 L 40 40 1 1 B 
X TCK\SWCLK\PC0 28 900 -100 200 L 40 40 1 1 B 
X TDI\PC2 26 900 -300 200 L 40 40 1 1 B 
X TDO\SWO\PC3 25 900 -400 200 L 40 40 1 1 B 
X TMS\SWDIO\PC1 27 900 -200 200 L 40 40 1 1 B 
X TRST#\PB7 1 900 200 200 L 40 40 1 1 B 
X VDD@1 7 -900 0 200 R 40 40 1 1 W 
X VDD@2 17 -900 -100 200 R 40 40 1 1 W 
X VDD@3 22 -900 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S301-IQN20
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S301-IQN20 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S301
F0 "IC" -800 1300 50 H V L B
F1 "LM3S301-IQN20" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 B 
X ADC1 2 1000 -1100 200 L 40 40 1 1 B 
X ADC2 3 1000 -1000 200 L 40 40 1 1 B 
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X C1-\PB5 43 1000 600 200 L 40 40 1 1 B 
X C1O\C1+\PC5 13 1000 -300 200 L 40 40 1 1 B 
X CCP0\PB0 29 1000 1100 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PB1 30 1000 1000 200 L 40 40 1 1 B 
X PB2 33 1000 900 200 L 40 40 1 1 B 
X PB3 34 1000 800 200 L 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PC6 12 1000 -400 200 L 40 40 1 1 B 
X PC7 11 1000 -500 200 L 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2 27 -1000 0 200 R 40 40 1 1 B 
X PD3 28 -1000 -100 200 R 40 40 1 1 B 
X PD4 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PE0 35 1000 -700 200 L 40 40 1 1 B 
X PE1 36 1000 -800 200 L 40 40 1 1 B 
X PE2 4 1000 -900 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S310-IQN25
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S310-IQN25 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S310
F0 "IC" -800 1300 50 H V L B
F1 "LM3S310-IQN25" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X C1+\C1O\PC5 13 1000 -300 200 L 40 40 1 1 B 
X C1-\PB5 43 1000 600 200 L 40 40 1 1 B 
X C2-\PC7 11 1000 -500 200 L 40 40 1 1 B 
X C2O\C2+\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP1\PE3 3 1000 -1000 200 L 40 40 1 1 B 
X CCP3\PE4 2 1000 -1100 200 L 40 40 1 1 B 
X CCP4\PE2 4 1000 -900 200 L 40 40 1 1 B 
X CCP5\PE5 1 1000 -1200 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PB2 33 1000 900 200 L 40 40 1 1 B 
X PB3 34 1000 800 200 L 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X PWM4\PE0 35 1000 -700 200 L 40 40 1 1 B 
X PWM5\PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S315-IQN25
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S315-IQN25 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S315
F0 "IC" -800 1300 50 H V L B
F1 "LM3S315-IQN25" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 B 
X ADC1 2 1000 -1100 200 L 40 40 1 1 B 
X ADC2 3 1000 -1000 200 L 40 40 1 1 B 
X ADC3 4 1000 -900 200 L 40 40 1 1 B 
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X CCP0\PB0 29 1000 1100 200 L 40 40 1 1 B 
X CCP1\PC5 13 1000 -300 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP5\PB5 43 1000 600 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PB1 30 1000 1000 200 L 40 40 1 1 B 
X PB2 33 1000 900 200 L 40 40 1 1 B 
X PB3 34 1000 800 200 L 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PE0 35 1000 -700 200 L 40 40 1 1 B 
X PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S316-IQN25
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S316-IQN25 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S316
F0 "IC" -800 1300 50 H V L B
F1 "LM3S316-IQN25" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 B 
X ADC1 2 1000 -1100 200 L 40 40 1 1 B 
X ADC2 3 1000 -1000 200 L 40 40 1 1 B 
X ADC3 4 1000 -900 200 L 40 40 1 1 B 
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X CCP1\PC5 13 1000 -300 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP5\PB5 43 1000 600 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PE0 35 1000 -700 200 L 40 40 1 1 B 
X PE1 36 1000 -800 200 L 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S328-IQN25
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S328-IQN25 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S328
F0 "IC" -800 1300 50 H V L B
F1 "LM3S328-IQN25" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 I 
X ADC1 2 1000 -1100 200 L 40 40 1 1 I 
X ADC2 3 1000 -1000 200 L 40 40 1 1 I 
X ADC3 4 1000 -900 200 L 40 40 1 1 I 
X ADC4 48 -1000 -500 200 R 40 40 1 1 I 
X ADC5 47 -1000 -400 200 R 40 40 1 1 I 
X ADC6 46 -1000 -300 200 R 40 40 1 1 I 
X ADC7 45 -1000 -200 200 R 40 40 1 1 I 
X CCP0\PB0 29 1000 1100 200 L 40 40 1 1 B 
X CCP1\PC5 13 1000 -300 200 L 40 40 1 1 B 
X CCP2\PB1 30 1000 1000 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP5\PB5 43 1000 600 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PB4 44 1000 700 200 L 40 40 1 1 B 
X PB6 42 1000 500 200 L 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PD0 25 -1000 200 200 R 40 40 1 1 B 
X PD1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PE0 35 1000 -700 200 L 40 40 1 1 B 
X PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S601-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S601-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S601
F0 "IC" -800 1300 50 H V L B
F1 "LM3S601-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X C1+\C0O\PC5 13 1000 -300 200 L 40 40 1 1 B 
X C1-\PB5 43 1000 600 200 L 40 40 1 1 B 
X C2-\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP1\PE3 3 1000 -1000 200 L 40 40 1 1 B 
X CCP3\PE4 2 1000 -1100 200 L 40 40 1 1 B 
X CCP4\PE2 4 1000 -900 200 L 40 40 1 1 B 
X CCP5\PE5 1 1000 -1200 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/IDX 48 -1000 -500 200 R 40 40 1 1 B 
X PHA\PC4 14 1000 -200 200 L 40 40 1 1 B 
X PHB\C2+\PC6 12 1000 -400 200 L 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X PWM4\PE0 35 1000 -700 200 L 40 40 1 1 B 
X PWM5\PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S610-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S610-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S610
F0 "IC" -800 1300 50 H V L B
F1 "LM3S610-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 B 
X ADC1 2 1000 -1100 200 L 40 40 1 1 B 
X CCP1\PE3 3 1000 -1000 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP5\PB5 43 1000 600 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PB4 44 1000 700 200 L 40 40 1 1 B 
X PB6 42 1000 500 200 L 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PC5 13 1000 -300 200 L 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7 48 -1000 -500 200 R 40 40 1 1 B 
X PE2 4 1000 -900 200 L 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X PWM4\PE0 35 1000 -700 200 L 40 40 1 1 B 
X PWM5\PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S613-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S613-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S613
F0 "IC" -800 1300 50 H V L B
F1 "LM3S613-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 B 
X ADC1 2 1000 -1100 200 L 40 40 1 1 B 
X ADC2 3 1000 -1000 200 L 40 40 1 1 B 
X ADC3 4 1000 -900 200 L 40 40 1 1 B 
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X CCP1\PC5 13 1000 -300 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP5\PB5 43 1000 600 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PE0 35 1000 -700 200 L 40 40 1 1 B 
X PE1 36 1000 -800 200 L 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S615-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S615-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S615
F0 "IC" -800 1300 50 H V L B
F1 "LM3S615-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 B 
X ADC1 2 1000 -1100 200 L 40 40 1 1 B 
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X C1+\C0O\PC5 13 1000 -300 200 L 40 40 1 1 B 
X C1-\PB5 43 1000 600 200 L 40 40 1 1 B 
X C2-\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP1\PE3 3 1000 -1000 200 L 40 40 1 1 B 
X CCP3\C2+\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PE2 4 1000 -900 200 L 40 40 1 1 B 
X CCP5\PC4 14 1000 -200 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X PWM4\PE0 35 1000 -700 200 L 40 40 1 1 B 
X PWM5\PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S628-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S628-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S628
F0 "IC" -800 1300 50 H V L B
F1 "LM3S628-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 I 
X ADC1 2 1000 -1100 200 L 40 40 1 1 I 
X ADC2 3 1000 -1000 200 L 40 40 1 1 I 
X ADC3 4 1000 -900 200 L 40 40 1 1 I 
X ADC4 48 -1000 -500 200 R 40 40 1 1 I 
X ADC5 47 -1000 -400 200 R 40 40 1 1 I 
X ADC6 46 -1000 -300 200 R 40 40 1 1 I 
X ADC7 45 -1000 -200 200 R 40 40 1 1 I 
X CCP0\PB0 29 1000 1100 200 L 40 40 1 1 B 
X CCP1\PB1 30 1000 1000 200 L 40 40 1 1 B 
X CCP1\PC5 13 1000 -300 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PB4 44 1000 700 200 L 40 40 1 1 B 
X PB5 43 1000 600 200 L 40 40 1 1 B 
X PB6 42 1000 500 200 L 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PC7 11 1000 -500 200 L 40 40 1 1 B 
X PD0 25 -1000 200 200 R 40 40 1 1 B 
X PD1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PE0 35 1000 -700 200 L 40 40 1 1 B 
X PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S801-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S801-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S801
F0 "IC" -800 1300 50 H V L B
F1 "LM3S801-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X C1+\C0O\PC5 13 1000 -300 200 L 40 40 1 1 B 
X C1-\PB5 43 1000 600 200 L 40 40 1 1 B 
X C2-\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP1\PE3 3 1000 -1000 200 L 40 40 1 1 B 
X CCP3\PE4 2 1000 -1100 200 L 40 40 1 1 B 
X CCP4\PE2 4 1000 -900 200 L 40 40 1 1 B 
X CCP5\PE5 1 1000 -1200 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/IDX 48 -1000 -500 200 R 40 40 1 1 B 
X PHA\PC4 14 1000 -200 200 L 40 40 1 1 B 
X PHB\C2+\PC6 12 1000 -400 200 L 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X PWM4\PE0 35 1000 -700 200 L 40 40 1 1 B 
X PWM5\PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S811-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S811-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S811
F0 "IC" -800 1300 50 H V L B
F1 "LM3S811-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 I 
X ADC1 2 1000 -1100 200 L 40 40 1 1 I 
X ADC2 3 1000 -1000 200 L 40 40 1 1 I 
X ADC3 4 1000 -900 200 L 40 40 1 1 I 
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X CCP1\PC5 13 1000 -300 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP5\PB5 43 1000 600 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X PWM4\PE0 35 1000 -700 200 L 40 40 1 1 B 
X PWM5\PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S812-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S812-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S812
F0 "IC" -800 1300 50 H V L B
F1 "LM3S812-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 I 
X ADC1 2 1000 -1100 200 L 40 40 1 1 I 
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X CCP0\PB0 29 1000 1100 200 L 40 40 1 1 B 
X CCP1\PE3 3 1000 -1000 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP5\PB5 43 1000 600 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PB1 30 1000 1000 200 L 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PC5 13 1000 -300 200 L 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PE0 35 1000 -700 200 L 40 40 1 1 B 
X PE1 36 1000 -800 200 L 40 40 1 1 B 
X PE2 4 1000 -900 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S815-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S815-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S815
F0 "IC" -800 1300 50 H V L B
F1 "LM3S815-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 B 
X ADC1 2 1000 -1100 200 L 40 40 1 1 B 
X C0+\PB6 42 1000 500 200 L 40 40 1 1 B 
X C0-\PB4 44 1000 700 200 L 40 40 1 1 B 
X C1+\C0O\PC5 13 1000 -300 200 L 40 40 1 1 B 
X C1-\PB5 43 1000 600 200 L 40 40 1 1 B 
X C2-\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP1\PE3 3 1000 -1000 200 L 40 40 1 1 B 
X CCP3\C2+\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PE2 4 1000 -900 200 L 40 40 1 1 B 
X CCP5\PC4 14 1000 -200 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PD0/PWM0 25 -1000 200 200 R 40 40 1 1 B 
X PD1/PWM1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PD4/CCP0 45 -1000 -200 200 R 40 40 1 1 B 
X PD5/CCP2 46 -1000 -300 200 R 40 40 1 1 B 
X PD6/FAULT 47 -1000 -400 200 R 40 40 1 1 B 
X PD7/C0O 48 -1000 -500 200 R 40 40 1 1 B 
X PWM2\PB0 29 1000 1100 200 L 40 40 1 1 B 
X PWM3\PB1 30 1000 1000 200 L 40 40 1 1 B 
X PWM4\PE0 35 1000 -700 200 L 40 40 1 1 B 
X PWM5\PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LM3S828-IQN50
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LM3S828-IQN50 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: LM3S828
F0 "IC" -800 1300 50 H V L B
F1 "LM3S828-IQN50" -800 -1500 50 H V L B
F2 "luminary-micro-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 1250 800 1250
P 2 1 0 0 800 1250 800 -1350
P 2 1 0 0 800 -1350 -800 -1350
P 2 1 0 0 -800 -1350 -800 1250
X ADC0 1 1000 -1200 200 L 40 40 1 1 I 
X ADC1 2 1000 -1100 200 L 40 40 1 1 I 
X ADC2 3 1000 -1000 200 L 40 40 1 1 I 
X ADC3 4 1000 -900 200 L 40 40 1 1 I 
X ADC4 48 -1000 -500 200 R 40 40 1 1 I 
X ADC5 47 -1000 -400 200 R 40 40 1 1 I 
X ADC6 46 -1000 -300 200 R 40 40 1 1 I 
X ADC7 45 -1000 -200 200 R 40 40 1 1 I 
X CCP0\PB0 29 1000 1100 200 L 40 40 1 1 B 
X CCP1\PC5 13 1000 -300 200 L 40 40 1 1 B 
X CCP2\PB1 30 1000 1000 200 L 40 40 1 1 B 
X CCP3\PC6 12 1000 -400 200 L 40 40 1 1 B 
X CCP4\PC7 11 1000 -500 200 L 40 40 1 1 B 
X CCP5\PB5 43 1000 600 200 L 40 40 1 1 B 
X OSC0 9 -1000 -700 200 R 40 40 1 1 I 
X OSC1 10 -1000 -1200 200 R 40 40 1 1 O 
X PA0/RXD0 17 -1000 900 200 R 40 40 1 1 B 
X PA1/TXD0 18 -1000 800 200 R 40 40 1 1 B 
X PA2/SSICLK 19 -1000 700 200 R 40 40 1 1 B 
X PA3/SSIFSS 20 -1000 600 200 R 40 40 1 1 B 
X PA4/SSIRX 21 -1000 500 200 R 40 40 1 1 B 
X PA5/SSITX 22 -1000 400 200 R 40 40 1 1 B 
X PB4 44 1000 700 200 L 40 40 1 1 B 
X PB6 42 1000 500 200 L 40 40 1 1 B 
X PC4 14 1000 -200 200 L 40 40 1 1 B 
X PD0 25 -1000 200 200 R 40 40 1 1 B 
X PD1 26 -1000 100 200 R 40 40 1 1 B 
X PD2/RXD1 27 -1000 0 200 R 40 40 1 1 B 
X PD3/TXD1 28 -1000 -100 200 R 40 40 1 1 B 
X PE0 35 1000 -700 200 L 40 40 1 1 B 
X PE1 36 1000 -800 200 L 40 40 1 1 B 
X RST 5 -1000 1100 200 R 40 40 1 1 I I
X SCL\PB2 33 1000 900 200 L 40 40 1 1 B 
X SDA\PB3 34 1000 800 200 L 40 40 1 1 B 
X SWCLK\TCK\PC0 40 1000 200 200 L 40 40 1 1 B 
X SWDIO\TMS\PC1 39 1000 100 200 L 40 40 1 1 B 
X SWO\TDO\PC3 37 1000 -100 200 L 40 40 1 1 B 
X TDI\PC2 38 1000 0 200 L 40 40 1 1 B 
X TRST#\PB7 41 1000 400 200 L 40 40 1 1 B 
# Gate Name: P
# Symbol Name: POWER
P 2 2 0 0 -600 500 600 500
P 2 2 0 0 600 500 600 -400
P 2 2 0 0 600 -400 -600 -400
P 2 2 0 0 -600 -400 -600 500
T 0 405 -265 70 0 2 0 PWR
X GND@1 8 -400 -600 200 U 40 40 2 1 W 
X GND@2 16 -200 -600 200 U 40 40 2 1 W 
X GND@3 24 0 -600 200 U 40 40 2 1 W 
X GND@4 31 200 -600 200 U 40 40 2 1 W 
X LDO 6 500 700 200 D 40 40 2 1 w 
X VDD@1 7 -400 700 200 D 40 40 2 1 W 
X VDD@2 15 -200 700 200 D 40 40 2 1 W 
X VDD@3 23 0 700 200 D 40 40 2 1 W 
X VDD@4 32 200 700 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#End Library
