#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55eb3b3753b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x55eb3b3b8a90_0 .var/i "__vunit_check_count", 31 0;
v0x55eb3b39fc10_0 .var/str "__vunit_current_test";
v0x55eb3b3a0380_0 .var/i "__vunit_fail_count", 31 0;
v0x55eb3b3a2bb0_0 .var/i "__vunit_test_done", 31 0;
S_0x55eb3b3731a0 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x55eb3b3753b0;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x55eb3b3b8a90_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x55eb3b3a0380_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x55eb3b3260b0 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x55eb3b3753b0;
 .timescale 0 0;
v0x55eb3b3c6490_0 .var/i "failed", 31 0;
v0x55eb3b3b8680_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x55eb3b3b8680_0, 0, 32;
    %load/vec4 v0x55eb3b3b8680_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55eb3b3c6490_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x55eb3b3b8680_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x55eb3b3b8680_0 {0 0 0};
T_1.2 ;
    %end;
S_0x55eb3b374bd0 .scope module, "async_fifo_empty_timing_tb" "async_fifo_empty_timing_tb" 4 15;
 .timescale -12 -12;
P_0x55eb3b37f220 .param/l "ADDR_WIDTH" 1 4 19, +C4<00000000000000000000000000000100>;
P_0x55eb3b37f260 .param/l "DATA_WIDTH" 1 4 18, +C4<00000000000000000000000000001000>;
P_0x55eb3b37f2a0 .param/l "DEPTH" 1 4 20, +C4<00000000000000000000000000010000>;
v0x55eb3b3fe120_0 .net "empty", 0 0, L_0x55eb3b3ff370;  1 drivers
v0x55eb3b3fe1c0_0 .var/i "empty_assert_cycles", 31 0;
v0x55eb3b3fe280_0 .var "empty_assert_time", 63 0;
v0x55eb3b3fe370_0 .var/i "empty_deassert_cycles", 31 0;
v0x55eb3b3fe450_0 .var "empty_deassert_time", 63 0;
v0x55eb3b3fe580_0 .net "full", 0 0, L_0x55eb3b410a70;  1 drivers
v0x55eb3b3fe620_0 .net "has_data", 0 0, L_0x55eb3b3ff680;  1 drivers
v0x55eb3b3fe6f0_0 .var "rd_clk", 0 0;
v0x55eb3b3fe7e0_0 .net "rd_data", 7 0, v0x55eb3b3fbc10_0;  1 drivers
v0x55eb3b3fe910_0 .var "rd_en", 0 0;
v0x55eb3b3fe9e0_0 .var "read_time", 63 0;
v0x55eb3b3fea80_0 .var "rst", 0 0;
v0x55eb3b3feb20_0 .var "wr_clk", 0 0;
v0x55eb3b3febc0_0 .var "wr_data", 7 0;
v0x55eb3b3fec60_0 .var "wr_en", 0 0;
v0x55eb3b3fed30_0 .var "write_time", 63 0;
S_0x55eb3b3e6f00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 189, 4 189 0, S_0x55eb3b374bd0;
 .timescale -12 -12;
v0x55eb3b3a2ec0_0 .var/2s "i", 31 0;
E_0x55eb3b30caa0 .event posedge, v0x55eb3b3e8390_0;
E_0x55eb3b30e570 .event posedge, v0x55eb3b3e8d30_0;
S_0x55eb3b3e71c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 267, 4 267 0, S_0x55eb3b374bd0;
 .timescale -12 -12;
v0x55eb3b3e73c0_0 .var/2s "i", 31 0;
S_0x55eb3b3e74a0 .scope begin, "$unm_blk_88" "$unm_blk_88" 4 298, 4 298 0, S_0x55eb3b374bd0;
 .timescale -12 -12;
v0x55eb3b3e7960 .array/i "deassert_times", 2 0, 31 0;
S_0x55eb3b3e7680 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 304, 4 304 0, S_0x55eb3b3e74a0;
 .timescale -12 -12;
v0x55eb3b3e7860_0 .var/2s "trial", 31 0;
S_0x55eb3b3e7a40 .scope module, "DUT" "async_fifo" 4 47, 5 11 0, S_0x55eb3b374bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x55eb3b380370 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x55eb3b3803b0 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x55eb3b3803f0 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x55eb3b380430 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x55eb3b380470 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x55eb3b3b8970 .functor NOT 1, v0x55eb3b3fc470_0, C4<0>, C4<0>, C4<0>;
L_0x55eb3b40fdd0 .functor XOR 1, L_0x55eb3b410310, L_0x55eb3b410440, C4<0>, C4<0>;
L_0x55eb3b39fa70 .functor AND 1, L_0x55eb3b410140, L_0x55eb3b40fdd0, C4<1>, C4<1>;
L_0x55eb3b3a0260 .functor OR 1, v0x55eb3b3eb6b0_0, v0x55eb3b3fd220_0, C4<0>, C4<0>;
L_0x55eb3b3a2a10 .functor NOT 1, L_0x55eb3b410670, C4<0>, C4<0>, C4<0>;
L_0x55eb3b3a2d60 .functor AND 1, v0x55eb3b3fec60_0, L_0x55eb3b3a2a10, C4<1>, C4<1>;
L_0x55eb3b410ee0 .functor AND 1, v0x55eb3b3fe910_0, L_0x55eb3b410e40, C4<1>, C4<1>;
L_0x7f35bf4c9018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3e9c50_0 .net/2u *"_ivl_10", 0 0, L_0x7f35bf4c9018;  1 drivers
v0x55eb3b3e9d50_0 .net *"_ivl_14", 0 0, L_0x55eb3b3ff540;  1 drivers
L_0x7f35bf4c9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3e9e10_0 .net/2u *"_ivl_16", 0 0, L_0x7f35bf4c9060;  1 drivers
v0x55eb3b3e9f00_0 .net *"_ivl_18", 0 0, L_0x55eb3b3b8970;  1 drivers
L_0x7f35bf4c90a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3e9fe0_0 .net/2u *"_ivl_24", 31 0, L_0x7f35bf4c90a8;  1 drivers
L_0x7f35bf4c90f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3ea110_0 .net/2u *"_ivl_26", 0 0, L_0x7f35bf4c90f0;  1 drivers
v0x55eb3b3ea1f0_0 .net *"_ivl_28", 5 0, L_0x55eb3b40f9b0;  1 drivers
v0x55eb3b3ea2d0_0 .net *"_ivl_30", 31 0, L_0x55eb3b40fb50;  1 drivers
L_0x7f35bf4c9138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3ea3b0_0 .net *"_ivl_33", 25 0, L_0x7f35bf4c9138;  1 drivers
v0x55eb3b3ea490_0 .net *"_ivl_34", 31 0, L_0x55eb3b40fc90;  1 drivers
v0x55eb3b3ea570_0 .net *"_ivl_39", 3 0, L_0x55eb3b40ff30;  1 drivers
v0x55eb3b3ea650_0 .net *"_ivl_41", 3 0, L_0x55eb3b410050;  1 drivers
v0x55eb3b3ea730_0 .net *"_ivl_42", 0 0, L_0x55eb3b410140;  1 drivers
v0x55eb3b3ea7f0_0 .net *"_ivl_45", 0 0, L_0x55eb3b410310;  1 drivers
v0x55eb3b3ea8d0_0 .net *"_ivl_47", 0 0, L_0x55eb3b410440;  1 drivers
v0x55eb3b3ea9b0_0 .net *"_ivl_48", 0 0, L_0x55eb3b40fdd0;  1 drivers
v0x55eb3b3eaa70_0 .net *"_ivl_51", 0 0, L_0x55eb3b39fa70;  1 drivers
L_0x7f35bf4c9180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3eab30_0 .net/2u *"_ivl_52", 0 0, L_0x7f35bf4c9180;  1 drivers
L_0x7f35bf4c91c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3eac10_0 .net/2u *"_ivl_54", 0 0, L_0x7f35bf4c91c8;  1 drivers
v0x55eb3b3eacf0_0 .net *"_ivl_58", 31 0, L_0x55eb3b410800;  1 drivers
L_0x7f35bf4c9210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3eadd0_0 .net *"_ivl_61", 25 0, L_0x7f35bf4c9210;  1 drivers
L_0x7f35bf4c9258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3eaeb0_0 .net/2u *"_ivl_62", 31 0, L_0x7f35bf4c9258;  1 drivers
v0x55eb3b3eaf90_0 .net *"_ivl_64", 0 0, L_0x55eb3b4104e0;  1 drivers
L_0x7f35bf4c92a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55eb3b3eb050_0 .net/2u *"_ivl_66", 0 0, L_0x7f35bf4c92a0;  1 drivers
v0x55eb3b3eb130_0 .net *"_ivl_68", 0 0, L_0x55eb3b3a0260;  1 drivers
v0x55eb3b3eb210_0 .net *"_ivl_72", 0 0, L_0x55eb3b3a2a10;  1 drivers
v0x55eb3b3eb2f0_0 .net *"_ivl_77", 0 0, L_0x55eb3b410e40;  1 drivers
v0x55eb3b3eb3b0_0 .net *"_ivl_8", 0 0, L_0x55eb3b3ff220;  1 drivers
v0x55eb3b3eb470_0 .net "empty", 0 0, L_0x55eb3b3ff370;  alias, 1 drivers
v0x55eb3b3eb530_0 .net "full", 0 0, L_0x55eb3b410a70;  alias, 1 drivers
v0x55eb3b3eb5f0_0 .net "full_i", 0 0, L_0x55eb3b410670;  1 drivers
v0x55eb3b3eb6b0_0 .var "full_reg", 0 0;
v0x55eb3b3eb770_0 .net "has_data", 0 0, L_0x55eb3b3ff680;  alias, 1 drivers
v0x55eb3b3eb830_0 .net "occup", 4 0, L_0x55eb3b3ff8b0;  1 drivers
v0x55eb3b3eb910 .array "ram", 0 15, 7 0;
v0x55eb3b3fbb70_0 .net "rd_clk", 0 0, v0x55eb3b3fe6f0_0;  1 drivers
v0x55eb3b3fbc10_0 .var "rd_data", 7 0;
v0x55eb3b3fbcd0_0 .net "rd_en", 0 0, v0x55eb3b3fe910_0;  1 drivers
v0x55eb3b3fbd90_0 .net "rd_en_i", 0 0, L_0x55eb3b410ee0;  1 drivers
v0x55eb3b3fbe50_0 .var "rd_ptr", 4 0;
v0x55eb3b3fbf30_0 .net "rd_ptr_dec", 4 0, L_0x55eb3b3ff0f0;  1 drivers
v0x55eb3b3fc010_0 .net "rd_ptr_gray", 4 0, L_0x55eb3b3feef0;  1 drivers
v0x55eb3b3fc0f0_0 .var "rd_ptr_gray_r", 4 0;
v0x55eb3b3fc1d0_0 .var "rd_ptr_s1", 4 0;
v0x55eb3b3fc2b0_0 .var "rd_ptr_s2", 4 0;
v0x55eb3b3fc390_0 .var "rd_ptr_sync", 4 0;
v0x55eb3b3fc470_0 .var "rd_rst", 0 0;
v0x55eb3b3fc530_0 .var "rd_rst_cnt", 2 0;
v0x55eb3b3fc610_0 .net "rst", 0 0, v0x55eb3b3fea80_0;  1 drivers
v0x55eb3b3fc6b0_0 .net "rst_sr", 0 0, v0x55eb3b3e8550_0;  1 drivers
v0x55eb3b3fc780_0 .net "rst_sw", 0 0, v0x55eb3b3e8f20_0;  1 drivers
v0x55eb3b3fc850_0 .net "space", 5 0, L_0x55eb3b40fe40;  1 drivers
v0x55eb3b3fc8f0_0 .net "wr_clk", 0 0, v0x55eb3b3feb20_0;  1 drivers
v0x55eb3b3fc9c0_0 .net "wr_data", 7 0, v0x55eb3b3febc0_0;  1 drivers
v0x55eb3b3fca80_0 .net "wr_en", 0 0, v0x55eb3b3fec60_0;  1 drivers
v0x55eb3b3fcb40_0 .net "wr_en_i", 0 0, L_0x55eb3b3a2d60;  1 drivers
v0x55eb3b3fcc00_0 .var "wr_ptr", 4 0;
v0x55eb3b3fcce0_0 .net "wr_ptr_dec", 4 0, L_0x55eb3b3feff0;  1 drivers
v0x55eb3b3fcdc0_0 .net "wr_ptr_gray", 4 0, L_0x55eb3b3fedd0;  1 drivers
v0x55eb3b3fcea0_0 .var "wr_ptr_gray_r", 4 0;
v0x55eb3b3fcf80_0 .var "wr_ptr_s1", 4 0;
v0x55eb3b3fd060_0 .var "wr_ptr_s2", 4 0;
v0x55eb3b3fd140_0 .var "wr_ptr_sync", 4 0;
v0x55eb3b3fd220_0 .var "wr_rst", 0 0;
v0x55eb3b3fd2e0_0 .var "wr_rst_cnt", 2 0;
L_0x55eb3b3fedd0 .ufunc/vec4 TD_async_fifo_empty_timing_tb.DUT.binary2gray, 5, v0x55eb3b3fcc00_0 (v0x55eb3b3e96b0_0) S_0x55eb3b3e9310;
L_0x55eb3b3feef0 .ufunc/vec4 TD_async_fifo_empty_timing_tb.DUT.binary2gray, 5, v0x55eb3b3fbe50_0 (v0x55eb3b3e96b0_0) S_0x55eb3b3e9310;
L_0x55eb3b3feff0 .ufunc/vec4 TD_async_fifo_empty_timing_tb.DUT.gray2binary, 5, v0x55eb3b3fd060_0 (v0x55eb3b3e9b60_0) S_0x55eb3b3e97a0;
L_0x55eb3b3ff0f0 .ufunc/vec4 TD_async_fifo_empty_timing_tb.DUT.gray2binary, 5, v0x55eb3b3fc2b0_0 (v0x55eb3b3e9b60_0) S_0x55eb3b3e97a0;
L_0x55eb3b3ff220 .cmp/eq 5, v0x55eb3b3fbe50_0, v0x55eb3b3fd140_0;
L_0x55eb3b3ff370 .functor MUXZ 1, v0x55eb3b3fc470_0, L_0x7f35bf4c9018, L_0x55eb3b3ff220, C4<>;
L_0x55eb3b3ff540 .cmp/eq 5, v0x55eb3b3fbe50_0, v0x55eb3b3fd140_0;
L_0x55eb3b3ff680 .functor MUXZ 1, L_0x55eb3b3b8970, L_0x7f35bf4c9060, L_0x55eb3b3ff540, C4<>;
L_0x55eb3b3ff8b0 .arith/sub 5, v0x55eb3b3fcc00_0, v0x55eb3b3fc390_0;
L_0x55eb3b40f9b0 .concat [ 5 1 0 0], L_0x55eb3b3ff8b0, L_0x7f35bf4c90f0;
L_0x55eb3b40fb50 .concat [ 6 26 0 0], L_0x55eb3b40f9b0, L_0x7f35bf4c9138;
L_0x55eb3b40fc90 .arith/sub 32, L_0x7f35bf4c90a8, L_0x55eb3b40fb50;
L_0x55eb3b40fe40 .part L_0x55eb3b40fc90, 0, 6;
L_0x55eb3b40ff30 .part v0x55eb3b3fcc00_0, 0, 4;
L_0x55eb3b410050 .part v0x55eb3b3fc390_0, 0, 4;
L_0x55eb3b410140 .cmp/eq 4, L_0x55eb3b40ff30, L_0x55eb3b410050;
L_0x55eb3b410310 .part v0x55eb3b3fcc00_0, 4, 1;
L_0x55eb3b410440 .part v0x55eb3b3fc390_0, 4, 1;
L_0x55eb3b410670 .functor MUXZ 1, L_0x7f35bf4c91c8, L_0x7f35bf4c9180, L_0x55eb3b39fa70, C4<>;
L_0x55eb3b410800 .concat [ 6 26 0 0], L_0x55eb3b40fe40, L_0x7f35bf4c9210;
L_0x55eb3b4104e0 .cmp/ge 32, L_0x7f35bf4c9258, L_0x55eb3b410800;
L_0x55eb3b410a70 .functor MUXZ 1, L_0x55eb3b3a0260, L_0x7f35bf4c92a0, L_0x55eb3b4104e0, C4<>;
L_0x55eb3b410e40 .reduce/nor L_0x55eb3b3ff370;
S_0x55eb3b3e7f90 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x55eb3b3e7a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55eb3b3796d0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55eb3b379710 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x55eb3b3e8390_0 .net "clk", 0 0, v0x55eb3b3fe6f0_0;  alias, 1 drivers
v0x55eb3b3e8470_0 .net "din", 0 0, v0x55eb3b3fea80_0;  alias, 1 drivers
v0x55eb3b3e8550_0 .var "dout", 0 0;
v0x55eb3b3e8640_0 .net "rst", 0 0, v0x55eb3b3fea80_0;  alias, 1 drivers
v0x55eb3b3e8710_0 .var "sync_r1", 0 0;
v0x55eb3b3e8820_0 .var "sync_r2", 0 0;
E_0x55eb3b30dfe0 .event posedge, v0x55eb3b3e8470_0, v0x55eb3b3e8390_0;
S_0x55eb3b3e8980 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x55eb3b3e7a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55eb3b3e81e0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55eb3b3e8220 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x55eb3b3e8d30_0 .net "clk", 0 0, v0x55eb3b3feb20_0;  alias, 1 drivers
v0x55eb3b3e8e10_0 .net "din", 0 0, v0x55eb3b3fea80_0;  alias, 1 drivers
v0x55eb3b3e8f20_0 .var "dout", 0 0;
v0x55eb3b3e8fe0_0 .net "rst", 0 0, v0x55eb3b3fea80_0;  alias, 1 drivers
v0x55eb3b3e9080_0 .var "sync_r1", 0 0;
v0x55eb3b3e91b0_0 .var "sync_r2", 0 0;
E_0x55eb3b30efd0 .event posedge, v0x55eb3b3e8470_0, v0x55eb3b3e8d30_0;
S_0x55eb3b3e9310 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x55eb3b3e7a40;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x55eb3b3e9310
v0x55eb3b3e95d0_0 .var/i "i", 31 0;
v0x55eb3b3e96b0_0 .var "input_value", 4 0;
TD_async_fifo_empty_timing_tb.DUT.binary2gray ;
    %load/vec4 v0x55eb3b3e96b0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3e95d0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x55eb3b3e95d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x55eb3b3e96b0_0;
    %load/vec4 v0x55eb3b3e95d0_0;
    %part/s 1;
    %load/vec4 v0x55eb3b3e96b0_0;
    %load/vec4 v0x55eb3b3e95d0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x55eb3b3e95d0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x55eb3b3e95d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3e95d0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x55eb3b3e97a0 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x55eb3b3e7a40;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x55eb3b3e97a0
v0x55eb3b3e9a80_0 .var/i "i", 31 0;
v0x55eb3b3e9b60_0 .var "input_value", 4 0;
TD_async_fifo_empty_timing_tb.DUT.gray2binary ;
    %load/vec4 v0x55eb3b3e9b60_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55eb3b3e9a80_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x55eb3b3e9a80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x55eb3b3e9b60_0;
    %load/vec4 v0x55eb3b3e9a80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x55eb3b3e9a80_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x55eb3b3e9a80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x55eb3b3e9a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55eb3b3e9a80_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x55eb3b3fd970 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 353, 4 353 0, S_0x55eb3b374bd0;
 .timescale -12 -12;
S_0x55eb3b3fdb00 .scope begin, "completion_thread" "completion_thread" 4 368, 4 368 0, S_0x55eb3b3fd970;
 .timescale -12 -12;
E_0x55eb3b310ba0 .event anyedge, v0x55eb3b3a2bb0_0;
S_0x55eb3b3fdd40 .scope begin, "timeout_thread" "timeout_thread" 4 355, 4 355 0, S_0x55eb3b3fd970;
 .timescale -12 -12;
S_0x55eb3b3fdf40 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 67, 4 67 0, S_0x55eb3b374bd0;
 .timescale -12 -12;
TD_async_fifo_empty_timing_tb.wait_reset_complete ;
T_4.10 ;
    %load/vec4 v0x55eb3b3fd220_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.12, 8;
    %load/vec4 v0x55eb3b3fc470_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.12;
    %jmp/0xz T_4.11, 8;
    %wait E_0x55eb3b30e570;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 5, 0, 32;
T_4.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.14, 5;
    %jmp/1 T_4.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30e570;
    %jmp T_4.13;
T_4.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55eb3b3753b0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3a2bb0_0, 0, 32;
    %pushi/str "";
    %store/str v0x55eb3b39fc10_0;
    %end;
    .thread T_5, $init;
    .scope S_0x55eb3b3e8980;
T_6 ;
    %wait E_0x55eb3b30efd0;
    %load/vec4 v0x55eb3b3e8fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3e9080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3e91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3e8f20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55eb3b3e8e10_0;
    %assign/vec4 v0x55eb3b3e9080_0, 0;
    %load/vec4 v0x55eb3b3e9080_0;
    %assign/vec4 v0x55eb3b3e91b0_0, 0;
    %load/vec4 v0x55eb3b3e91b0_0;
    %assign/vec4 v0x55eb3b3e8f20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55eb3b3e7f90;
T_7 ;
    %wait E_0x55eb3b30dfe0;
    %load/vec4 v0x55eb3b3e8640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3e8710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3e8820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3e8550_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55eb3b3e8470_0;
    %assign/vec4 v0x55eb3b3e8710_0, 0;
    %load/vec4 v0x55eb3b3e8710_0;
    %assign/vec4 v0x55eb3b3e8820_0, 0;
    %load/vec4 v0x55eb3b3e8820_0;
    %assign/vec4 v0x55eb3b3e8550_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55eb3b3e7a40;
T_8 ;
    %wait E_0x55eb3b30caa0;
    %load/vec4 v0x55eb3b3fc470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fcf80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fd060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fd140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fc0f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55eb3b3fc010_0;
    %assign/vec4 v0x55eb3b3fc0f0_0, 0;
    %load/vec4 v0x55eb3b3fcea0_0;
    %assign/vec4 v0x55eb3b3fcf80_0, 0;
    %load/vec4 v0x55eb3b3fcf80_0;
    %assign/vec4 v0x55eb3b3fd060_0, 0;
    %load/vec4 v0x55eb3b3fcce0_0;
    %assign/vec4 v0x55eb3b3fd140_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55eb3b3e7a40;
T_9 ;
    %wait E_0x55eb3b30e570;
    %load/vec4 v0x55eb3b3fd220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fc1d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fc2b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fc390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fcea0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55eb3b3fcdc0_0;
    %assign/vec4 v0x55eb3b3fcea0_0, 0;
    %load/vec4 v0x55eb3b3fc0f0_0;
    %assign/vec4 v0x55eb3b3fc1d0_0, 0;
    %load/vec4 v0x55eb3b3fc1d0_0;
    %assign/vec4 v0x55eb3b3fc2b0_0, 0;
    %load/vec4 v0x55eb3b3fbf30_0;
    %assign/vec4 v0x55eb3b3fc390_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55eb3b3e7a40;
T_10 ;
    %wait E_0x55eb3b30e570;
    %load/vec4 v0x55eb3b3fd220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3eb6b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3eb6b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55eb3b3e7a40;
T_11 ;
    %wait E_0x55eb3b30e570;
    %load/vec4 v0x55eb3b3fc780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55eb3b3fd2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fd220_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55eb3b3fd2e0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55eb3b3fd2e0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55eb3b3fd2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fd220_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fd220_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55eb3b3e7a40;
T_12 ;
    %wait E_0x55eb3b30e570;
    %load/vec4 v0x55eb3b3fd220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fcc00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55eb3b3fca80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x55eb3b3eb5f0_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55eb3b3fcc00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55eb3b3fcc00_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55eb3b3e7a40;
T_13 ;
    %wait E_0x55eb3b30e570;
    %load/vec4 v0x55eb3b3fcb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55eb3b3fc9c0_0;
    %load/vec4 v0x55eb3b3fcc00_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eb3b3eb910, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55eb3b3e7a40;
T_14 ;
    %wait E_0x55eb3b30caa0;
    %load/vec4 v0x55eb3b3fc6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55eb3b3fc530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fc470_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55eb3b3fc530_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55eb3b3fc530_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55eb3b3fc530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fc470_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fc470_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55eb3b3e7a40;
T_15 ;
    %wait E_0x55eb3b30caa0;
    %load/vec4 v0x55eb3b3fc470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55eb3b3fbe50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55eb3b3fbcd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x55eb3b3eb470_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55eb3b3fbe50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55eb3b3fbe50_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55eb3b3e7a40;
T_16 ;
    %wait E_0x55eb3b30caa0;
    %load/vec4 v0x55eb3b3fbd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55eb3b3fbe50_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55eb3b3eb910, 4;
    %assign/vec4 v0x55eb3b3fbc10_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55eb3b374bd0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eb3b3feb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eb3b3fe6f0_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x55eb3b374bd0;
T_18 ;
    %delay 10000, 0;
    %load/vec4 v0x55eb3b3feb20_0;
    %nor/r;
    %assign/vec4 v0x55eb3b3feb20_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55eb3b374bd0;
T_19 ;
    %delay 10000, 0;
    %load/vec4 v0x55eb3b3fe6f0_0;
    %nor/r;
    %assign/vec4 v0x55eb3b3fe6f0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55eb3b374bd0;
T_20 ;
    %vpi_call/w 4 62 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 63 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x55eb3b374bd0;
T_21 ;
    %pushi/str "Empty-Deassert-Timing";
    %store/str v0x55eb3b39fc10_0;
    %vpi_call/w 4 79 "$display", "\000" {0 0 0};
    %vpi_call/w 4 80 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 81 "$display", "  TEST CASE: %s", "Empty-Deassert-Timing" {0 0 0};
    %vpi_call/w 4 82 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 83 "$display", "\000" {0 0 0};
    %vpi_call/w 4 78 "$display", "Testing: Empty flag deassertion timing after write" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55eb3b3febc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30e570;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %alloc S_0x55eb3b3fdf40;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x55eb3b3fdf40;
    %join;
    %free S_0x55eb3b3fdf40;
    %pushi/vec4 5, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.4, 6;
    %vpi_call/w 4 96 "$display", "\000" {0 0 0};
    %vpi_call/w 4 97 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 98 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001011100 {0 0 0};
    %vpi_call/w 4 99 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 100 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe120_0, v0x55eb3b3fe120_0 {0 0 0};
    %vpi_call/w 4 101 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 102 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.6, 6;
    %vpi_call/w 4 97 "$display", "\000" {0 0 0};
    %vpi_call/w 4 98 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 99 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001011101 {0 0 0};
    %vpi_call/w 4 100 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 101 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %vpi_call/w 4 102 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 103 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.6 ;
    %wait E_0x55eb3b30e570;
    %vpi_func 4 97 "$time" 64 {0 0 0};
    %store/vec4 v0x55eb3b3fed30_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x55eb3b3febc0_0, 0;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3fe370_0, 0, 32;
T_21.8 ;
    %load/vec4 v0x55eb3b3fe120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.10, 9;
    %load/vec4 v0x55eb3b3fe370_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.10;
    %flag_set/vec4 8;
    %jmp/0xz T_21.9, 8;
    %wait E_0x55eb3b30caa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55eb3b3fe370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55eb3b3fe370_0, 0, 32;
    %jmp T_21.8;
T_21.9 ;
    %vpi_func 4 109 "$time" 64 {0 0 0};
    %store/vec4 v0x55eb3b3fe450_0, 0, 64;
    %vpi_call/w 4 111 "$display", "  Write at time: %0t", v0x55eb3b3fed30_0 {0 0 0};
    %vpi_call/w 4 112 "$display", "  Empty deasserted at time: %0t", v0x55eb3b3fe450_0 {0 0 0};
    %vpi_call/w 4 113 "$display", "  Cycles until empty deassert: %0d rd_clk cycles", v0x55eb3b3fe370_0 {0 0 0};
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe370_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.13, 5;
    %load/vec4 v0x55eb3b3fe370_0;
    %cmpi/s 6, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.13;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %vpi_call/w 4 120 "$display", "\000" {0 0 0};
    %vpi_call/w 4 121 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 122 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001110100 {0 0 0};
    %vpi_call/w 4 123 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 124 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 125 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.11 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe120_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.14, 6;
    %vpi_call/w 4 121 "$display", "\000" {0 0 0};
    %vpi_call/w 4 122 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 123 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001110101 {0 0 0};
    %vpi_call/w 4 124 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 125 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe120_0, v0x55eb3b3fe120_0 {0 0 0};
    %vpi_call/w 4 126 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 127 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.14 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.16, 6;
    %vpi_call/w 4 122 "$display", "\000" {0 0 0};
    %vpi_call/w 4 123 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 124 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001110110 {0 0 0};
    %vpi_call/w 4 125 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 126 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %vpi_call/w 4 127 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 128 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.16 ;
    %vpi_call/w 4 120 "$display", "  PASS: Empty deassert timing correct" {0 0 0};
    %pushi/str "Empty-Assert-Timing";
    %store/str v0x55eb3b39fc10_0;
    %vpi_call/w 4 128 "$display", "\000" {0 0 0};
    %vpi_call/w 4 129 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 130 "$display", "  TEST CASE: %s", "Empty-Assert-Timing" {0 0 0};
    %vpi_call/w 4 131 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 132 "$display", "\000" {0 0 0};
    %vpi_call/w 4 127 "$display", "Testing: Empty flag assertion timing after last read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.19, 5;
    %jmp/1 T_21.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30e570;
    %jmp T_21.18;
T_21.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %alloc S_0x55eb3b3fdf40;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x55eb3b3fdf40;
    %join;
    %free S_0x55eb3b3fdf40;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 205, 0, 8;
    %assign/vec4 v0x55eb3b3febc0_0, 0;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
T_21.20 ;
    %load/vec4 v0x55eb3b3fe120_0;
    %flag_set/vec4 8;
    %jmp/0xz T_21.21, 8;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.20;
T_21.21 ;
    %wait E_0x55eb3b30caa0;
    %vpi_func 4 149 "$time" 64 {0 0 0};
    %store/vec4 v0x55eb3b3fe9e0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %wait E_0x55eb3b30caa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3fe1c0_0, 0, 32;
T_21.22 ;
    %load/vec4 v0x55eb3b3fe120_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.24, 9;
    %load/vec4 v0x55eb3b3fe1c0_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.24;
    %flag_set/vec4 8;
    %jmp/0xz T_21.23, 8;
    %wait E_0x55eb3b30caa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55eb3b3fe1c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55eb3b3fe1c0_0, 0, 32;
    %jmp T_21.22;
T_21.23 ;
    %vpi_func 4 160 "$time" 64 {0 0 0};
    %store/vec4 v0x55eb3b3fe280_0, 0, 64;
    %vpi_call/w 4 162 "$display", "  Read at time: %0t", v0x55eb3b3fe9e0_0 {0 0 0};
    %vpi_call/w 4 163 "$display", "  Empty asserted at time: %0t", v0x55eb3b3fe280_0 {0 0 0};
    %vpi_call/w 4 164 "$display", "  Cycles until empty assert: %0d rd_clk cycles", v0x55eb3b3fe1c0_0 {0 0 0};
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe1c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.27, 5;
    %load/vec4 v0x55eb3b3fe1c0_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.27;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.25, 8;
    %vpi_call/w 4 171 "$display", "\000" {0 0 0};
    %vpi_call/w 4 172 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 173 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000010100111 {0 0 0};
    %vpi_call/w 4 174 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 175 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 176 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.25 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.28, 6;
    %vpi_call/w 4 172 "$display", "\000" {0 0 0};
    %vpi_call/w 4 173 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 174 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000010101000 {0 0 0};
    %vpi_call/w 4 175 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe120_0, v0x55eb3b3fe120_0 {0 0 0};
    %vpi_call/w 4 177 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 178 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.28 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.30, 6;
    %vpi_call/w 4 173 "$display", "\000" {0 0 0};
    %vpi_call/w 4 174 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 175 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000010101001 {0 0 0};
    %vpi_call/w 4 176 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 177 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %vpi_call/w 4 178 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 179 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.30 ;
    %vpi_call/w 4 171 "$display", "  PASS: Empty assert timing correct" {0 0 0};
    %pushi/str "Single-Entry-Empty";
    %store/str v0x55eb3b39fc10_0;
    %vpi_call/w 4 179 "$display", "\000" {0 0 0};
    %vpi_call/w 4 180 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 181 "$display", "  TEST CASE: %s", "Single-Entry-Empty" {0 0 0};
    %vpi_call/w 4 182 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 183 "$display", "\000" {0 0 0};
    %vpi_call/w 4 178 "$display", "Testing: Empty behavior with single entry operations" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.33, 5;
    %jmp/1 T_21.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30e570;
    %jmp T_21.32;
T_21.33 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %alloc S_0x55eb3b3fdf40;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x55eb3b3fdf40;
    %join;
    %free S_0x55eb3b3fdf40;
    %fork t_1, S_0x55eb3b3e6f00;
    %jmp t_0;
    .scope S_0x55eb3b3e6f00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3a2ec0_0, 0, 32;
T_21.34 ;
    %load/vec4 v0x55eb3b3a2ec0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_21.35, 5;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.36, 6;
    %vpi_call/w 4 195 "$display", "\000" {0 0 0};
    %vpi_call/w 4 196 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 197 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000010111111 {0 0 0};
    %vpi_call/w 4 198 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 199 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe120_0, v0x55eb3b3fe120_0 {0 0 0};
    %vpi_call/w 4 200 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 201 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.36 ;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %load/vec4 v0x55eb3b3a2ec0_0;
    %pad/s 8;
    %assign/vec4 v0x55eb3b3febc0_0, 0;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
T_21.38 ;
    %load/vec4 v0x55eb3b3fe120_0;
    %flag_set/vec4 8;
    %jmp/0xz T_21.39, 8;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.38;
T_21.39 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.40, 6;
    %vpi_call/w 4 206 "$display", "\000" {0 0 0};
    %vpi_call/w 4 207 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 208 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011001010 {0 0 0};
    %vpi_call/w 4 209 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 210 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %vpi_call/w 4 211 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 212 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.40 ;
    %wait E_0x55eb3b30caa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %wait E_0x55eb3b30caa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %pushi/vec4 3, 0, 32;
T_21.42 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.43, 5;
    %jmp/1 T_21.43, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.42;
T_21.43 ;
    %pop/vec4 1;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.44, 6;
    %vpi_call/w 4 218 "$display", "\000" {0 0 0};
    %vpi_call/w 4 219 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 220 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011010110 {0 0 0};
    %vpi_call/w 4 221 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 222 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe120_0, v0x55eb3b3fe120_0 {0 0 0};
    %vpi_call/w 4 223 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 224 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.44 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.46, 6;
    %vpi_call/w 4 219 "$display", "\000" {0 0 0};
    %vpi_call/w 4 220 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 221 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011010111 {0 0 0};
    %vpi_call/w 4 222 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 223 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %vpi_call/w 4 224 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 225 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.46 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55eb3b3a2ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55eb3b3a2ec0_0, 0, 32;
    %jmp T_21.34;
T_21.35 ;
    %end;
    .scope S_0x55eb3b374bd0;
t_0 %join;
    %vpi_call/w 4 218 "$display", "  PASS: Single entry empty behavior correct" {0 0 0};
    %pushi/str "Empty-During-Reset";
    %store/str v0x55eb3b39fc10_0;
    %vpi_call/w 4 226 "$display", "\000" {0 0 0};
    %vpi_call/w 4 227 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 228 "$display", "  TEST CASE: %s", "Empty-During-Reset" {0 0 0};
    %vpi_call/w 4 229 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 230 "$display", "\000" {0 0 0};
    %vpi_call/w 4 225 "$display", "Testing: Empty flag during and after reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %pushi/vec4 5, 0, 32;
T_21.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.49, 5;
    %jmp/1 T_21.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.48;
T_21.49 ;
    %pop/vec4 1;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.50, 6;
    %vpi_call/w 4 238 "$display", "\000" {0 0 0};
    %vpi_call/w 4 239 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 240 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011101010 {0 0 0};
    %vpi_call/w 4 241 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 242 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe120_0, v0x55eb3b3fe120_0 {0 0 0};
    %vpi_call/w 4 243 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 244 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.50 ;
    %pushi/vec4 15, 0, 32;
T_21.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.53, 5;
    %jmp/1 T_21.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30e570;
    %jmp T_21.52;
T_21.53 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %alloc S_0x55eb3b3fdf40;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x55eb3b3fdf40;
    %join;
    %free S_0x55eb3b3fdf40;
    %pushi/vec4 3, 0, 32;
T_21.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.55, 5;
    %jmp/1 T_21.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.54;
T_21.55 ;
    %pop/vec4 1;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.56, 6;
    %vpi_call/w 4 246 "$display", "\000" {0 0 0};
    %vpi_call/w 4 247 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 248 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011110010 {0 0 0};
    %vpi_call/w 4 249 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 250 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe120_0, v0x55eb3b3fe120_0 {0 0 0};
    %vpi_call/w 4 251 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 252 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.56 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.58, 6;
    %vpi_call/w 4 247 "$display", "\000" {0 0 0};
    %vpi_call/w 4 248 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 249 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011110011 {0 0 0};
    %vpi_call/w 4 250 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 251 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %vpi_call/w 4 252 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 253 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.58 ;
    %vpi_call/w 4 245 "$display", "  PASS: Empty during reset correct" {0 0 0};
    %pushi/str "Has-Data-Inverse-Empty";
    %store/str v0x55eb3b39fc10_0;
    %vpi_call/w 4 253 "$display", "\000" {0 0 0};
    %vpi_call/w 4 254 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 255 "$display", "  TEST CASE: %s", "Has-Data-Inverse-Empty" {0 0 0};
    %vpi_call/w 4 256 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 257 "$display", "\000" {0 0 0};
    %vpi_call/w 4 252 "$display", "Testing: has_data is always inverse of empty" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.61, 5;
    %jmp/1 T_21.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30e570;
    %jmp T_21.60;
T_21.61 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %alloc S_0x55eb3b3fdf40;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x55eb3b3fdf40;
    %join;
    %free S_0x55eb3b3fdf40;
    %pushi/vec4 5, 0, 32;
T_21.62 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.63, 5;
    %jmp/1 T_21.63, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.62;
T_21.63 ;
    %pop/vec4 1;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_21.64, 6;
    %vpi_call/w 4 268 "$display", "\000" {0 0 0};
    %vpi_call/w 4 269 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 270 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000100001000 {0 0 0};
    %vpi_call/w 4 271 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 272 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %vpi_call/w 4 273 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %vpi_call/w 4 274 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.64 ;
    %fork t_3, S_0x55eb3b3e71c0;
    %jmp t_2;
    .scope S_0x55eb3b3e71c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3e73c0_0, 0, 32;
T_21.66 ;
    %load/vec4 v0x55eb3b3e73c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_21.67, 5;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %load/vec4 v0x55eb3b3e73c0_0;
    %pad/s 8;
    %assign/vec4 v0x55eb3b3febc0_0, 0;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55eb3b3e73c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55eb3b3e73c0_0, 0, 32;
    %jmp T_21.66;
T_21.67 ;
    %end;
    .scope S_0x55eb3b374bd0;
t_2 %join;
    %pushi/vec4 10, 0, 32;
T_21.68 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.69, 5;
    %jmp/1 T_21.69, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.68;
T_21.69 ;
    %pop/vec4 1;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_21.70, 6;
    %vpi_call/w 4 281 "$display", "\000" {0 0 0};
    %vpi_call/w 4 282 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 283 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000100010101 {0 0 0};
    %vpi_call/w 4 284 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %vpi_call/w 4 286 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %vpi_call/w 4 287 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.70 ;
T_21.72 ;
    %load/vec4 v0x55eb3b3fe120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_21.73, 8;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_21.74, 6;
    %vpi_call/w 4 285 "$display", "\000" {0 0 0};
    %vpi_call/w 4 286 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 287 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000100011001 {0 0 0};
    %vpi_call/w 4 288 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %vpi_call/w 4 290 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %vpi_call/w 4 291 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.74 ;
    %wait E_0x55eb3b30caa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %wait E_0x55eb3b30caa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.72;
T_21.73 ;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %load/vec4 v0x55eb3b3fe620_0;
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_21.76, 6;
    %vpi_call/w 4 294 "$display", "\000" {0 0 0};
    %vpi_call/w 4 295 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 296 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000100100010 {0 0 0};
    %vpi_call/w 4 297 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 298 "$display", "  Expected: %0d (0x%0h)", v0x55eb3b3fe620_0, v0x55eb3b3fe620_0 {0 0 0};
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %load/vec4 v0x55eb3b3fe120_0;
    %inv;
    %vpi_call/w 4 299 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %vpi_call/w 4 300 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.76 ;
    %vpi_call/w 4 292 "$display", "  PASS: has_data is always inverse of empty" {0 0 0};
    %pushi/str "Empty-Timing-Clock-Ratio";
    %store/str v0x55eb3b39fc10_0;
    %vpi_call/w 4 300 "$display", "\000" {0 0 0};
    %vpi_call/w 4 301 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 302 "$display", "  TEST CASE: %s", "Empty-Timing-Clock-Ratio" {0 0 0};
    %vpi_call/w 4 303 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 304 "$display", "\000" {0 0 0};
    %fork t_5, S_0x55eb3b3e74a0;
    %jmp t_4;
    .scope S_0x55eb3b3e74a0;
t_5 ;
    %vpi_call/w 4 301 "$display", "Testing: Empty timing consistency" {0 0 0};
    %fork t_7, S_0x55eb3b3e7680;
    %jmp t_6;
    .scope S_0x55eb3b3e7680;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3e7860_0, 0, 32;
T_21.78 ;
    %load/vec4 v0x55eb3b3e7860_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_21.79, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.81, 5;
    %jmp/1 T_21.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55eb3b30e570;
    %jmp T_21.80;
T_21.81 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fea80_0, 0;
    %alloc S_0x55eb3b3fdf40;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x55eb3b3fdf40;
    %join;
    %free S_0x55eb3b3fdf40;
T_21.82 ;
    %load/vec4 v0x55eb3b3fe120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_21.83, 8;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.82;
T_21.83 ;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %load/vec4 v0x55eb3b3e7860_0;
    %pad/s 8;
    %assign/vec4 v0x55eb3b3febc0_0, 0;
    %wait E_0x55eb3b30e570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fec60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb3b3fe370_0, 0, 32;
T_21.84 ;
    %load/vec4 v0x55eb3b3fe120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.86, 9;
    %load/vec4 v0x55eb3b3fe370_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.86;
    %flag_set/vec4 8;
    %jmp/0xz T_21.85, 8;
    %wait E_0x55eb3b30caa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55eb3b3fe370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55eb3b3fe370_0, 0, 32;
    %jmp T_21.84;
T_21.85 ;
    %load/vec4 v0x55eb3b3fe370_0;
    %ix/getv/s 4, v0x55eb3b3e7860_0;
    %store/vec4a v0x55eb3b3e7960, 4, 0;
    %vpi_call/w 4 330 "$display", "  Trial %0d: empty deassert in %0d cycles", v0x55eb3b3e7860_0, v0x55eb3b3fe370_0 {0 0 0};
T_21.87 ;
    %load/vec4 v0x55eb3b3fe120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_21.88, 8;
    %wait E_0x55eb3b30caa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %wait E_0x55eb3b30caa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55eb3b3fe910_0, 0;
    %wait E_0x55eb3b30caa0;
    %jmp T_21.87;
T_21.88 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55eb3b3e7860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55eb3b3e7860_0, 0, 32;
    %jmp T_21.78;
T_21.79 ;
    %end;
    .scope S_0x55eb3b3e74a0;
t_6 %join;
    %load/vec4 v0x55eb3b3b8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3b8a90_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eb3b3e7960, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eb3b3e7960, 4;
    %sub;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/1 T_21.91, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eb3b3e7960, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eb3b3e7960, 4;
    %sub;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %or;
T_21.91;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.89, 8;
    %vpi_call/w 4 348 "$display", "\000" {0 0 0};
    %vpi_call/w 4 349 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 350 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000101011000 {0 0 0};
    %vpi_call/w 4 351 "$display", "  Test: %s", v0x55eb3b39fc10_0 {0 0 0};
    %vpi_call/w 4 352 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 353 "$display", "\000" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
T_21.89 ;
    %vpi_call/w 4 346 "$display", "  PASS: Empty timing consistent" {0 0 0};
    %end;
    .scope S_0x55eb3b374bd0;
t_4 %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55eb3b3a2bb0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x55eb3b374bd0;
T_22 ;
    %fork t_9, S_0x55eb3b3fd970;
    %jmp t_8;
    .scope S_0x55eb3b3fd970;
t_9 ;
    %fork t_11, S_0x55eb3b3fd970;
    %fork t_12, S_0x55eb3b3fd970;
    %join;
    %join;
    %jmp t_10;
t_11 ;
    %fork t_14, S_0x55eb3b3fdd40;
    %jmp t_13;
    .scope S_0x55eb3b3fdd40;
t_14 ;
    %delay 500000000, 0;
    %load/vec4 v0x55eb3b3a2bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 4 358 "$display", "\000" {0 0 0};
    %vpi_call/w 4 359 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 360 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 361 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x55eb3b3a0380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eb3b3a0380_0, 0, 32;
    %alloc S_0x55eb3b3731a0;
    %fork TD_$unit.__vunit_print_summary, S_0x55eb3b3731a0;
    %join;
    %free S_0x55eb3b3731a0;
    %alloc S_0x55eb3b3260b0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55eb3b3c6490_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55eb3b3260b0;
    %join;
    %free S_0x55eb3b3260b0;
    %vpi_call/w 4 365 "$finish" {0 0 0};
T_22.0 ;
    %end;
    .scope S_0x55eb3b3fd970;
t_13 %join;
    %end;
t_12 ;
    %fork t_16, S_0x55eb3b3fdb00;
    %jmp t_15;
    .scope S_0x55eb3b3fdb00;
t_16 ;
T_22.2 ;
    %load/vec4 v0x55eb3b3a2bb0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.3, 6;
    %wait E_0x55eb3b310ba0;
    %jmp T_22.2;
T_22.3 ;
    %disable S_0x55eb3b3fdd40;
    %alloc S_0x55eb3b3731a0;
    %fork TD_$unit.__vunit_print_summary, S_0x55eb3b3731a0;
    %join;
    %free S_0x55eb3b3731a0;
    %alloc S_0x55eb3b3260b0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55eb3b3a0380_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55eb3b3c6490_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55eb3b3260b0;
    %join;
    %free S_0x55eb3b3260b0;
    %vpi_call/w 4 373 "$finish" {0 0 0};
    %end;
    .scope S_0x55eb3b3fd970;
t_15 %join;
    %end;
    .scope S_0x55eb3b3fd970;
t_10 ;
    %end;
    .scope S_0x55eb3b374bd0;
t_8 %join;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
