Lab2
====
#Prelab
###Truth Table
![alt text][logo1]

[logo1]: /truthtable.JPG

###Schematic
![alt text][logo2]

[logo2]: /Schematic.JPG

###Full Adder Simulation
![alt text][logo3]

[logo3]: /Full_Adder_Sim.JPG

#Lab
###4 Bit Schematic
![alt text](http://cpuville.com/images/adder_10.jpg)

###4 Bit Adder Simulation
![alt text][logo4]

[logo4]: /4bit_adder_sim.JPG







Documentation:
I used this website to learn how to do the looping test bench and a few other things
http://esd.cs.ucr.edu/labs/adder/adder.html
