// Seed: 286374912
module module_0 (
    input supply0 id_0
    , id_7,
    output supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5
);
  logic id_8;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    input wire id_4
    , id_23,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    input uwire id_8
    , id_24,
    input tri0 id_9,
    input supply1 id_10,
    output wand id_11,
    input wand id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wire id_15,
    output wor id_16,
    inout wire id_17,
    output tri0 id_18,
    input supply1 id_19,
    input wand id_20,
    input tri1 id_21
);
  wire id_25;
  xnor primCall (
      id_18,
      id_12,
      id_17,
      id_9,
      id_25,
      id_0,
      id_3,
      id_23,
      id_15,
      id_24,
      id_4,
      id_19,
      id_10,
      id_13,
      id_20,
      id_5,
      id_8,
      id_6,
      id_21,
      id_14,
      id_1
  );
  module_0 modCall_1 (
      id_20,
      id_18,
      id_3,
      id_17,
      id_10,
      id_12
  );
  assign modCall_1.id_0 = 0;
endmodule
