ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"I2C_1_INT.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 1B010000 		.text
  20      02007100 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.I2C_1_ISR,"ax",%progbits
  24              		.align	2
  25              		.global	I2C_1_ISR
  26              		.thumb
  27              		.thumb_func
  28              		.type	I2C_1_ISR, %function
  29              	I2C_1_ISR:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\I2C_1_INT.c"
   1:.\Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/I2C_1_INT.c **** * File Name: I2C_1_INT.c
   3:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Version 3.30
   4:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
   5:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Description:
   6:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  This file provides the source code of Interrupt Service Routine (ISR)
   7:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  for I2C component.
   8:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
   9:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  Note:
  10:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  11:.\Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/I2C_1_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC5/I2C_1_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/I2C_1_INT.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/I2C_1_INT.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  18:.\Generated_Source\PSoC5/I2C_1_INT.c **** #include "I2C_1_PVT.h"
  19:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  20:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  21:.\Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
  22:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  Place your includes, defines and code here
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 2


  23:.\Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************/
  24:.\Generated_Source\PSoC5/I2C_1_INT.c **** /* `#START I2C_1_ISR_intc` */
  25:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  26:.\Generated_Source\PSoC5/I2C_1_INT.c **** /* `#END` */
  27:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  28:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  29:.\Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
  30:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Function Name: I2C_1_ISR
  31:.\Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************
  32:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  33:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Summary:
  34:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  Handler for I2C interrupt. The Slave and Master operations are handled here.
  35:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  36:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Parameters:
  37:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  void
  38:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  39:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Return:
  40:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  void
  41:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  42:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Reentrant:
  43:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  No
  44:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  45:.\Generated_Source\PSoC5/I2C_1_INT.c **** *******************************************************************************/
  46:.\Generated_Source\PSoC5/I2C_1_INT.c **** CY_ISR(I2C_1_ISR)
  47:.\Generated_Source\PSoC5/I2C_1_INT.c **** {
  32              		.loc 1 47 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 8
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36 0000 80B5     		push	{r7, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39 0002 82B0     		sub	sp, sp, #8
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 16
  42 0004 00AF     		add	r7, sp, #0
  43              		.cfi_offset 14, -4
  44              		.cfi_offset 7, -8
  45              	.LCFI2:
  46              		.cfi_def_cfa_register 7
  48:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_MODE_SLAVE_ENABLED)
  49:.\Generated_Source\PSoC5/I2C_1_INT.c ****        uint8  tmp8;
  50:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #endif  /* (I2C_1_MODE_SLAVE_ENABLED) */
  51:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  52:.\Generated_Source\PSoC5/I2C_1_INT.c ****     uint8  tmpCsr;
  53:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  54:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_TIMEOUT_FF_ENABLED)
  55:.\Generated_Source\PSoC5/I2C_1_INT.c ****         if(0u != I2C_1_TimeoutGetStatus())
  56:.\Generated_Source\PSoC5/I2C_1_INT.c ****         {
  57:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_TimeoutReset();
  58:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_state = I2C_1_SM_EXIT_IDLE;
  59:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* I2C_1_CSR_REG should be cleared after reset */
  60:.\Generated_Source\PSoC5/I2C_1_INT.c ****         }
  61:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #endif /* (I2C_1_TIMEOUT_FF_ENABLED) */
  62:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  63:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  64:.\Generated_Source\PSoC5/I2C_1_INT.c ****     tmpCsr = I2C_1_CSR_REG;      /* Make copy as interrupts clear */
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 3


  47              		.loc 1 64 0
  48 0006 44F6D713 		movw	r3, #:lower16:1073760727
  49 000a C4F20003 		movt	r3, #:upper16:1073760727
  50 000e 1B78     		ldrb	r3, [r3, #0]
  51 0010 FB71     		strb	r3, [r7, #7]
  65:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  66:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED)
  67:.\Generated_Source\PSoC5/I2C_1_INT.c ****         if(I2C_1_CHECK_START_GEN(I2C_1_MCSR_REG))
  68:.\Generated_Source\PSoC5/I2C_1_INT.c ****         {
  69:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_CLEAR_START_GEN;
  70:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  71:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* Set READ complete, but was aborted */
  72:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER |
  73:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                             I2C_1_GET_MSTAT_CMPLT);
  74:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  75:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* The slave was addressed */
  76:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_state = I2C_1_SM_SLAVE;
  77:.\Generated_Source\PSoC5/I2C_1_INT.c ****         }
  78:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #endif /* (I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED) */
  79:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  80:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  81:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_MODE_MULTI_MASTER_ENABLED)
  82:.\Generated_Source\PSoC5/I2C_1_INT.c ****         if(I2C_1_CHECK_LOST_ARB(tmpCsr))
  83:.\Generated_Source\PSoC5/I2C_1_INT.c ****         {
  84:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* Set errors */
  85:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER     |
  86:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                             I2C_1_MSTAT_ERR_ARB_LOST |
  87:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                             I2C_1_GET_MSTAT_CMPLT);
  88:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  89:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_DISABLE_INT_ON_STOP; /* Interrupt on Stop is enabled by write */
  90:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  91:.\Generated_Source\PSoC5/I2C_1_INT.c ****             #if(I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED)
  92:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_CHECK_ADDRESS_STS(tmpCsr))
  93:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
  94:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* The slave was addressed */
  95:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_SLAVE;
  96:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
  97:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 else
  98:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
  99:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_BUS_RELEASE;
 100:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 101:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_EXIT_IDLE;
 102:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 103:.\Generated_Source\PSoC5/I2C_1_INT.c ****             #else
 104:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_BUS_RELEASE;
 105:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 106:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_state = I2C_1_SM_EXIT_IDLE;
 107:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 108:.\Generated_Source\PSoC5/I2C_1_INT.c ****             #endif /* (I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 109:.\Generated_Source\PSoC5/I2C_1_INT.c ****         }
 110:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #endif /* (I2C_1_MODE_MULTI_MASTER_ENABLED) */
 111:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 112:.\Generated_Source\PSoC5/I2C_1_INT.c ****     /* Check for Master operation mode */
 113:.\Generated_Source\PSoC5/I2C_1_INT.c ****     if(I2C_1_CHECK_SM_MASTER)
  52              		.loc 1 113 0
  53 0012 40F20003 		movw	r3, #:lower16:I2C_1_state
  54 0016 C0F20003 		movt	r3, #:upper16:I2C_1_state
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 4


  55 001a 1B78     		ldrb	r3, [r3, #0]
  56 001c DBB2     		uxtb	r3, r3
  57 001e 03F04003 		and	r3, r3, #64
  58 0022 002B     		cmp	r3, #0
  59 0024 00F08782 		beq	.L2
 114:.\Generated_Source\PSoC5/I2C_1_INT.c ****     {
 115:.\Generated_Source\PSoC5/I2C_1_INT.c ****         #if(I2C_1_MODE_MASTER_ENABLED)
 116:.\Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_CHECK_BYTE_COMPLETE(tmpCsr))
  60              		.loc 1 116 0
  61 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  62 002a 03F00103 		and	r3, r3, #1
  63 002e DBB2     		uxtb	r3, r3
  64 0030 002B     		cmp	r3, #0
  65 0032 00F04982 		beq	.L3
 117:.\Generated_Source\PSoC5/I2C_1_INT.c ****             {
 118:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 switch (I2C_1_state)
  66              		.loc 1 118 0
  67 0036 40F20003 		movw	r3, #:lower16:I2C_1_state
  68 003a C0F20003 		movt	r3, #:upper16:I2C_1_state
  69 003e 1B78     		ldrb	r3, [r3, #0]
  70 0040 DBB2     		uxtb	r3, r3
  71 0042 A3F14503 		sub	r3, r3, #69
  72 0046 052B     		cmp	r3, #5
  73 0048 00F23A82 		bhi	.L4
  74 004c 01A2     		adr	r2, .L8
  75 004e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
  76 0052 00BF     		.align	2
  77              	.L8:
  78 0054 6D000000 		.word	.L5+1
  79 0058 3D020000 		.word	.L6+1
  80 005c C1040000 		.word	.L4+1
  81 0060 C1040000 		.word	.L4+1
  82 0064 6D000000 		.word	.L5+1
  83 0068 D9030000 		.word	.L7+1
  84              	.L5:
 119:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 120:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 case I2C_1_SM_MSTR_WR_ADDR:  /* After address is sent, WRITE data */
 121:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 case I2C_1_SM_MSTR_RD_ADDR:  /* After address is sent, READ  data */
 122:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     tmpCsr &= ((uint8) ~I2C_1_CSR_STOP_STATUS); /* Clear STOP bit history on addres
  85              		.loc 1 123 0
  86 006c FB79     		ldrb	r3, [r7, #7]
  87 006e 23F02003 		bic	r3, r3, #32
  88 0072 FB71     		strb	r3, [r7, #7]
 124:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 125:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_CHECK_ADDR_ACK(tmpCsr))
  89              		.loc 1 125 0
  90 0074 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  91 0076 03F00A03 		and	r3, r3, #10
  92 007a 082B     		cmp	r3, #8
  93 007c 76D1     		bne	.L9
 126:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 127:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Setup for transmit or receive of data */
 128:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_state == I2C_1_SM_MSTR_WR_ADDR)   /* TRANSMIT data */
  94              		.loc 1 128 0
  95 007e 40F20003 		movw	r3, #:lower16:I2C_1_state
  96 0082 C0F20003 		movt	r3, #:upper16:I2C_1_state
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 5


  97 0086 1B78     		ldrb	r3, [r3, #0]
  98 0088 DBB2     		uxtb	r3, r3
  99 008a 452B     		cmp	r3, #69
 100 008c 5FD1     		bne	.L10
 129:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 130:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Check if at least one byte to transfer */
 131:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             if(I2C_1_mstrWrBufSize > 0u)
 101              		.loc 1 131 0
 102 008e 40F20003 		movw	r3, #:lower16:I2C_1_mstrWrBufSize
 103 0092 C0F20003 		movt	r3, #:upper16:I2C_1_mstrWrBufSize
 104 0096 1B78     		ldrb	r3, [r3, #0]
 105 0098 DBB2     		uxtb	r3, r3
 106 009a 002B     		cmp	r3, #0
 107 009c 21D0     		beq	.L11
 132:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 133:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Load the 1st data byte */
 134:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_DATA_REG = I2C_1_mstrWrBufPtr[0u];
 108              		.loc 1 134 0
 109 009e 44F6D813 		movw	r3, #:lower16:1073760728
 110 00a2 C4F20003 		movt	r3, #:upper16:1073760728
 111 00a6 40F20002 		movw	r2, #:lower16:I2C_1_mstrWrBufPtr
 112 00aa C0F20002 		movt	r2, #:upper16:I2C_1_mstrWrBufPtr
 113 00ae 1268     		ldr	r2, [r2, #0]
 114 00b0 1278     		ldrb	r2, [r2, #0]
 115 00b2 D2B2     		uxtb	r2, r2
 116 00b4 1A70     		strb	r2, [r3, #0]
 135:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_TRANSMIT_DATA;
 117              		.loc 1 135 0
 118 00b6 44F6D713 		movw	r3, #:lower16:1073760727
 119 00ba C4F20003 		movt	r3, #:upper16:1073760727
 120 00be 4FF00402 		mov	r2, #4
 121 00c2 1A70     		strb	r2, [r3, #0]
 136:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
 122              		.loc 1 136 0
 123 00c4 40F20003 		movw	r3, #:lower16:I2C_1_mstrWrBufIndex
 124 00c8 C0F20003 		movt	r3, #:upper16:I2C_1_mstrWrBufIndex
 125 00cc 4FF00102 		mov	r2, #1
 126 00d0 1A70     		strb	r2, [r3, #0]
 137:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 138:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Set transmit state until done */
 139:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_state = I2C_1_SM_MSTR_WR_DATA;
 127              		.loc 1 139 0
 128 00d2 40F20003 		movw	r3, #:lower16:I2C_1_state
 129 00d6 C0F20003 		movt	r3, #:upper16:I2C_1_state
 130 00da 4FF04602 		mov	r2, #70
 131 00de 1A70     		strb	r2, [r3, #0]
 140:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 141:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* End of buffer: complete writing */
 142:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 143:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 144:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 #if(CY_PSOC5A)
 145:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     /* Do not handles 0 bytes transfer - HALT is NOT allowed */
 146:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_ENABLE_INT_ON_STOP;
 147:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_GENERATE_STOP;
 148:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 
 149:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 #else
 150:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     /* Set WRITE complete and Master HALTED */
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 6


 151:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 152:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                                     I2C_1_MSTAT_WR_CMPLT);
 153:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 154:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_state = I2C_1_SM_MSTR_HALT; /* Expect RESTART */
 155:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_DisableInt();
 156:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 
 157:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 #endif /* (CY_PSOC5A) */
 158:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 159:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             else
 160:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 161:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ENABLE_INT_ON_STOP; /* Enable interrupt on STOP, to catch it 
 162:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_GENERATE_STOP;
 163:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 164:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 165:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else  /* Master Receive data */
 166:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 167:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_READY_TO_READ; /* Release bus to read data */
 168:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 169:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state  = I2C_1_SM_MSTR_RD_DATA;
 170:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 171:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 172:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Address is NACKed */
 173:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else if(I2C_1_CHECK_ADDR_NAK(tmpCsr))
 174:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 175:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set Address NAK error */
 176:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER |
 177:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_ERR_ADDR_NAK);
 178:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         
 179:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 180:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 181:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT | 
 182:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                             I2C_1_GET_MSTAT_CMPLT);
 183:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 184:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_MSTR_HALT; /* Expect RESTART */
 185:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DisableInt();
 186:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 187:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else  /* Do normal Stop */
 188:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 189:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ENABLE_INT_ON_STOP; /* Enable interrupt on STOP, to catch it */
 190:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_GENERATE_STOP;
 191:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 192:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 193:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else
 194:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 195:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Address phase is not set for some reason: error */
 196:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         #if(I2C_1_TIMEOUT_ENABLED)
 197:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Exit from interrupt to take a chance for timeout timer handle this c
 198:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DisableInt();
 199:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ClearPendingInt();
 200:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         #else
 201:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Block execution flow: unexpected condition */
 202:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             CYASSERT(0u != 0u);
 203:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         #endif /* (I2C_1_TIMEOUT_ENABLED) */
 204:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 205:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     break;
 132              		.loc 1 205 0
 133 00e0 F2E1     		b	.L3
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 7


 134              	.L11:
 135              		.loc 1 142 0
 136 00e2 40F20003 		movw	r3, #:lower16:I2C_1_mstrControl
 137 00e6 C0F20003 		movt	r3, #:upper16:I2C_1_mstrControl
 138 00ea 1B78     		ldrb	r3, [r3, #0]
 139 00ec DBB2     		uxtb	r3, r3
 140 00ee 03F00203 		and	r3, r3, #2
 141 00f2 002B     		cmp	r3, #0
 142 00f4 15D0     		beq	.L13
 143              		.loc 1 146 0
 144 00f6 44F6D613 		movw	r3, #:lower16:1073760726
 145 00fa C4F20003 		movt	r3, #:upper16:1073760726
 146 00fe 44F6D612 		movw	r2, #:lower16:1073760726
 147 0102 C4F20002 		movt	r2, #:upper16:1073760726
 148 0106 1278     		ldrb	r2, [r2, #0]
 149 0108 D2B2     		uxtb	r2, r2
 150 010a 42F01002 		orr	r2, r2, #16
 151 010e D2B2     		uxtb	r2, r2
 152 0110 1A70     		strb	r2, [r3, #0]
 153              		.loc 1 147 0
 154 0112 44F6D713 		movw	r3, #:lower16:1073760727
 155 0116 C4F20003 		movt	r3, #:upper16:1073760727
 156 011a 4FF00002 		mov	r2, #0
 157 011e 1A70     		strb	r2, [r3, #0]
 158              		.loc 1 205 0
 159 0120 D2E1     		b	.L3
 160              	.L13:
 161              		.loc 1 161 0
 162 0122 44F6D613 		movw	r3, #:lower16:1073760726
 163 0126 C4F20003 		movt	r3, #:upper16:1073760726
 164 012a 44F6D612 		movw	r2, #:lower16:1073760726
 165 012e C4F20002 		movt	r2, #:upper16:1073760726
 166 0132 1278     		ldrb	r2, [r2, #0]
 167 0134 D2B2     		uxtb	r2, r2
 168 0136 42F01002 		orr	r2, r2, #16
 169 013a D2B2     		uxtb	r2, r2
 170 013c 1A70     		strb	r2, [r3, #0]
 171              		.loc 1 162 0
 172 013e 44F6D713 		movw	r3, #:lower16:1073760727
 173 0142 C4F20003 		movt	r3, #:upper16:1073760727
 174 0146 4FF00002 		mov	r2, #0
 175 014a 1A70     		strb	r2, [r3, #0]
 176              		.loc 1 205 0
 177 014c BCE1     		b	.L3
 178              	.L10:
 179              		.loc 1 167 0
 180 014e 44F6D713 		movw	r3, #:lower16:1073760727
 181 0152 C4F20003 		movt	r3, #:upper16:1073760727
 182 0156 4FF00002 		mov	r2, #0
 183 015a 1A70     		strb	r2, [r3, #0]
 184              		.loc 1 169 0
 185 015c 40F20003 		movw	r3, #:lower16:I2C_1_state
 186 0160 C0F20003 		movt	r3, #:upper16:I2C_1_state
 187 0164 4FF04A02 		mov	r2, #74
 188 0168 1A70     		strb	r2, [r3, #0]
 189              		.loc 1 205 0
 190 016a ADE1     		b	.L3
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 8


 191              	.L9:
 192              		.loc 1 173 0
 193 016c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 194 016e 03F00A03 		and	r3, r3, #10
 195 0172 0A2B     		cmp	r3, #10
 196 0174 5DD1     		bne	.L16
 197              		.loc 1 176 0
 198 0176 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 199 017a C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 200 017e 1B78     		ldrb	r3, [r3, #0]
 201 0180 DBB2     		uxtb	r3, r3
 202 0182 6FEA0303 		mvn	r3, r3
 203 0186 03F05F03 		and	r3, r3, #95
 204 018a 6FEA0303 		mvn	r3, r3
 205 018e DAB2     		uxtb	r2, r3
 206 0190 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 207 0194 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 208 0198 1A70     		strb	r2, [r3, #0]
 209              		.loc 1 179 0
 210 019a 40F20003 		movw	r3, #:lower16:I2C_1_mstrControl
 211 019e C0F20003 		movt	r3, #:upper16:I2C_1_mstrControl
 212 01a2 1B78     		ldrb	r3, [r3, #0]
 213 01a4 DBB2     		uxtb	r3, r3
 214 01a6 03F00203 		and	r3, r3, #2
 215 01aa 002B     		cmp	r3, #0
 216 01ac 2BD0     		beq	.L17
 217              		.loc 1 182 0
 218 01ae 40F20003 		movw	r3, #:lower16:I2C_1_state
 219 01b2 C0F20003 		movt	r3, #:upper16:I2C_1_state
 220 01b6 1B78     		ldrb	r3, [r3, #0]
 221 01b8 DBB2     		uxtb	r3, r3
 222 01ba 03F00803 		and	r3, r3, #8
 223              		.loc 1 181 0
 224 01be 002B     		cmp	r3, #0
 225 01c0 02D0     		beq	.L18
 226 01c2 4FF00902 		mov	r2, #9
 227 01c6 01E0     		b	.L19
 228              	.L18:
 229 01c8 4FF00A02 		mov	r2, #10
 230              	.L19:
 231 01cc 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 232 01d0 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 233 01d4 1B78     		ldrb	r3, [r3, #0]
 234 01d6 DBB2     		uxtb	r3, r3
 235 01d8 42EA0303 		orr	r3, r2, r3
 236 01dc DAB2     		uxtb	r2, r3
 237 01de 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 238 01e2 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 239 01e6 1A70     		strb	r2, [r3, #0]
 240              		.loc 1 184 0
 241 01e8 40F20003 		movw	r3, #:lower16:I2C_1_state
 242 01ec C0F20003 		movt	r3, #:upper16:I2C_1_state
 243 01f0 4FF06002 		mov	r2, #96
 244 01f4 1A70     		strb	r2, [r3, #0]
 245              		.loc 1 185 0
 246 01f6 4EF28013 		movw	r3, #:lower16:-536813184
 247 01fa CEF20003 		movt	r3, #:upper16:-536813184
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 9


 248 01fe 4FF00102 		mov	r2, #1
 249 0202 1A60     		str	r2, [r3, #0]
 250              		.loc 1 205 0
 251 0204 60E1     		b	.L3
 252              	.L17:
 253              		.loc 1 189 0
 254 0206 44F6D613 		movw	r3, #:lower16:1073760726
 255 020a C4F20003 		movt	r3, #:upper16:1073760726
 256 020e 44F6D612 		movw	r2, #:lower16:1073760726
 257 0212 C4F20002 		movt	r2, #:upper16:1073760726
 258 0216 1278     		ldrb	r2, [r2, #0]
 259 0218 D2B2     		uxtb	r2, r2
 260 021a 42F01002 		orr	r2, r2, #16
 261 021e D2B2     		uxtb	r2, r2
 262 0220 1A70     		strb	r2, [r3, #0]
 263              		.loc 1 190 0
 264 0222 44F6D713 		movw	r3, #:lower16:1073760727
 265 0226 C4F20003 		movt	r3, #:upper16:1073760727
 266 022a 4FF00002 		mov	r2, #0
 267 022e 1A70     		strb	r2, [r3, #0]
 268              		.loc 1 205 0
 269 0230 4AE1     		b	.L3
 270              	.L16:
 271              		.loc 1 202 0
 272 0232 4FF00000 		mov	r0, #0
 273 0236 FFF7FEFF 		bl	CyHalt
 274              		.loc 1 205 0
 275 023a 45E1     		b	.L3
 276              	.L6:
 206:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 207:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 case I2C_1_SM_MSTR_WR_DATA:
 208:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 209:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_CHECK_DATA_ACK(tmpCsr))
 277              		.loc 1 209 0
 278 023c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 279 023e 03F00203 		and	r3, r3, #2
 280 0242 002B     		cmp	r3, #0
 281 0244 75D1     		bne	.L21
 210:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 211:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Check if end of buffer */
 212:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_mstrWrBufIndex  < I2C_1_mstrWrBufSize)
 282              		.loc 1 212 0
 283 0246 40F20003 		movw	r3, #:lower16:I2C_1_mstrWrBufIndex
 284 024a C0F20003 		movt	r3, #:upper16:I2C_1_mstrWrBufIndex
 285 024e 1B78     		ldrb	r3, [r3, #0]
 286 0250 DAB2     		uxtb	r2, r3
 287 0252 40F20003 		movw	r3, #:lower16:I2C_1_mstrWrBufSize
 288 0256 C0F20003 		movt	r3, #:upper16:I2C_1_mstrWrBufSize
 289 025a 1B78     		ldrb	r3, [r3, #0]
 290 025c DBB2     		uxtb	r3, r3
 291 025e 9A42     		cmp	r2, r3
 292 0260 28D2     		bcs	.L22
 213:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 214:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG =
 293              		.loc 1 214 0
 294 0262 44F6D813 		movw	r3, #:lower16:1073760728
 295 0266 C4F20003 		movt	r3, #:upper16:1073760728
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 10


 215:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                      I2C_1_mstrWrBufPtr[I2C_1_mstrWrBufIndex];
 296              		.loc 1 215 0
 297 026a 40F20002 		movw	r2, #:lower16:I2C_1_mstrWrBufPtr
 298 026e C0F20002 		movt	r2, #:upper16:I2C_1_mstrWrBufPtr
 299 0272 1168     		ldr	r1, [r2, #0]
 300 0274 40F20002 		movw	r2, #:lower16:I2C_1_mstrWrBufIndex
 301 0278 C0F20002 		movt	r2, #:upper16:I2C_1_mstrWrBufIndex
 302 027c 1278     		ldrb	r2, [r2, #0]
 303 027e D2B2     		uxtb	r2, r2
 304 0280 0A44     		add	r2, r1, r2
 305 0282 1278     		ldrb	r2, [r2, #0]
 306 0284 D2B2     		uxtb	r2, r2
 307              		.loc 1 214 0
 308 0286 1A70     		strb	r2, [r3, #0]
 216:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_TRANSMIT_DATA;
 309              		.loc 1 216 0
 310 0288 44F6D713 		movw	r3, #:lower16:1073760727
 311 028c C4F20003 		movt	r3, #:upper16:1073760727
 312 0290 4FF00402 		mov	r2, #4
 313 0294 1A70     		strb	r2, [r3, #0]
 217:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_mstrWrBufIndex++;
 314              		.loc 1 217 0
 315 0296 40F20003 		movw	r3, #:lower16:I2C_1_mstrWrBufIndex
 316 029a C0F20003 		movt	r3, #:upper16:I2C_1_mstrWrBufIndex
 317 029e 1B78     		ldrb	r3, [r3, #0]
 318 02a0 DBB2     		uxtb	r3, r3
 319 02a2 03F10103 		add	r3, r3, #1
 320 02a6 DAB2     		uxtb	r2, r3
 321 02a8 40F20003 		movw	r3, #:lower16:I2C_1_mstrWrBufIndex
 322 02ac C0F20003 		movt	r3, #:upper16:I2C_1_mstrWrBufIndex
 323 02b0 1A70     		strb	r2, [r3, #0]
 218:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 219:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* End of buffer: complete writing */
 220:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 221:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 222:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Set WRITE complete and Master HALTED */
 223:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 224:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                             I2C_1_MSTAT_WR_CMPLT);
 225:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 226:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect RESTART */
 227:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DisableInt();
 228:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 229:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else  /* Do normal STOP */
 230:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 231:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_Workaround();          /* Workaround: empty function */
 232:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ENABLE_INT_ON_STOP;    /* Enable interrupt on STOP, to catch it *
 233:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_GENERATE_STOP;
 234:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 235:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 236:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Last byte NAKed: end writing */
 237:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 238:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 239:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set WRITE complete, SHORT transfer and Master HALTED */
 240:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER       |
 241:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_ERR_SHORT_XFER |
 242:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_XFER_HALT      |
 243:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_WR_CMPLT);
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 11


 244:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 245:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect RESTART */
 246:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 247:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 248:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* Do normal STOP */
 249:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 250:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ENABLE_INT_ON_STOP;    /* Enable interrupt on STOP, to catch it */
 251:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_GENERATE_STOP;
 252:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 253:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set SHORT and ERR transfer */
 254:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_SHORT_XFER |
 255:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_ERR_XFER);
 256:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 257:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 258:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     break;
 324              		.loc 1 258 0
 325 02b2 09E1     		b	.L3
 326              	.L22:
 327              		.loc 1 220 0
 328 02b4 40F20003 		movw	r3, #:lower16:I2C_1_mstrControl
 329 02b8 C0F20003 		movt	r3, #:upper16:I2C_1_mstrControl
 330 02bc 1B78     		ldrb	r3, [r3, #0]
 331 02be DBB2     		uxtb	r3, r3
 332 02c0 03F00203 		and	r3, r3, #2
 333 02c4 002B     		cmp	r3, #0
 334 02c6 1CD0     		beq	.L24
 335              		.loc 1 223 0
 336 02c8 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 337 02cc C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 338 02d0 1B78     		ldrb	r3, [r3, #0]
 339 02d2 DBB2     		uxtb	r3, r3
 340 02d4 43F00A03 		orr	r3, r3, #10
 341 02d8 DAB2     		uxtb	r2, r3
 342 02da 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 343 02de C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 344 02e2 1A70     		strb	r2, [r3, #0]
 345              		.loc 1 226 0
 346 02e4 40F20003 		movw	r3, #:lower16:I2C_1_state
 347 02e8 C0F20003 		movt	r3, #:upper16:I2C_1_state
 348 02ec 4FF06002 		mov	r2, #96
 349 02f0 1A70     		strb	r2, [r3, #0]
 350              		.loc 1 227 0
 351 02f2 4EF28013 		movw	r3, #:lower16:-536813184
 352 02f6 CEF20003 		movt	r3, #:upper16:-536813184
 353 02fa 4FF00102 		mov	r2, #1
 354 02fe 1A60     		str	r2, [r3, #0]
 355              		.loc 1 258 0
 356 0300 E2E0     		b	.L3
 357              	.L24:
 358              		.loc 1 231 0
 359 0302 FFF7FEFF 		bl	I2C_1_Workaround
 360              		.loc 1 232 0
 361 0306 44F6D613 		movw	r3, #:lower16:1073760726
 362 030a C4F20003 		movt	r3, #:upper16:1073760726
 363 030e 44F6D612 		movw	r2, #:lower16:1073760726
 364 0312 C4F20002 		movt	r2, #:upper16:1073760726
 365 0316 1278     		ldrb	r2, [r2, #0]
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 12


 366 0318 D2B2     		uxtb	r2, r2
 367 031a 42F01002 		orr	r2, r2, #16
 368 031e D2B2     		uxtb	r2, r2
 369 0320 1A70     		strb	r2, [r3, #0]
 370              		.loc 1 233 0
 371 0322 44F6D713 		movw	r3, #:lower16:1073760727
 372 0326 C4F20003 		movt	r3, #:upper16:1073760727
 373 032a 4FF00002 		mov	r2, #0
 374 032e 1A70     		strb	r2, [r3, #0]
 375              		.loc 1 258 0
 376 0330 CAE0     		b	.L3
 377              	.L21:
 378              		.loc 1 237 0
 379 0332 40F20003 		movw	r3, #:lower16:I2C_1_mstrControl
 380 0336 C0F20003 		movt	r3, #:upper16:I2C_1_mstrControl
 381 033a 1B78     		ldrb	r3, [r3, #0]
 382 033c DBB2     		uxtb	r3, r3
 383 033e 03F00203 		and	r3, r3, #2
 384 0342 002B     		cmp	r3, #0
 385 0344 20D0     		beq	.L26
 386              		.loc 1 240 0
 387 0346 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 388 034a C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 389 034e 1B78     		ldrb	r3, [r3, #0]
 390 0350 DBB2     		uxtb	r3, r3
 391 0352 6FEA0303 		mvn	r3, r3
 392 0356 03F06503 		and	r3, r3, #101
 393 035a 6FEA0303 		mvn	r3, r3
 394 035e DAB2     		uxtb	r2, r3
 395 0360 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 396 0364 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 397 0368 1A70     		strb	r2, [r3, #0]
 398              		.loc 1 245 0
 399 036a 40F20003 		movw	r3, #:lower16:I2C_1_state
 400 036e C0F20003 		movt	r3, #:upper16:I2C_1_state
 401 0372 4FF06002 		mov	r2, #96
 402 0376 1A70     		strb	r2, [r3, #0]
 403              		.loc 1 246 0
 404 0378 4EF28013 		movw	r3, #:lower16:-536813184
 405 037c CEF20003 		movt	r3, #:upper16:-536813184
 406 0380 4FF00102 		mov	r2, #1
 407 0384 1A60     		str	r2, [r3, #0]
 408              		.loc 1 258 0
 409 0386 9FE0     		b	.L3
 410              	.L26:
 411              		.loc 1 250 0
 412 0388 44F6D613 		movw	r3, #:lower16:1073760726
 413 038c C4F20003 		movt	r3, #:upper16:1073760726
 414 0390 44F6D612 		movw	r2, #:lower16:1073760726
 415 0394 C4F20002 		movt	r2, #:upper16:1073760726
 416 0398 1278     		ldrb	r2, [r2, #0]
 417 039a D2B2     		uxtb	r2, r2
 418 039c 42F01002 		orr	r2, r2, #16
 419 03a0 D2B2     		uxtb	r2, r2
 420 03a2 1A70     		strb	r2, [r3, #0]
 421              		.loc 1 251 0
 422 03a4 44F6D713 		movw	r3, #:lower16:1073760727
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 13


 423 03a8 C4F20003 		movt	r3, #:upper16:1073760727
 424 03ac 4FF00002 		mov	r2, #0
 425 03b0 1A70     		strb	r2, [r3, #0]
 426              		.loc 1 254 0
 427 03b2 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 428 03b6 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 429 03ba 1B78     		ldrb	r3, [r3, #0]
 430 03bc DBB2     		uxtb	r3, r3
 431 03be 6FEA0303 		mvn	r3, r3
 432 03c2 03F06F03 		and	r3, r3, #111
 433 03c6 6FEA0303 		mvn	r3, r3
 434 03ca DAB2     		uxtb	r2, r3
 435 03cc 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 436 03d0 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 437 03d4 1A70     		strb	r2, [r3, #0]
 438              		.loc 1 258 0
 439 03d6 77E0     		b	.L3
 440              	.L7:
 259:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 260:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 case I2C_1_SM_MSTR_RD_DATA:
 261:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 262:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_mstrRdBufPtr[I2C_1_mstrRdBufIndex] = I2C_1_DATA_REG;
 441              		.loc 1 262 0
 442 03d8 40F20003 		movw	r3, #:lower16:I2C_1_mstrRdBufPtr
 443 03dc C0F20003 		movt	r3, #:upper16:I2C_1_mstrRdBufPtr
 444 03e0 1A68     		ldr	r2, [r3, #0]
 445 03e2 40F20003 		movw	r3, #:lower16:I2C_1_mstrRdBufIndex
 446 03e6 C0F20003 		movt	r3, #:upper16:I2C_1_mstrRdBufIndex
 447 03ea 1B78     		ldrb	r3, [r3, #0]
 448 03ec DBB2     		uxtb	r3, r3
 449 03ee 1A44     		add	r2, r2, r3
 450 03f0 44F6D813 		movw	r3, #:lower16:1073760728
 451 03f4 C4F20003 		movt	r3, #:upper16:1073760728
 452 03f8 1B78     		ldrb	r3, [r3, #0]
 453 03fa DBB2     		uxtb	r3, r3
 454 03fc 1370     		strb	r3, [r2, #0]
 263:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_mstrRdBufIndex++;
 455              		.loc 1 263 0
 456 03fe 40F20003 		movw	r3, #:lower16:I2C_1_mstrRdBufIndex
 457 0402 C0F20003 		movt	r3, #:upper16:I2C_1_mstrRdBufIndex
 458 0406 1B78     		ldrb	r3, [r3, #0]
 459 0408 DBB2     		uxtb	r3, r3
 460 040a 03F10103 		add	r3, r3, #1
 461 040e DAB2     		uxtb	r2, r3
 462 0410 40F20003 		movw	r3, #:lower16:I2C_1_mstrRdBufIndex
 463 0414 C0F20003 		movt	r3, #:upper16:I2C_1_mstrRdBufIndex
 464 0418 1A70     		strb	r2, [r3, #0]
 264:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 265:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Check if end of buffer */
 266:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_mstrRdBufIndex < I2C_1_mstrRdBufSize)
 465              		.loc 1 266 0
 466 041a 40F20003 		movw	r3, #:lower16:I2C_1_mstrRdBufIndex
 467 041e C0F20003 		movt	r3, #:upper16:I2C_1_mstrRdBufIndex
 468 0422 1B78     		ldrb	r3, [r3, #0]
 469 0424 DAB2     		uxtb	r2, r3
 470 0426 40F20003 		movw	r3, #:lower16:I2C_1_mstrRdBufSize
 471 042a C0F20003 		movt	r3, #:upper16:I2C_1_mstrRdBufSize
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 14


 472 042e 1B78     		ldrb	r3, [r3, #0]
 473 0430 DBB2     		uxtb	r3, r3
 474 0432 9A42     		cmp	r2, r3
 475 0434 07D2     		bcs	.L27
 267:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 268:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ACK_AND_RECEIVE;       /* ACK and receive byte */
 476              		.loc 1 268 0
 477 0436 44F6D713 		movw	r3, #:lower16:1073760727
 478 043a C4F20003 		movt	r3, #:upper16:1073760727
 479 043e 4FF01002 		mov	r2, #16
 480 0442 1A70     		strb	r2, [r3, #0]
 269:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 270:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* End of buffer: complete reading */
 271:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 272:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {                        
 273:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set READ complete and Master HALTED */
 274:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 275:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_RD_CMPLT);
 276:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         
 277:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect RESTART */
 278:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 279:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 280:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else
 281:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 282:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ENABLE_INT_ON_STOP;
 283:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_NAK_AND_RECEIVE;       /* NACK and TRY to generate STOP */
 284:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 285:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     break;
 481              		.loc 1 285 0
 482 0444 40E0     		b	.L3
 483              	.L27:
 484              		.loc 1 271 0
 485 0446 40F20003 		movw	r3, #:lower16:I2C_1_mstrControl
 486 044a C0F20003 		movt	r3, #:upper16:I2C_1_mstrControl
 487 044e 1B78     		ldrb	r3, [r3, #0]
 488 0450 DBB2     		uxtb	r3, r3
 489 0452 03F00203 		and	r3, r3, #2
 490 0456 002B     		cmp	r3, #0
 491 0458 1CD0     		beq	.L29
 492              		.loc 1 274 0
 493 045a 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 494 045e C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 495 0462 1B78     		ldrb	r3, [r3, #0]
 496 0464 DBB2     		uxtb	r3, r3
 497 0466 43F00903 		orr	r3, r3, #9
 498 046a DAB2     		uxtb	r2, r3
 499 046c 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 500 0470 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 501 0474 1A70     		strb	r2, [r3, #0]
 502              		.loc 1 277 0
 503 0476 40F20003 		movw	r3, #:lower16:I2C_1_state
 504 047a C0F20003 		movt	r3, #:upper16:I2C_1_state
 505 047e 4FF06002 		mov	r2, #96
 506 0482 1A70     		strb	r2, [r3, #0]
 507              		.loc 1 278 0
 508 0484 4EF28013 		movw	r3, #:lower16:-536813184
 509 0488 CEF20003 		movt	r3, #:upper16:-536813184
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 15


 510 048c 4FF00102 		mov	r2, #1
 511 0490 1A60     		str	r2, [r3, #0]
 512              		.loc 1 285 0
 513 0492 19E0     		b	.L3
 514              	.L29:
 515              		.loc 1 282 0
 516 0494 44F6D613 		movw	r3, #:lower16:1073760726
 517 0498 C4F20003 		movt	r3, #:upper16:1073760726
 518 049c 44F6D612 		movw	r2, #:lower16:1073760726
 519 04a0 C4F20002 		movt	r2, #:upper16:1073760726
 520 04a4 1278     		ldrb	r2, [r2, #0]
 521 04a6 D2B2     		uxtb	r2, r2
 522 04a8 42F01002 		orr	r2, r2, #16
 523 04ac D2B2     		uxtb	r2, r2
 524 04ae 1A70     		strb	r2, [r3, #0]
 525              		.loc 1 283 0
 526 04b0 44F6D713 		movw	r3, #:lower16:1073760727
 527 04b4 C4F20003 		movt	r3, #:upper16:1073760727
 528 04b8 4FF00002 		mov	r2, #0
 529 04bc 1A70     		strb	r2, [r3, #0]
 530              		.loc 1 285 0
 531 04be 03E0     		b	.L3
 532              	.L4:
 286:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 287:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 default: /* This is an invalid state and should not occur */
 288:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 289:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #if(I2C_1_TIMEOUT_ENABLED)
 290:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Exit from interrupt to take a chance for timeout timer handle this case 
 291:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 292:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ClearPendingInt();
 293:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #else
 294:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Block execution flow: unexpected condition */
 295:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         CYASSERT(0u != 0u);
 533              		.loc 1 295 0
 534 04c0 4FF00000 		mov	r0, #0
 535 04c4 FFF7FEFF 		bl	CyHalt
 536              	.L3:
 296:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #endif /* (I2C_1_TIMEOUT_ENABLED) */
 297:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 298:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     break;
 299:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 300:.\Generated_Source\PSoC5/I2C_1_INT.c ****             }
 301:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 302:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* Catches the Stop: end of transaction */
 303:.\Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_CHECK_STOP_STS(tmpCsr))
 537              		.loc 1 303 0
 538 04c8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 539 04ca 03F02003 		and	r3, r3, #32
 540 04ce 002B     		cmp	r3, #0
 541 04d0 43D0     		beq	.L36
 304:.\Generated_Source\PSoC5/I2C_1_INT.c ****             {
 305:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_mstrStatus |= I2C_1_GET_MSTAT_CMPLT;
 542              		.loc 1 305 0
 543 04d2 40F20003 		movw	r3, #:lower16:I2C_1_state
 544 04d6 C0F20003 		movt	r3, #:upper16:I2C_1_state
 545 04da 1B78     		ldrb	r3, [r3, #0]
 546 04dc DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 16


 547 04de 03F00803 		and	r3, r3, #8
 548 04e2 002B     		cmp	r3, #0
 549 04e4 02D0     		beq	.L31
 550 04e6 4FF00102 		mov	r2, #1
 551 04ea 01E0     		b	.L32
 552              	.L31:
 553 04ec 4FF00202 		mov	r2, #2
 554              	.L32:
 555 04f0 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 556 04f4 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 557 04f8 1B78     		ldrb	r3, [r3, #0]
 558 04fa DBB2     		uxtb	r3, r3
 559 04fc 42EA0303 		orr	r3, r2, r3
 560 0500 DAB2     		uxtb	r2, r3
 561 0502 40F20003 		movw	r3, #:lower16:I2C_1_mstrStatus
 562 0506 C0F20003 		movt	r3, #:upper16:I2C_1_mstrStatus
 563 050a 1A70     		strb	r2, [r3, #0]
 306:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 307:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_DISABLE_INT_ON_STOP;
 564              		.loc 1 307 0
 565 050c 44F6D613 		movw	r3, #:lower16:1073760726
 566 0510 C4F20003 		movt	r3, #:upper16:1073760726
 567 0514 44F6D612 		movw	r2, #:lower16:1073760726
 568 0518 C4F20002 		movt	r2, #:upper16:1073760726
 569 051c 1278     		ldrb	r2, [r2, #0]
 570 051e D2B2     		uxtb	r2, r2
 571 0520 02F0EF02 		and	r2, r2, #239
 572 0524 1A70     		strb	r2, [r3, #0]
 308:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_state = I2C_1_SM_IDLE;
 573              		.loc 1 308 0
 574 0526 40F20003 		movw	r3, #:lower16:I2C_1_state
 575 052a C0F20003 		movt	r3, #:upper16:I2C_1_state
 576 052e 4FF01002 		mov	r2, #16
 577 0532 1A70     		strb	r2, [r3, #0]
 578 0534 12E0     		b	.L35
 579              	.L2:
 309:.\Generated_Source\PSoC5/I2C_1_INT.c ****             }
 310:.\Generated_Source\PSoC5/I2C_1_INT.c ****         #endif /* (I2C_1_MODE_MASTER_ENABLED) */
 311:.\Generated_Source\PSoC5/I2C_1_INT.c ****     }
 312:.\Generated_Source\PSoC5/I2C_1_INT.c ****     else if(I2C_1_CHECK_SM_SLAVE)
 580              		.loc 1 312 0
 581 0536 40F20003 		movw	r3, #:lower16:I2C_1_state
 582 053a C0F20003 		movt	r3, #:upper16:I2C_1_state
 583 053e 1B78     		ldrb	r3, [r3, #0]
 584 0540 DBB2     		uxtb	r3, r3
 585 0542 03F01003 		and	r3, r3, #16
 586 0546 002B     		cmp	r3, #0
 587 0548 08D1     		bne	.L35
 588              	.L34:
 313:.\Generated_Source\PSoC5/I2C_1_INT.c ****     {
 314:.\Generated_Source\PSoC5/I2C_1_INT.c ****         #if(I2C_1_MODE_SLAVE_ENABLED)
 315:.\Generated_Source\PSoC5/I2C_1_INT.c ****             
 316:.\Generated_Source\PSoC5/I2C_1_INT.c ****             if((I2C_1_CHECK_STOP_STS(tmpCsr)) || /* Stop || Restart */
 317:.\Generated_Source\PSoC5/I2C_1_INT.c ****                (I2C_1_CHECK_BYTE_COMPLETE(tmpCsr) && I2C_1_CHECK_ADDRESS_STS(tmpCsr)))
 318:.\Generated_Source\PSoC5/I2C_1_INT.c ****             {
 319:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Catch end of master write transcation: use interrupt on Stop */
 320:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* The STOP bit history on address phase does not have correct state */
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 17


 321:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_SM_SL_WR_DATA == I2C_1_state)
 322:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 323:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_DISABLE_INT_ON_STOP;
 324:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 325:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slStatus &= ((uint8) ~I2C_1_SSTAT_WR_BUSY);
 326:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slStatus |= ((uint8)  I2C_1_SSTAT_WR_CMPLT);
 327:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 328:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_IDLE;
 329:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 330:.\Generated_Source\PSoC5/I2C_1_INT.c ****             }
 331:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 332:.\Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_CHECK_BYTE_COMPLETE(tmpCsr))
 333:.\Generated_Source\PSoC5/I2C_1_INT.c ****             {
 334:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* The address only issued after Start or ReStart: so check address
 335:.\Generated_Source\PSoC5/I2C_1_INT.c ****                    to catch this events:
 336:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     FF : sets Addr phase with byte_complete interrupt trigger.
 337:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     UDB: sets Addr phase immediately after Start or ReStart. */
 338:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_CHECK_ADDRESS_STS(tmpCsr))
 339:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 340:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Check for software address detection */
 341:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #if(I2C_1_SW_ADRR_DECODE)
 342:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         tmp8 = I2C_1_GET_SLAVE_ADDR(I2C_1_DATA_REG);
 343:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 344:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(tmp8 == I2C_1_slAddress)   /* Check for address match */
 345:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 346:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             if(0u != (I2C_1_DATA_REG & I2C_1_READ_FLAG))
 347:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 348:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Place code to prepare read buffer here                  */
 349:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* `#START I2C_1_SW_PREPARE_READ_BUF_interrupt` */
 350:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 351:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* `#END` */
 352:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 353:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Prepare next opeation to read, get data and place in data regist
 354:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 355:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 {
 356:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     /* Load first data byte from array */
 357:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 358:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_ACK_AND_TRANSMIT;
 359:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_slRdBufIndex++;
 360:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 361:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_slStatus |= I2C_1_SSTAT_RD_BUSY;
 362:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 }
 363:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 else    /* Overflow: provide 0xFF on the bus */
 364:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 {
 365:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 366:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_ACK_AND_TRANSMIT;
 367:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 368:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_slStatus  |= (I2C_1_SSTAT_RD_BUSY |
 369:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                                    I2C_1_SSTAT_RD_ERR_OVFL);
 370:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 }
 371:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 372:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_state = I2C_1_SM_SL_RD_DATA;
 373:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 374:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             else  /* Write transaction: receive 1st byte */
 375:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 376:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ACK_AND_RECEIVE;
 377:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_state = I2C_1_SM_SL_WR_DATA;
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 18


 378:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 379:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_slStatus |= I2C_1_SSTAT_WR_BUSY;
 380:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ENABLE_INT_ON_STOP;
 381:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 382:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }    
 383:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else
 384:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 385:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /*     Place code to compare for additional address here    */
 386:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#START I2C_1_SW_ADDR_COMPARE_interruptStart` */
 387:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 388:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#END` */
 389:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             
 390:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_NAK_AND_RECEIVE;   /* NACK address */
 391:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 392:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Place code to end of condition for NACK generation here */
 393:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#START I2C_1_SW_ADDR_COMPARE_interruptEnd`  */
 394:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 395:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#END` */
 396:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 397:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         
 398:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #else /* (I2C_1_HW_ADRR_DECODE) */
 399:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         
 400:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(0u != (I2C_1_DATA_REG & I2C_1_READ_FLAG))
 401:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 402:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Place code to prepare read buffer here                  */
 403:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#START I2C_1_HW_PREPARE_READ_BUF_interrupt` */
 404:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 405:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#END` */
 406:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 407:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Prepare next opeation to read, get data and place in data register *
 408:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 409:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 410:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Load first data byte from array */
 411:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 412:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ACK_AND_TRANSMIT;
 413:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_slRdBufIndex++;
 414:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 415:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_slStatus |= I2C_1_SSTAT_RD_BUSY;
 416:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 417:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             else    /* Overflow: provide 0xFF on the bus */
 418:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 419:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 420:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ACK_AND_TRANSMIT;
 421:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 422:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_slStatus  |= (I2C_1_SSTAT_RD_BUSY |
 423:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                                I2C_1_SSTAT_RD_ERR_OVFL);
 424:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 425:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 426:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_SL_RD_DATA;
 427:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 428:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else  /* Write transaction: receive 1st byte */
 429:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 430:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ACK_AND_RECEIVE;
 431:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_SL_WR_DATA;
 432:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 433:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slStatus |= I2C_1_SSTAT_WR_BUSY;
 434:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ENABLE_INT_ON_STOP;
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 19


 435:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 436:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         
 437:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #endif /* (I2C_1_SW_ADRR_DECODE) */
 438:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 439:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Data states */
 440:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Data master writes into slave */
 441:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 else if(I2C_1_state == I2C_1_SM_SL_WR_DATA)
 442:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 443:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_slWrBufIndex < I2C_1_slWrBufSize)
 444:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 445:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         tmp8 = I2C_1_DATA_REG;
 446:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ACK_AND_RECEIVE;
 447:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slWrBufPtr[I2C_1_slWrBufIndex] = tmp8;
 448:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slWrBufIndex++;
 449:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 450:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* of array: complete write, send NACK */
 451:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 452:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_NAK_AND_RECEIVE;
 453:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 454:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus |= I2C_1_SSTAT_WR_ERR_OVFL;
 455:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 456:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 457:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Data master reads from slave */
 458:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 else if(I2C_1_state == I2C_1_SM_SL_RD_DATA)
 459:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 460:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_CHECK_DATA_ACK(tmpCsr))
 461:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 462:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 463:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 464:.\Generated_Source\PSoC5/I2C_1_INT.c ****                              /* Get data from array */
 465:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 466:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_TRANSMIT_DATA;
 467:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slRdBufIndex++;
 468:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 469:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else   /* Overflow: provide 0xFF on the bus */
 470:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 471:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 472:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_TRANSMIT_DATA;
 473:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 474:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slStatus |= I2C_1_SSTAT_RD_ERR_OVFL;
 475:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 476:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 477:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* Last byte was NACKed: read complete */
 478:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 479:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Only NACK appears on the bus */
 480:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 481:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_NAK_AND_TRANSMIT;
 482:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 483:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus &= ((uint8) ~I2C_1_SSTAT_RD_BUSY);
 484:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus |= ((uint8)  I2C_1_SSTAT_RD_CMPLT);
 485:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 486:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_IDLE;
 487:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 488:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 489:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 else
 490:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 491:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #if(I2C_1_TIMEOUT_ENABLED)
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 20


 492:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Exit from interrupt to take a chance for timeout timer handle this case 
 493:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 494:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ClearPendingInt();
 495:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #else
 496:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Block execution flow: unexpected condition */
 497:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         CYASSERT(0u != 0u);
 498:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #endif /* (I2C_1_TIMEOUT_ENABLED) */
 499:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 500:.\Generated_Source\PSoC5/I2C_1_INT.c ****             }
 501:.\Generated_Source\PSoC5/I2C_1_INT.c ****         #endif /* (I2C_1_MODE_SLAVE_ENABLED) */
 502:.\Generated_Source\PSoC5/I2C_1_INT.c ****     }
 503:.\Generated_Source\PSoC5/I2C_1_INT.c ****     else
 504:.\Generated_Source\PSoC5/I2C_1_INT.c ****     {
 505:.\Generated_Source\PSoC5/I2C_1_INT.c ****         /* The FSM skips master and slave processing: return to IDLE */
 506:.\Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_state = I2C_1_SM_IDLE;
 589              		.loc 1 506 0
 590 054a 40F20003 		movw	r3, #:lower16:I2C_1_state
 591 054e C0F20003 		movt	r3, #:upper16:I2C_1_state
 592 0552 4FF01002 		mov	r2, #16
 593 0556 1A70     		strb	r2, [r3, #0]
 594 0558 00E0     		b	.L35
 595              	.L36:
 596              		.loc 1 308 0
 597 055a 00BF     		nop
 598              	.L35:
 507:.\Generated_Source\PSoC5/I2C_1_INT.c ****     }
 508:.\Generated_Source\PSoC5/I2C_1_INT.c **** }
 599              		.loc 1 508 0
 600 055c 07F10807 		add	r7, r7, #8
 601 0560 BD46     		mov	sp, r7
 602 0562 80BD     		pop	{r7, pc}
 603              		.cfi_endproc
 604              	.LFE0:
 605              		.size	I2C_1_ISR, .-I2C_1_ISR
 606              		.text
 607              	.Letext0:
 608              		.section	.debug_loc,"",%progbits
 609              	.Ldebug_loc0:
 610              	.LLST0:
 611 0000 00000000 		.4byte	.LFB0
 612 0004 02000000 		.4byte	.LCFI0
 613 0008 0100     		.2byte	0x1
 614 000a 5D       		.byte	0x5d
 615 000b 02000000 		.4byte	.LCFI0
 616 000f 04000000 		.4byte	.LCFI1
 617 0013 0200     		.2byte	0x2
 618 0015 7D       		.byte	0x7d
 619 0016 08       		.sleb128 8
 620 0017 04000000 		.4byte	.LCFI1
 621 001b 06000000 		.4byte	.LCFI2
 622 001f 0200     		.2byte	0x2
 623 0021 7D       		.byte	0x7d
 624 0022 10       		.sleb128 16
 625 0023 06000000 		.4byte	.LCFI2
 626 0027 64050000 		.4byte	.LFE0
 627 002b 0200     		.2byte	0x2
 628 002d 77       		.byte	0x77
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 21


 629 002e 10       		.sleb128 16
 630 002f 00000000 		.4byte	0x0
 631 0033 00000000 		.4byte	0x0
 632              		.file 2 ".\\Generated_Source\\PSoC5\\/I2C_1_PVT.h"
 633              		.file 3 ".\\Generated_Source\\PSoC5\\/cytypes.h"
 634              		.section	.debug_info
 635 0000 37010000 		.4byte	0x137
 636 0004 0200     		.2byte	0x2
 637 0006 00000000 		.4byte	.Ldebug_abbrev0
 638 000a 04       		.byte	0x4
 639 000b 01       		.uleb128 0x1
 640 000c 05010000 		.4byte	.LASF21
 641 0010 01       		.byte	0x1
 642 0011 B4000000 		.4byte	.LASF22
 643 0015 1B000000 		.4byte	.LASF23
 644 0019 00000000 		.4byte	0x0
 645 001d 00000000 		.4byte	0x0
 646 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 647 0025 00000000 		.4byte	.Ldebug_line0
 648 0029 02       		.uleb128 0x2
 649 002a 01       		.byte	0x1
 650 002b 06       		.byte	0x6
 651 002c 63010000 		.4byte	.LASF0
 652 0030 02       		.uleb128 0x2
 653 0031 01       		.byte	0x1
 654 0032 08       		.byte	0x8
 655 0033 11010000 		.4byte	.LASF1
 656 0037 02       		.uleb128 0x2
 657 0038 02       		.byte	0x2
 658 0039 05       		.byte	0x5
 659 003a B9010000 		.4byte	.LASF2
 660 003e 02       		.uleb128 0x2
 661 003f 02       		.byte	0x2
 662 0040 07       		.byte	0x7
 663 0041 50010000 		.4byte	.LASF3
 664 0045 02       		.uleb128 0x2
 665 0046 04       		.byte	0x4
 666 0047 05       		.byte	0x5
 667 0048 2E010000 		.4byte	.LASF4
 668 004c 02       		.uleb128 0x2
 669 004d 04       		.byte	0x4
 670 004e 07       		.byte	0x7
 671 004f A2000000 		.4byte	.LASF5
 672 0053 02       		.uleb128 0x2
 673 0054 08       		.byte	0x8
 674 0055 05       		.byte	0x5
 675 0056 00000000 		.4byte	.LASF6
 676 005a 02       		.uleb128 0x2
 677 005b 08       		.byte	0x8
 678 005c 07       		.byte	0x7
 679 005d D9000000 		.4byte	.LASF7
 680 0061 03       		.uleb128 0x3
 681 0062 04       		.byte	0x4
 682 0063 05       		.byte	0x5
 683 0064 696E7400 		.ascii	"int\000"
 684 0068 02       		.uleb128 0x2
 685 0069 04       		.byte	0x4
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 22


 686 006a 07       		.byte	0x7
 687 006b 0E000000 		.4byte	.LASF8
 688 006f 04       		.uleb128 0x4
 689 0070 9C000000 		.4byte	.LASF24
 690 0074 03       		.byte	0x3
 691 0075 4C       		.byte	0x4c
 692 0076 30000000 		.4byte	0x30
 693 007a 02       		.uleb128 0x2
 694 007b 04       		.byte	0x4
 695 007c 04       		.byte	0x4
 696 007d 96010000 		.4byte	.LASF9
 697 0081 02       		.uleb128 0x2
 698 0082 08       		.byte	0x8
 699 0083 04       		.byte	0x4
 700 0084 49010000 		.4byte	.LASF10
 701 0088 02       		.uleb128 0x2
 702 0089 01       		.byte	0x1
 703 008a 08       		.byte	0x8
 704 008b 1F010000 		.4byte	.LASF11
 705 008f 05       		.uleb128 0x5
 706 0090 6F000000 		.4byte	0x6f
 707 0094 06       		.uleb128 0x6
 708 0095 04       		.byte	0x4
 709 0096 07       		.byte	0x7
 710 0097 07       		.uleb128 0x7
 711 0098 01       		.byte	0x1
 712 0099 24010000 		.4byte	.LASF25
 713 009d 01       		.byte	0x1
 714 009e 2E       		.byte	0x2e
 715 009f 01       		.byte	0x1
 716 00a0 00000000 		.4byte	.LFB0
 717 00a4 64050000 		.4byte	.LFE0
 718 00a8 00000000 		.4byte	.LLST0
 719 00ac BF000000 		.4byte	0xbf
 720 00b0 08       		.uleb128 0x8
 721 00b1 C3010000 		.4byte	.LASF26
 722 00b5 01       		.byte	0x1
 723 00b6 34       		.byte	0x34
 724 00b7 6F000000 		.4byte	0x6f
 725 00bb 02       		.byte	0x2
 726 00bc 91       		.byte	0x91
 727 00bd 77       		.sleb128 -9
 728 00be 00       		.byte	0x0
 729 00bf 09       		.uleb128 0x9
 730 00c0 9C010000 		.4byte	.LASF12
 731 00c4 02       		.byte	0x2
 732 00c5 23       		.byte	0x23
 733 00c6 8F000000 		.4byte	0x8f
 734 00ca 01       		.byte	0x1
 735 00cb 01       		.byte	0x1
 736 00cc 09       		.uleb128 0x9
 737 00cd A8010000 		.4byte	.LASF13
 738 00d1 02       		.byte	0x2
 739 00d2 27       		.byte	0x27
 740 00d3 8F000000 		.4byte	0x8f
 741 00d7 01       		.byte	0x1
 742 00d8 01       		.byte	0x1
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 23


 743 00d9 09       		.uleb128 0x9
 744 00da 37010000 		.4byte	.LASF14
 745 00de 02       		.byte	0x2
 746 00df 28       		.byte	0x28
 747 00e0 8F000000 		.4byte	0x8f
 748 00e4 01       		.byte	0x1
 749 00e5 01       		.byte	0x1
 750 00e6 09       		.uleb128 0x9
 751 00e7 83010000 		.4byte	.LASF15
 752 00eb 02       		.byte	0x2
 753 00ec 2B       		.byte	0x2b
 754 00ed F3000000 		.4byte	0xf3
 755 00f1 01       		.byte	0x1
 756 00f2 01       		.byte	0x1
 757 00f3 0A       		.uleb128 0xa
 758 00f4 04       		.byte	0x4
 759 00f5 8F000000 		.4byte	0x8f
 760 00f9 09       		.uleb128 0x9
 761 00fa 75000000 		.4byte	.LASF16
 762 00fe 02       		.byte	0x2
 763 00ff 2C       		.byte	0x2c
 764 0100 8F000000 		.4byte	0x8f
 765 0104 01       		.byte	0x1
 766 0105 01       		.byte	0x1
 767 0106 09       		.uleb128 0x9
 768 0107 F0000000 		.4byte	.LASF17
 769 010b 02       		.byte	0x2
 770 010c 2D       		.byte	0x2d
 771 010d 8F000000 		.4byte	0x8f
 772 0111 01       		.byte	0x1
 773 0112 01       		.byte	0x1
 774 0113 09       		.uleb128 0x9
 775 0114 89000000 		.4byte	.LASF18
 776 0118 02       		.byte	0x2
 777 0119 30       		.byte	0x30
 778 011a F3000000 		.4byte	0xf3
 779 011e 01       		.byte	0x1
 780 011f 01       		.byte	0x1
 781 0120 09       		.uleb128 0x9
 782 0121 6F010000 		.4byte	.LASF19
 783 0125 02       		.byte	0x2
 784 0126 31       		.byte	0x31
 785 0127 8F000000 		.4byte	0x8f
 786 012b 01       		.byte	0x1
 787 012c 01       		.byte	0x1
 788 012d 09       		.uleb128 0x9
 789 012e 60000000 		.4byte	.LASF20
 790 0132 02       		.byte	0x2
 791 0133 32       		.byte	0x32
 792 0134 8F000000 		.4byte	0x8f
 793 0138 01       		.byte	0x1
 794 0139 01       		.byte	0x1
 795 013a 00       		.byte	0x0
 796              		.section	.debug_abbrev
 797 0000 01       		.uleb128 0x1
 798 0001 11       		.uleb128 0x11
 799 0002 01       		.byte	0x1
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 24


 800 0003 25       		.uleb128 0x25
 801 0004 0E       		.uleb128 0xe
 802 0005 13       		.uleb128 0x13
 803 0006 0B       		.uleb128 0xb
 804 0007 03       		.uleb128 0x3
 805 0008 0E       		.uleb128 0xe
 806 0009 1B       		.uleb128 0x1b
 807 000a 0E       		.uleb128 0xe
 808 000b 11       		.uleb128 0x11
 809 000c 01       		.uleb128 0x1
 810 000d 52       		.uleb128 0x52
 811 000e 01       		.uleb128 0x1
 812 000f 55       		.uleb128 0x55
 813 0010 06       		.uleb128 0x6
 814 0011 10       		.uleb128 0x10
 815 0012 06       		.uleb128 0x6
 816 0013 00       		.byte	0x0
 817 0014 00       		.byte	0x0
 818 0015 02       		.uleb128 0x2
 819 0016 24       		.uleb128 0x24
 820 0017 00       		.byte	0x0
 821 0018 0B       		.uleb128 0xb
 822 0019 0B       		.uleb128 0xb
 823 001a 3E       		.uleb128 0x3e
 824 001b 0B       		.uleb128 0xb
 825 001c 03       		.uleb128 0x3
 826 001d 0E       		.uleb128 0xe
 827 001e 00       		.byte	0x0
 828 001f 00       		.byte	0x0
 829 0020 03       		.uleb128 0x3
 830 0021 24       		.uleb128 0x24
 831 0022 00       		.byte	0x0
 832 0023 0B       		.uleb128 0xb
 833 0024 0B       		.uleb128 0xb
 834 0025 3E       		.uleb128 0x3e
 835 0026 0B       		.uleb128 0xb
 836 0027 03       		.uleb128 0x3
 837 0028 08       		.uleb128 0x8
 838 0029 00       		.byte	0x0
 839 002a 00       		.byte	0x0
 840 002b 04       		.uleb128 0x4
 841 002c 16       		.uleb128 0x16
 842 002d 00       		.byte	0x0
 843 002e 03       		.uleb128 0x3
 844 002f 0E       		.uleb128 0xe
 845 0030 3A       		.uleb128 0x3a
 846 0031 0B       		.uleb128 0xb
 847 0032 3B       		.uleb128 0x3b
 848 0033 0B       		.uleb128 0xb
 849 0034 49       		.uleb128 0x49
 850 0035 13       		.uleb128 0x13
 851 0036 00       		.byte	0x0
 852 0037 00       		.byte	0x0
 853 0038 05       		.uleb128 0x5
 854 0039 35       		.uleb128 0x35
 855 003a 00       		.byte	0x0
 856 003b 49       		.uleb128 0x49
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 25


 857 003c 13       		.uleb128 0x13
 858 003d 00       		.byte	0x0
 859 003e 00       		.byte	0x0
 860 003f 06       		.uleb128 0x6
 861 0040 24       		.uleb128 0x24
 862 0041 00       		.byte	0x0
 863 0042 0B       		.uleb128 0xb
 864 0043 0B       		.uleb128 0xb
 865 0044 3E       		.uleb128 0x3e
 866 0045 0B       		.uleb128 0xb
 867 0046 00       		.byte	0x0
 868 0047 00       		.byte	0x0
 869 0048 07       		.uleb128 0x7
 870 0049 2E       		.uleb128 0x2e
 871 004a 01       		.byte	0x1
 872 004b 3F       		.uleb128 0x3f
 873 004c 0C       		.uleb128 0xc
 874 004d 03       		.uleb128 0x3
 875 004e 0E       		.uleb128 0xe
 876 004f 3A       		.uleb128 0x3a
 877 0050 0B       		.uleb128 0xb
 878 0051 3B       		.uleb128 0x3b
 879 0052 0B       		.uleb128 0xb
 880 0053 27       		.uleb128 0x27
 881 0054 0C       		.uleb128 0xc
 882 0055 11       		.uleb128 0x11
 883 0056 01       		.uleb128 0x1
 884 0057 12       		.uleb128 0x12
 885 0058 01       		.uleb128 0x1
 886 0059 40       		.uleb128 0x40
 887 005a 06       		.uleb128 0x6
 888 005b 01       		.uleb128 0x1
 889 005c 13       		.uleb128 0x13
 890 005d 00       		.byte	0x0
 891 005e 00       		.byte	0x0
 892 005f 08       		.uleb128 0x8
 893 0060 34       		.uleb128 0x34
 894 0061 00       		.byte	0x0
 895 0062 03       		.uleb128 0x3
 896 0063 0E       		.uleb128 0xe
 897 0064 3A       		.uleb128 0x3a
 898 0065 0B       		.uleb128 0xb
 899 0066 3B       		.uleb128 0x3b
 900 0067 0B       		.uleb128 0xb
 901 0068 49       		.uleb128 0x49
 902 0069 13       		.uleb128 0x13
 903 006a 02       		.uleb128 0x2
 904 006b 0A       		.uleb128 0xa
 905 006c 00       		.byte	0x0
 906 006d 00       		.byte	0x0
 907 006e 09       		.uleb128 0x9
 908 006f 34       		.uleb128 0x34
 909 0070 00       		.byte	0x0
 910 0071 03       		.uleb128 0x3
 911 0072 0E       		.uleb128 0xe
 912 0073 3A       		.uleb128 0x3a
 913 0074 0B       		.uleb128 0xb
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 26


 914 0075 3B       		.uleb128 0x3b
 915 0076 0B       		.uleb128 0xb
 916 0077 49       		.uleb128 0x49
 917 0078 13       		.uleb128 0x13
 918 0079 3F       		.uleb128 0x3f
 919 007a 0C       		.uleb128 0xc
 920 007b 3C       		.uleb128 0x3c
 921 007c 0C       		.uleb128 0xc
 922 007d 00       		.byte	0x0
 923 007e 00       		.byte	0x0
 924 007f 0A       		.uleb128 0xa
 925 0080 0F       		.uleb128 0xf
 926 0081 00       		.byte	0x0
 927 0082 0B       		.uleb128 0xb
 928 0083 0B       		.uleb128 0xb
 929 0084 49       		.uleb128 0x49
 930 0085 13       		.uleb128 0x13
 931 0086 00       		.byte	0x0
 932 0087 00       		.byte	0x0
 933 0088 00       		.byte	0x0
 934              		.section	.debug_pubnames,"",%progbits
 935 0000 1C000000 		.4byte	0x1c
 936 0004 0200     		.2byte	0x2
 937 0006 00000000 		.4byte	.Ldebug_info0
 938 000a 3B010000 		.4byte	0x13b
 939 000e 97000000 		.4byte	0x97
 940 0012 4932435F 		.ascii	"I2C_1_ISR\000"
 940      315F4953 
 940      5200
 941 001c 00000000 		.4byte	0x0
 942              		.section	.debug_aranges,"",%progbits
 943 0000 1C000000 		.4byte	0x1c
 944 0004 0200     		.2byte	0x2
 945 0006 00000000 		.4byte	.Ldebug_info0
 946 000a 04       		.byte	0x4
 947 000b 00       		.byte	0x0
 948 000c 0000     		.2byte	0x0
 949 000e 0000     		.2byte	0x0
 950 0010 00000000 		.4byte	.LFB0
 951 0014 64050000 		.4byte	.LFE0-.LFB0
 952 0018 00000000 		.4byte	0x0
 953 001c 00000000 		.4byte	0x0
 954              		.section	.debug_ranges,"",%progbits
 955              	.Ldebug_ranges0:
 956 0000 00000000 		.4byte	.Ltext0
 957 0004 00000000 		.4byte	.Letext0
 958 0008 00000000 		.4byte	.LFB0
 959 000c 64050000 		.4byte	.LFE0
 960 0010 00000000 		.4byte	0x0
 961 0014 00000000 		.4byte	0x0
 962              		.section	.debug_str,"MS",%progbits,1
 963              	.LASF6:
 964 0000 6C6F6E67 		.ascii	"long long int\000"
 964      206C6F6E 
 964      6720696E 
 964      7400
 965              	.LASF8:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 27


 966 000e 756E7369 		.ascii	"unsigned int\000"
 966      676E6564 
 966      20696E74 
 966      00
 967              	.LASF23:
 968 001b 433A5C55 		.ascii	"C:\\Users\\karunmj\\Documents\\GitHub\\m2m\\hardwar"
 968      73657273 
 968      5C6B6172 
 968      756E6D6A 
 968      5C446F63 
 969 0048 655C7073 		.ascii	"e\\psoc5\\SleepTest.cydsn\000"
 969      6F63355C 
 969      536C6565 
 969      70546573 
 969      742E6379 
 970              	.LASF20:
 971 0060 4932435F 		.ascii	"I2C_1_mstrWrBufIndex\000"
 971      315F6D73 
 971      74725772 
 971      42756649 
 971      6E646578 
 972              	.LASF16:
 973 0075 4932435F 		.ascii	"I2C_1_mstrRdBufSize\000"
 973      315F6D73 
 973      74725264 
 973      42756653 
 973      697A6500 
 974              	.LASF18:
 975 0089 4932435F 		.ascii	"I2C_1_mstrWrBufPtr\000"
 975      315F6D73 
 975      74725772 
 975      42756650 
 975      747200
 976              	.LASF24:
 977 009c 75696E74 		.ascii	"uint8\000"
 977      3800
 978              	.LASF5:
 979 00a2 6C6F6E67 		.ascii	"long unsigned int\000"
 979      20756E73 
 979      69676E65 
 979      6420696E 
 979      7400
 980              	.LASF22:
 981 00b4 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\I2C_1_INT.c\000"
 981      6E657261 
 981      7465645F 
 981      536F7572 
 981      63655C50 
 982              	.LASF7:
 983 00d9 6C6F6E67 		.ascii	"long long unsigned int\000"
 983      206C6F6E 
 983      6720756E 
 983      7369676E 
 983      65642069 
 984              	.LASF17:
 985 00f0 4932435F 		.ascii	"I2C_1_mstrRdBufIndex\000"
 985      315F6D73 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 28


 985      74725264 
 985      42756649 
 985      6E646578 
 986              	.LASF21:
 987 0105 474E5520 		.ascii	"GNU C 4.4.1\000"
 987      4320342E 
 987      342E3100 
 988              	.LASF1:
 989 0111 756E7369 		.ascii	"unsigned char\000"
 989      676E6564 
 989      20636861 
 989      7200
 990              	.LASF11:
 991 011f 63686172 		.ascii	"char\000"
 991      00
 992              	.LASF25:
 993 0124 4932435F 		.ascii	"I2C_1_ISR\000"
 993      315F4953 
 993      5200
 994              	.LASF4:
 995 012e 6C6F6E67 		.ascii	"long int\000"
 995      20696E74 
 995      00
 996              	.LASF14:
 997 0137 4932435F 		.ascii	"I2C_1_mstrControl\000"
 997      315F6D73 
 997      7472436F 
 997      6E74726F 
 997      6C00
 998              	.LASF10:
 999 0149 646F7562 		.ascii	"double\000"
 999      6C6500
 1000              	.LASF3:
 1001 0150 73686F72 		.ascii	"short unsigned int\000"
 1001      7420756E 
 1001      7369676E 
 1001      65642069 
 1001      6E7400
 1002              	.LASF0:
 1003 0163 7369676E 		.ascii	"signed char\000"
 1003      65642063 
 1003      68617200 
 1004              	.LASF19:
 1005 016f 4932435F 		.ascii	"I2C_1_mstrWrBufSize\000"
 1005      315F6D73 
 1005      74725772 
 1005      42756653 
 1005      697A6500 
 1006              	.LASF15:
 1007 0183 4932435F 		.ascii	"I2C_1_mstrRdBufPtr\000"
 1007      315F6D73 
 1007      74725264 
 1007      42756650 
 1007      747200
 1008              	.LASF9:
 1009 0196 666C6F61 		.ascii	"float\000"
 1009      7400
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccgPeK3S.s 			page 29


 1010              	.LASF12:
 1011 019c 4932435F 		.ascii	"I2C_1_state\000"
 1011      315F7374 
 1011      61746500 
 1012              	.LASF13:
 1013 01a8 4932435F 		.ascii	"I2C_1_mstrStatus\000"
 1013      315F6D73 
 1013      74725374 
 1013      61747573 
 1013      00
 1014              	.LASF2:
 1015 01b9 73686F72 		.ascii	"short int\000"
 1015      7420696E 
 1015      7400
 1016              	.LASF26:
 1017 01c3 746D7043 		.ascii	"tmpCsr\000"
 1017      737200
 1018              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
