<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE Graph_task_doc>
<!--Generated by zCui-->
<ZeBuUiDoc version="1.0" creator="TaskChain" type="xcui">
 <Graph_tasks>
  <task name="backend_default_Project_Analyzer">
   <label>Analyze Project</label>
   <row>0</row>
   <root/>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522386</slot>
    <spawn>1714522386</spawn>
    <release>1714522386</release>
    <start>1714522386</start>
    <finish>1714522386</finish>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F00_PaR_Controller">
   <label>Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <showIseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:04 PM CDT - F00.L2 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:04 PM CDT - F00.L2 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:03 PM CDT - F00.L7 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:03 PM CDT - F00.L7 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:06 PM CDT - F00.L0 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:06 PM CDT - F00.L0 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:06 PM CDT - F00.L6 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:06 PM CDT - F00.L6 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:15 PM CDT - F00.L12 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Tue 30 Apr 2024 02:23:15 PM CDT - F00.L12 finished KO</IseLastUpdt>
   </showIseLastUpdt>
   <CompilationLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/backend_default/U0/M0/F00/compilation.log</CompilationLog>
   <profiling>
    <slot>1714522437</slot>
    <spawn>1714522437</spawn>
    <release>1714523020</release>
    <start>1714522437</start>
    <finish>1714523020</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zDB_Global_Controller">
   <label>Global DB Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>Global DB Controller</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522441</slot>
    <spawn>1714522441</spawn>
    <release>1714523028</release>
    <start>1714522441</start>
    <finish>1714523028</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_zGraphGenerator</ancestor>
    <ancestor>backend_default_zRtlToEqui</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_zEquiGenerator</ancestor>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="BE_Version_Checker">
   <label>Check Back-End Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522388</slot>
    <spawn>1714522388</spawn>
    <release>1714522390</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1707.733</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.88</User_time_sec>
    <System_time_sec> 0.69</System_time_sec>
    <Percent_of_CPU> 98%</Percent_of_CPU>
    <max_size> 247820</max_size>
    <finish>1714504390</finish>
    <start>1714504389</start>
    <task_label>Check Back-End Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>BE_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="FE_Version_Checker">
   <label>Check Front-End Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522388</slot>
    <spawn>1714522388</spawn>
    <release>1714522390</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1707.733</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.01</User_time_sec>
    <System_time_sec> 0.03</System_time_sec>
    <Percent_of_CPU> 76%</Percent_of_CPU>
    <max_size> 11156</max_size>
    <finish>1714504390</finish>
    <start>1714504390</start>
    <task_label>Check Front-End Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>FE_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="Vcs_Version_Checker">
   <label>Check Vcs Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522388</slot>
    <spawn>1714522388</spawn>
    <release>1714522390</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1707.733</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.19</User_time_sec>
    <System_time_sec> 0.21</System_time_sec>
    <Percent_of_CPU> 101%</Percent_of_CPU>
    <max_size> 54868</max_size>
    <finish>1714504390</finish>
    <start>1714504390</start>
    <task_label>Check Vcs Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Vcs_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_Cleaning">
   <label>Cleaning All PaRs</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522439</slot>
    <spawn>1714522439</spawn>
    <release>1714522450</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2306.738</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.01</User_time_sec>
    <System_time_sec> 0.17</System_time_sec>
    <Percent_of_CPU> 1%</Percent_of_CPU>
    <max_size> 2080</max_size>
    <finish>1714504450</finish>
    <start>1714504441</start>
    <task_label>Cleaning All PaRs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>IseClean</task_class>
   </profiling>
  </task>
  <task name="backend_default_zDB_Global">
   <label>Create Global DB</label>
   <row>1</row>
   <state>KO</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>Global DB Controller</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDb script">backend_default/zDB_final_zcui.tcl</log>
   </loglist>
   <profiling>
    <slot>1714523024</slot>
    <spawn>1714523024</spawn>
    <release>1714523026</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2125.085</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.35</User_time_sec>
    <System_time_sec> 0.15</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 324224</max_size>
    <finish>1714505026</finish>
    <start>1714505025</start>
    <task_label>Create Global DB</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zDB_Global</task_class>
   </profiling>
  </task>
  <task name="Target_Config">
   <label>Target Configuration</label>
   <row>2</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="1">
     <hierarchical_id>Target Configuration</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522390</slot>
    <spawn>1714522390</spawn>
    <release>1714522392</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2711.596</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.11</User_time_sec>
    <System_time_sec> 0.04</System_time_sec>
    <Percent_of_CPU> 61%</Percent_of_CPU>
    <max_size> 37648</max_size>
    <finish>1714504392</finish>
    <start>1714504392</start>
    <task_label>Target Configuration</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Target_Config</task_class>
   </profiling>
   <ancestors>
    <ancestor>BE_Version_Checker</ancestor>
    <ancestor>Vcs_Version_Checker</ancestor>
    <ancestor>FE_Version_Checker</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_Original">
   <label>Original</label>
   <row>2</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_Original.log</IseManagerLog>
   <profiling>
    <slot>1714522452</slot>
    <spawn>1714522452</spawn>
    <release>1714522893</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2797.790</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 273.91</User_time_sec>
    <System_time_sec> 40.49</System_time_sec>
    <Percent_of_CPU> 71%</Percent_of_CPU>
    <max_size> 3455088</max_size>
    <finish>1714504893</finish>
    <start>1714504454</start>
    <task_label>Original</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IsePar</task_class>
   </profiling>
  </task>
  <task name="Target_Config_Analyzer">
   <label>Analyze Target Configuration Results</label>
   <row>3</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="1">
     <hierarchical_id>Target Configuration</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTargetTools Script">zTargetTools.tcl</log>
    <log label="zTargetTools Xcui Result File">zTargetTools.xcui</log>
   </loglist>
   <profiling>
    <slot>1714522392</slot>
    <spawn>1714522392</spawn>
    <release>1714522392</release>
    <start>1714522392</start>
    <finish>1714522392</finish>
   </profiling>
   <ancestors>
    <ancestor>Target_Config</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L0">
   <label>L0</label>
   <row>3</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L0.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523008</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2634.246</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 167.92</User_time_sec>
    <System_time_sec> 27.72</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3198616</max_size>
    <finish>1714505008</finish>
    <start>1714504643</start>
    <task_label>L0</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F00_L1">
   <label>L1</label>
   <row>4</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L1.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523003</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 167.10</User_time_sec>
    <System_time_sec> 27.49</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3233768</max_size>
    <finish>1714505003</finish>
    <start>1714504643</start>
    <task_label>L1</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Fs_Macro_Script_Builder">
   <label>Build Fs Macro Script</label>
   <row>4</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>Build Fs Macro</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="Fs Macro script">design/fs_macros.tcl</log>
   </loglist>
   <profiling>
    <slot>1714522394</slot>
    <spawn>1714522394</spawn>
    <release>1714522394</release>
    <start>1714522394</start>
    <finish>1714522394</finish>
   </profiling>
   <ancestors>
    <ancestor>Target_Config_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L2">
   <label>L2</label>
   <row>5</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L2.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523006</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 167.57</User_time_sec>
    <System_time_sec> 27.19</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3202028</max_size>
    <finish>1714505006</finish>
    <start>1714504643</start>
    <task_label>L2</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Fs_Macro">
   <label>Build Fs Macro Library</label>
   <row>5</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>Build Fs Macro</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>design_Fs_Macro_Script_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L3">
   <label>L3</label>
   <row>6</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L3.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714522987</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2763.958</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 165.35</User_time_sec>
    <System_time_sec> 26.34</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3203060</max_size>
    <finish>1714504987</finish>
    <start>1714504642</start>
    <task_label>L3</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="vcs_splitter_VCS_Task_Builder">
   <label>Launch VCS</label>
   <row>6</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522399</slot>
    <spawn>1714522399</spawn>
    <release>1714522405</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2701.068</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.83</User_time_sec>
    <System_time_sec> 1.10</System_time_sec>
    <Percent_of_CPU> 49%</Percent_of_CPU>
    <max_size> 148480</max_size>
    <finish>1714504405</finish>
    <start>1714504402</start>
    <task_label>Launch VCS</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>VCS_Task_Builder</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
    <ancestor>Target_Config_Analyzer</ancestor>
    <ancestor>design_Fs_Macro</ancestor>
   </ancestors>
  </task>
  <task name="Post_Vcs_Task_Builder">
   <label>Prepare Post Vcs Tasks</label>
   <row>7</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522405</slot>
    <spawn>1714522405</spawn>
    <release>1714522405</release>
    <start>1714522405</start>
    <finish>1714522405</finish>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="VCS_Task_Analyzer">
   <label>Analyze VCS Results</label>
   <row>7</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522405</slot>
    <spawn>1714522405</spawn>
    <release>1714522406</release>
    <start>1714522405</start>
    <finish>1714522406</finish>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L4">
   <label>L4</label>
   <row>7</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L4.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523003</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2763.958</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 166.22</User_time_sec>
    <System_time_sec> 27.32</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3206208</max_size>
    <finish>1714505003</finish>
    <start>1714504643</start>
    <task_label>L4</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="RhinoFsdb_Builder">
   <label>Build Rhino Fsdb</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522408</slot>
    <spawn>1714522408</spawn>
    <release>1714522410</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1199.975</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.03</User_time_sec>
    <System_time_sec> 0.10</System_time_sec>
    <Percent_of_CPU> 25%</Percent_of_CPU>
    <max_size> 85004</max_size>
    <finish>1714504410</finish>
    <start>1714504410</start>
    <task_label>Build Rhino Fsdb</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RhinoFsdb_Builder</task_class>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="Verdi_Compilation">
   <label>Launch Verdi</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522408</slot>
    <spawn>1714522408</spawn>
    <release>1714522410</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1199.975</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.04</User_time_sec>
    <System_time_sec> 0.10</System_time_sec>
    <Percent_of_CPU> 14%</Percent_of_CPU>
    <max_size> 34420</max_size>
    <finish>1714504410</finish>
    <start>1714504410</start>
    <task_label>Launch Verdi</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Verdi_Compilation</task_class>
   </profiling>
   <ancestors>
    <ancestor>Post_Vcs_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer">
   <label>Compilation Profiler (after VCSAnalyzer)</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522406</slot>
    <spawn>1714522406</spawn>
    <release>1714522408</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2680.432</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.13</User_time_sec>
    <System_time_sec> 0.05</System_time_sec>
    <Percent_of_CPU> 14%</Percent_of_CPU>
    <max_size> 18660</max_size>
    <finish>1714504408</finish>
    <start>1714504407</start>
    <task_label>Compilation Profiler (after VCSAnalyzer)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L5">
   <label>L5</label>
   <row>8</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L5.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714522997</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2763.958</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 168.15</User_time_sec>
    <System_time_sec> 27.62</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3201268</max_size>
    <finish>1714504997</finish>
    <start>1714504643</start>
    <task_label>L5</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="stable_design_Default_RTL_Group_Synthesis">
   <label>Synthesize no need to be redone</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Synth</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <Bundle>
    <synthese synthname="clkg">
     <syntheselog name="clkg">design/synth_Default_RTL_Group/synthesis_log_dir/clkg.log</syntheselog>
    </synthese>
    <synthese synthname="dut">
     <syntheselog name="dut">design/synth_Default_RTL_Group/synthesis_log_dir/dut.log</syntheselog>
    </synthese>
    <synthese synthname="fifo_0000">
     <syntheselog name="fifo_0000">design/synth_Default_RTL_Group/synthesis_log_dir/fifo_0000.log</syntheselog>
    </synthese>
    <synthese synthname="fifo_usage_spy">
     <syntheselog name="fifo_usage_spy">design/synth_Default_RTL_Group/synthesis_log_dir/fifo_usage_spy.log</syntheselog>
    </synthese>
    <synthese synthname="parity">
     <syntheselog name="parity">design/synth_Default_RTL_Group/synthesis_log_dir/parity.log</syntheselog>
    </synthese>
    <synthese synthname="parity_check">
     <syntheselog name="parity_check">design/synth_Default_RTL_Group/synthesis_log_dir/parity_check.log</syntheselog>
    </synthese>
    <synthese synthname="proba">
     <syntheselog name="proba">design/synth_Default_RTL_Group/synthesis_log_dir/proba.log</syntheselog>
    </synthese>
    <synthese synthname="proba_0000">
     <syntheselog name="proba_0000">design/synth_Default_RTL_Group/synthesis_log_dir/proba_0000.log</syntheselog>
    </synthese>
    <synthese synthname="ram">
     <syntheselog name="ram">design/synth_Default_RTL_Group/synthesis_log_dir/ram.log</syntheselog>
    </synthese>
    <synthese synthname="rom">
     <syntheselog name="rom">design/synth_Default_RTL_Group/synthesis_log_dir/rom.log</syntheselog>
    </synthese>
    <synthese synthname="stb">
     <syntheselog name="stb">design/synth_Default_RTL_Group/synthesis_log_dir/stb.log</syntheselog>
    </synthese>
    <synthese synthname="top">
     <syntheselog name="top">design/synth_Default_RTL_Group/synthesis_log_dir/top.log</syntheselog>
    </synthese>
   </Bundle>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L6">
   <label>L6</label>
   <row>9</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L6.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523008</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2738.269</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 168.90</User_time_sec>
    <System_time_sec> 27.51</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3198756</max_size>
    <finish>1714505008</finish>
    <start>1714504643</start>
    <task_label>L6</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="stable_design_Default_RTL_Group_Synthesis_design_Default_RTL_Group_stable_analyzer">
   <label>design_Default_RTL_Group_stable</label>
   <row>9</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Analyze Synthesis Results</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522410</slot>
    <spawn>1714522410</spawn>
    <release>1714522411</release>
    <start>1714522410</start>
    <finish>1714522411</finish>
   </profiling>
   <ancestors>
    <ancestor>stable_design_Default_RTL_Group_Synthesis</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L7">
   <label>L7</label>
   <row>10</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L7.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523006</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2738.269</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 169.36</User_time_sec>
    <System_time_sec> 29.08</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3244972</max_size>
    <finish>1714505006</finish>
    <start>1714504644</start>
    <task_label>L7</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Default_RTL_Group_Memory_ram_zMem">
   <label>Memory ram_zMem</label>
   <row>10</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Build Memories and Divmods</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>stable_design_Default_RTL_Group_Synthesis_design_Default_RTL_Group_stable_analyzer</ancestor>
   </ancestors>
  </task>
  <task name="design_Default_RTL_Group_Memory_rom_zMem">
   <label>Memory rom_zMem</label>
   <row>10</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Build Memories and Divmods</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>stable_design_Default_RTL_Group_Synthesis_design_Default_RTL_Group_stable_analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_BackendEntry">
   <label>Prepare Backend Flow</label>
   <row>11</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDveTools script">backend_default/zDveTools.tcl</log>
    <log label="zTopBuild script">backend_default/zTopBuild.tcl</log>
    <log label="EDIF file checker">backend_default/zTopBuild_edif.inf</log>
    <log label="EDIF file list">backend_default/edifListScript.tcl</log>
    <log label="">backend_default/tools/zCui/synthesis_glog.xcui</log>
    <log label="">backend_default/tools/zCui/memff_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1714522415</slot>
    <spawn>1714522415</spawn>
    <release>1714522416</release>
    <start>1714522415</start>
    <finish>1714522416</finish>
   </profiling>
   <ancestors>
    <ancestor>RhinoFsdb_Builder</ancestor>
    <ancestor>backend_default_Project_Analyzer</ancestor>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer</ancestor>
    <ancestor>stable_design_Default_RTL_Group_Synthesis</ancestor>
    <ancestor>stable_design_Default_RTL_Group_Synthesis_design_Default_RTL_Group_stable_analyzer</ancestor>
    <ancestor>design_Default_RTL_Group_Memory_ram_zMem</ancestor>
    <ancestor>design_Default_RTL_Group_Memory_rom_zMem</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L8">
   <label>L8</label>
   <row>11</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L8.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714522991</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2743.603</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 166.50</User_time_sec>
    <System_time_sec> 26.93</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3209260</max_size>
    <finish>1714504991</finish>
    <start>1714504642</start>
    <task_label>L8</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry">
   <label>Compilation Profiler (after BackendEntry)</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_OptionsDbProc">
   <label>Make optionsdb dump</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTL_DB_Indexer">
   <label>Make RTL DB indexes</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522418</slot>
    <spawn>1714522418</spawn>
    <release>1714522420</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2767.889</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.10</User_time_sec>
    <System_time_sec> 0.21</System_time_sec>
    <Percent_of_CPU> 25%</Percent_of_CPU>
    <max_size> 77956</max_size>
    <finish>1714504420</finish>
    <start>1714504419</start>
    <task_label>Make RTL DB indexes</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_Indexer</task_class>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L9">
   <label>L9</label>
   <row>12</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L9.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714522997</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2743.603</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 168.24</User_time_sec>
    <System_time_sec> 27.52</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3190692</max_size>
    <finish>1714504997</finish>
    <start>1714504643</start>
    <task_label>L9</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_Vcs_Link">
   <label>Make VCS file links</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zDveTool">
   <label>Analyze DVE</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDveTools Script">backend_default/zDveTools.tcl</log>
   </loglist>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTL_DB_Link">
   <label>Make RTL DB link</label>
   <row>13</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522420</slot>
    <spawn>1714522420</spawn>
    <release>1714522422</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1200.115</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.07</User_time_sec>
    <System_time_sec> 0.07</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 45400</max_size>
    <finish>1714504422</finish>
    <start>1714504422</start>
    <task_label>Make RTL DB link</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_Link</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
    <ancestor>backend_default_RTL_DB_Indexer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L10">
   <label>L10</label>
   <row>13</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L10.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714522995</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2743.603</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 168.31</User_time_sec>
    <System_time_sec> 27.30</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3201860</max_size>
    <finish>1714504995</finish>
    <start>1714504642</start>
    <task_label>L10</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_RTL_DB_RunTime">
   <label>Make RTL DB for Run Time</label>
   <row>14</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522422</slot>
    <spawn>1714522422</spawn>
    <release>1714522424</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2968.774</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.08</User_time_sec>
    <System_time_sec> 0.09</System_time_sec>
    <Percent_of_CPU> 34%</Percent_of_CPU>
    <max_size> 45404</max_size>
    <finish>1714504424</finish>
    <start>1714504424</start>
    <task_label>Make RTL DB for Run Time</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_RunTime</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
    <ancestor>backend_default_RTL_DB_Link</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L11">
   <label>L11</label>
   <row>14</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L11.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714522991</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2743.603</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 165.85</User_time_sec>
    <System_time_sec> 27.20</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3199584</max_size>
    <finish>1714504991</finish>
    <start>1714504643</start>
    <task_label>L11</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zTopBuild">
   <label>Build System</label>
   <row>14</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTopBuild Script">backend_default/zTopBuild.tcl</log>
    <log label="zTopBuild Native Log">backend_default/zTopBuild.log</log>
    <log label="zTopBuild Report">backend_default/zTopBuild_report.log</log>
    <log label="zTopBuild HTML Report">backend_default/zTopBuild_report.html</log>
    <log label="zTopBuild AC Report">backend_default/zTopBuild_AC_report.log</log>
    <log label="zTopBuild AC HTML Report">backend_default/zTopBuild_AC_report.html</log>
    <log label="GLog">backend_default/tools/zTopBuild/zTopBuild_glog.xcui</log>
    <log label="GLog">backend_default/tools/zTopClustering/zTopClustering_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry</ancestor>
    <ancestor>backend_default_BackendEntry</ancestor>
    <ancestor>backend_default_RTL_DB_Link</ancestor>
    <ancestor>backend_default_OptionsDbProc</ancestor>
    <ancestor>backend_default_Vcs_Link</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L12">
   <label>L12</label>
   <row>15</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L12.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523018</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2664.428</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 185.82</User_time_sec>
    <System_time_sec> 27.35</System_time_sec>
    <Percent_of_CPU> 56%</Percent_of_CPU>
    <max_size> 3265316</max_size>
    <finish>1714505018</finish>
    <start>1714504644</start>
    <task_label>L12</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zEquiGenerator">
   <label>Build Equipotentials</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zRtlToEqui">
   <label>Convert Netlist</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zSimuFsdbHeader">
   <label>zSimuFsdbHeader</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTopBuildResultAnalyzer">
   <label>Analyze System Building Results</label>
   <row>15</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zPar script">backend_default/zParCmds.tcl</log>
   </loglist>
   <profiling>
    <slot>1714522424</slot>
    <spawn>1714522424</spawn>
    <release>1714522424</release>
    <start>1714522424</start>
    <finish>1714522424</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer">
   <label>Compilation Profiler (after ZTopBuildAnalyzer)</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_Front_End">
   <label>RTB Front-End</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L13">
   <label>L13</label>
   <row>16</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L13.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714522987</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2664.428</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 164.48</User_time_sec>
    <System_time_sec> 27.18</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3202220</max_size>
    <finish>1714504987</finish>
    <start>1714504643</start>
    <task_label>L13</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zCoreBuild_Part_0">
   <label>Build zCore Part_0</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="2">
     <hierarchical_id>zCore Compilation</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zCoreBuild Script">backend_default/work.Part_0//zCoreBuild_ztb.tcl</log>
    <log label="zCoreBuild Native Log">backend_default/work.Part_0//zCoreBuild.log</log>
    <log label="zCoreBuild Report">backend_default/work.Part_0//zCoreBuild_report.log</log>
    <log label="zCoreBuild HTML Report">backend_default/work.Part_0//zCoreBuild_report.html</log>
    <log label="zCoreBuild AC Report">backend_default/work.Part_0//zCoreBuild_AC_report.log</log>
    <log label="zCoreBuild AC HTML Report">backend_default/work.Part_0//zCoreBuild_AC_report.html</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCoreBuild/zCoreBuild_glog.xcui</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCoreClustering/zCoreClustering_glog.xcui</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCorePartitioning/zCorePartitioning_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zGraphGenerator">
   <label>Build Accessibility Graphs</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
    <ancestor>backend_default_zRtlToEqui</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zSimzilla">
   <label>Simulate Graphs</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zRtlToEqui</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_Front_End_Result_Analyzer">
   <label>Analyze RTB Front-End Results</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522429</slot>
    <spawn>1714522429</spawn>
    <release>1714522429</release>
    <start>1714522429</start>
    <finish>1714522429</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_RTB_Front_End</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L14">
   <label>L14</label>
   <row>17</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L14.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714522995</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2664.428</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 169.67</User_time_sec>
    <System_time_sec> 27.78</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3201060</max_size>
    <finish>1714504995</finish>
    <start>1714504642</start>
    <task_label>L14</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zBuildClusteringSaver">
   <label>Save Clustering Results</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522429</slot>
    <spawn>1714522429</spawn>
    <release>1714522429</release>
    <start>1714522429</start>
    <finish>1714522429</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuild_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zCoreBuildAnalyzer_Part_0">
   <label>Analyze zCore Building Results Part_0</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="2">
     <hierarchical_id>zCore Compilation</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522429</slot>
    <spawn>1714522429</spawn>
    <release>1714522429</release>
    <start>1714522429</start>
    <finish>1714522429</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zCoreBuild_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostZCoreCompilationJoin">
   <label>Post ZCore Compilation Join</label>
   <row>18</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522431</slot>
    <spawn>1714522431</spawn>
    <release>1714522432</release>
    <start>1714522431</start>
    <finish>1714522432</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L15">
   <label>L15</label>
   <row>18</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L15.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523001</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2688.995</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 167.33</User_time_sec>
    <System_time_sec> 27.31</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3203464</max_size>
    <finish>1714505001</finish>
    <start>1714504643</start>
    <task_label>L15</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_PreParScriptBuilder">
   <label>Pre PAR Script Builder</label>
   <row>19</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522432</slot>
    <spawn>1714522432</spawn>
    <release>1714522432</release>
    <start>1714522432</start>
    <finish>1714522432</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PostZCoreCompilationJoin</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L16">
   <label>L16</label>
   <row>19</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L16.log</IseManagerLog>
   <profiling>
    <slot>1714522641</slot>
    <spawn>1714522641</spawn>
    <release>1714523003</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2688.995</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 172.71</User_time_sec>
    <System_time_sec> 27.16</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3200344</max_size>
    <finish>1714505003</finish>
    <start>1714504642</start>
    <task_label>L16</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zPar">
   <label>Place and Route System</label>
   <row>20</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zPar script from zCui">backend_default/zPar_zCui.tcl</log>
    <log label="zPar Native Log">backend_default/zPar_AC_report.html</log>
    <log label="zPar Clock Tree">backend_default/zPar_clk.log</log>
    <log label="GLog">backend_default/tools/zPar/zPar_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PreParScriptBuilder</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer</ancestor>
    <ancestor>backend_default_zDveTool</ancestor>
    <ancestor>backend_default_RTB_Front_End_Result_Analyzer</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_RTB_Front_End</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Design_FPGA_Dispatch">
   <label>Analyze zPar result</label>
   <row>21</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522434</slot>
    <spawn>1714522434</spawn>
    <release>1714522434</release>
    <start>1714522434</start>
    <finish>1714522434</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zPar</ancestor>
    <ancestor>backend_default_RTB_Front_End</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_ZParAnalyzer">
   <label>Compilation Profiler (after ZParAnalyzer)</label>
   <row>22</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zPar</ancestor>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_PaR_Controller">
   <label>Controller</label>
   <row>22</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <CompilationLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/backend_default/U0/M0/F08/compilation.log</CompilationLog>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zFW_U0_M0_IF">
   <label>Create RTB Configuration: U0_M0_IF</label>
   <row>22</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_FPGA_Dispatch_U0_M0_IF">
   <label>Analyze zRTB_FW result: U0_M0_IF</label>
   <row>23</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522439</slot>
    <spawn>1714522439</spawn>
    <release>1714522439</release>
    <start>1714522439</start>
    <finish>1714522439</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zFW_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_FpgaPostProc">
   <label>FPGA post Process</label>
   <row>23</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1714522439</slot>
    <spawn>1714522439</spawn>
    <release>1714522441</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2306.738</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.21</User_time_sec>
    <System_time_sec> 0.12</System_time_sec>
    <Percent_of_CPU> 28%</Percent_of_CPU>
    <max_size> 144512</max_size>
    <finish>1714504441</finish>
    <start>1714504440</start>
    <task_label>FPGA post Process</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>FpgaPostProc</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_FpgaPostProc">
   <label>FPGA post Process</label>
   <row>24</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_IF_PaR_Controller">
   <label>Controller</label>
   <row>24</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <CompilationLog>/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab-4-shell/zebu/ui.work/backend_default/U0/M0/IF/compilation.log</CompilationLog>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTime">
   <label>Create Timing DB</label>
   <row>24</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTime abstract Report">backend_default/zTime.html</log>
    <log label="zTime critical clock paths Report">backend_default/ztime_clock_out_paths_abs.html</log>
    <log label="zTime critical data paths Report">backend_default/ztime_out_paths_abs.html</log>
    <log label="zTime critical paths with filters Report">backend_default/ztime_filter_out_paths_abs.html</log>
    <log label="zTime critical asynchronous set/reset paths Report">backend_default/ztime_asyncsr_out_paths_abs.html</log>
    <log label="ztime script">backend_default/zTime_zcui.tcl</log>
    <log label="GLog">backend_default/tools/zTime/zTime_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
    <ancestor>backend_default_zPar</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_ZParAnalyzer</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostFpgaCompilationJoin">
   <label>Post FPGA Compilation Join</label>
   <row>25</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze zPar result"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>25</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>25</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_IF_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>25</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Build_ZDBPostProc_Script">
   <label>Create Script (DB PP)</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/Global DB Controller/Global DB Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zDB_Global_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_FpgaResultAnalyzer">
   <label>FPGA PaRs Analyzer</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostZFpgaTimingJoin">
   <label>Post zFpgaTiming Join</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F/Create Timing DB (SDF Mode)"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F08_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_F00_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_IF_zFpgaTiming</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_preparezTimeFpga">
   <label>Prepare Timing DB (post FPGA)</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTimeFpga">
   <label>Create Timing DB (post FPGA)</label>
   <row>27</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Prepare Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze System Building Results"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze zPar result"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/zCore Compilation/Analyze zCore Building Results Part_0"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F/Create Timing DB (SDF Mode)"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_preparezTimeFpga</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_U0_M0_F08_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_F00_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_IF_zFpgaTiming</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zAuditReport">
   <label>zAudit Report</label>
   <row>28</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Post zFpgaTiming Join"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTimeFpga</ancestor>
    <ancestor>backend_default_PostZFpgaTimingJoin</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_SingleBackend_Compilation_Checker">
   <label>Backend Checker : default</label>
   <row>29</row>
   <target/>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Script (DB PP)"/>
   <predecessors hierarchicel_name="Initial Check/Analyze Project"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/FPGA PaRs Analyzer"/>
   <predecessors hierarchicel_name="VCS/Prepare Post Vcs Tasks"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Make RTL DB for Run Time"/>
   <predecessors hierarchicel_name="VCS/Analyze VCS Results"/>
   <predecessors hierarchicel_name="VCS/Launch Verdi"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/zAudit Report"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Save Clustering Results"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/zSimuFsdbHeader"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Simulate Graphs"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Post zFpgaTiming Join"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/FPGA post Process"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/FPGA post Process"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_Build_ZDBPostProc_Script</ancestor>
    <ancestor>backend_default_Project_Analyzer</ancestor>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
    <ancestor>backend_default_FpgaResultAnalyzer</ancestor>
    <ancestor>Post_Vcs_Task_Builder</ancestor>
    <ancestor>backend_default_RTL_DB_RunTime</ancestor>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>Verdi_Compilation</ancestor>
    <ancestor>backend_default_zTimeFpga</ancestor>
    <ancestor>backend_default_zAuditReport</ancestor>
    <ancestor>backend_default_zBuildClusteringSaver</ancestor>
    <ancestor>backend_default_zSimuFsdbHeader</ancestor>
    <ancestor>backend_default_zSimzilla</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
    <ancestor>backend_default_PostZFpgaTimingJoin</ancestor>
    <ancestor>backend_default_U0_M0_F08_FpgaPostProc</ancestor>
    <ancestor>backend_default_U0_M0_F00_FpgaPostProc</ancestor>
   </ancestors>
  </task>
 </Graph_tasks>
 <statistics/>
 <diskSpaceChecker>
  <frontend>
   <Begin>
    <du>0</du>
    <de>0</de>
   </Begin>
   <Elab>
    <du>0</du>
    <de>0</de>
   </Elab>
   <Synthesis>
    <synthSize>0</synthSize>
   </Synthesis>
  </frontend>
  <backends/>
 </diskSpaceChecker>
</ZeBuUiDoc>
