

================================================================
== Vivado HLS Report for 'split_2_hw'
================================================================
* Date:           Mon Jul  3 14:35:32 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.680|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|   68|    5|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    3|   66|         3|          1|          1| 1 ~ 64 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    237|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        -|      -|      62|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      62|    348|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |add_ln54_fu_228_p2            |     +    |      0|  0|  15|           7|           1|
    |add_ln55_1_fu_329_p2          |     +    |      0|  0|  15|           6|           1|
    |add_ln56_fu_343_p2            |     +    |      0|  0|  15|           8|           2|
    |add_ln59_1_fu_381_p2          |     +    |      0|  0|  15|           9|           9|
    |add_ln59_2_fu_393_p2          |     +    |      0|  0|  15|           9|           9|
    |add_ln59_fu_363_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln60_1_fu_414_p2          |     +    |      0|  0|  15|           9|           9|
    |add_ln60_fu_430_p2            |     +    |      0|  0|  13|           1|          11|
    |count1_fu_441_p2              |     +    |      0|  0|  13|           2|          11|
    |i_fu_234_p2                   |     +    |      0|  0|  12|           1|           3|
    |j_fu_290_p2                   |     +    |      0|  0|  12|           1|           3|
    |k_fu_323_p2                   |     +    |      0|  0|  13|           4|           3|
    |and_ln62_fu_318_p2            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln54_fu_222_p2           |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln55_fu_240_p2           |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln62_fu_312_p2           |   icmp   |      0|  0|  11|           8|           7|
    |ap_predicate_tran4to5_state2  |    or    |      0|  0|   2|           1|           1|
    |or_ln59_fu_284_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln60_fu_404_p2             |    or    |      0|  0|   3|           3|           1|
    |select_ln55_fu_335_p3         |  select  |      0|  0|   6|           1|           1|
    |select_ln59_1_fu_254_p3       |  select  |      0|  0|   4|           1|           3|
    |select_ln59_2_fu_262_p3       |  select  |      0|  0|   3|           1|           3|
    |select_ln59_3_fu_296_p3       |  select  |      0|  0|   4|           1|           4|
    |select_ln59_4_fu_304_p3       |  select  |      0|  0|   3|           1|           3|
    |select_ln59_fu_246_p3         |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln56_fu_278_p2            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 237|          98|         111|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_157_p4  |   9|          2|    3|          6|
    |ap_phi_mux_j_0_phi_fu_179_p4  |   9|          2|    3|          6|
    |count1_2_reg_186              |   9|          2|   11|         22|
    |count2_reg_196                |   9|          2|    8|         16|
    |i_0_reg_153                   |   9|          2|    3|          6|
    |indvar_flatten17_reg_142      |   9|          2|    7|         14|
    |indvar_flatten_reg_164        |   9|          2|    6|         12|
    |j_0_reg_175                   |   9|          2|    3|          6|
    |k_0_reg_207                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 111|         24|   50|        102|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |and_ln62_reg_484                 |   1|   0|    1|          0|
    |and_ln62_reg_484_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |count1_2_reg_186                 |  11|   0|   11|          0|
    |count2_reg_196                   |   8|   0|    8|          0|
    |i_0_reg_153                      |   3|   0|    3|          0|
    |icmp_ln54_reg_457                |   1|   0|    1|          0|
    |icmp_ln54_reg_457_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten17_reg_142         |   7|   0|    7|          0|
    |indvar_flatten_reg_164           |   6|   0|    6|          0|
    |j_0_reg_175                      |   3|   0|    3|          0|
    |k_0_reg_207                      |   4|   0|    4|          0|
    |select_ln59_2_reg_466            |   3|   0|    3|          0|
    |select_ln59_3_reg_472            |   4|   0|    4|          0|
    |select_ln59_4_reg_478            |   3|   0|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  62|   0|   62|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  split_2_hw  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  split_2_hw  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  split_2_hw  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  split_2_hw  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  split_2_hw  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  split_2_hw  | return value |
|state_matrix_address0  | out |    8|  ap_memory | state_matrix |     array    |
|state_matrix_ce0       | out |    1|  ap_memory | state_matrix |     array    |
|state_matrix_q0        |  in |    8|  ap_memory | state_matrix |     array    |
|state_matrix_address1  | out |    8|  ap_memory | state_matrix |     array    |
|state_matrix_ce1       | out |    1|  ap_memory | state_matrix |     array    |
|state_matrix_q1        |  in |    8|  ap_memory | state_matrix |     array    |
|key_stream_address0    | out |   10|  ap_memory |  key_stream  |     array    |
|key_stream_ce0         | out |    1|  ap_memory |  key_stream  |     array    |
|key_stream_we0         | out |    1|  ap_memory |  key_stream  |     array    |
|key_stream_d0          | out |    8|  ap_memory |  key_stream  |     array    |
|key_stream_address1    | out |   10|  ap_memory |  key_stream  |     array    |
|key_stream_ce1         | out |    1|  ap_memory |  key_stream  |     array    |
|key_stream_we1         | out |    1|  ap_memory |  key_stream  |     array    |
|key_stream_d1          | out |    8|  ap_memory |  key_stream  |     array    |
|start                  |  in |   12|   ap_none  |     start    |    scalar    |
|mode                   |  in |    1|   ap_none  |     mode     |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

