{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 16:38:42 2014 " "Info: Processing started: Tue May 27 16:38:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alf_5x5 -c alf_5x5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alf_5x5 -c alf_5x5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register A_t1\[0\] register temp21_t\[0\] 367.65 MHz 2.72 ns Internal " "Info: Clock \"clk\" has Internal fmax of 367.65 MHz between source register \"A_t1\[0\]\" and destination register \"temp21_t\[0\]\" (period= 2.72 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.670 ns + Longest register register " "Info: + Longest register to register delay is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A_t1\[0\] 1 REG DSPMULT_X12_Y13_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 19; REG Node = 'A_t1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_t1[0] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.170 ns) 2.170 ns lpm_mult:Mult0\|mult_51t:auto_generated\|mac_mult2 2 COMB DSPMULT_X12_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.170 ns) = 2.170 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_51t:auto_generated\|mac_mult2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { A_t1[0] lpm_mult:Mult0|mult_51t:auto_generated|mac_mult2 } "NODE_NAME" } } { "db/mult_51t.tdf" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/db/mult_51t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 2.670 ns temp21_t\[0\] 3 REG DSPOUT_X12_Y13_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.500 ns) = 2.670 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 1; REG Node = 'temp21_t\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { lpm_mult:Mult0|mult_51t:auto_generated|mac_mult2 temp21_t[0] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.670 ns ( 100.00 % ) " "Info: Total cell delay = 2.670 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { A_t1[0] lpm_mult:Mult0|mult_51t:auto_generated|mac_mult2 temp21_t[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { A_t1[0] {} lpm_mult:Mult0|mult_51t:auto_generated|mac_mult2 {} temp21_t[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.170ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.626 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 712 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 712; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.780 ns) 2.626 ns temp21_t\[0\] 3 REG DSPOUT_X12_Y13_N2 1 " "Info: 3: + IC(0.649 ns) + CELL(0.780 ns) = 2.626 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 1; REG Node = 'temp21_t\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { clk~clkctrl temp21_t[0] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.22 % ) " "Info: Total cell delay = 1.634 ns ( 62.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 37.78 % ) " "Info: Total interconnect delay = 0.992 ns ( 37.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl temp21_t[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} temp21_t[0] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.626 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 712 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 712; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.780 ns) 2.626 ns A_t1\[0\] 3 REG DSPMULT_X12_Y13_N0 19 " "Info: 3: + IC(0.649 ns) + CELL(0.780 ns) = 2.626 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 19; REG Node = 'A_t1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { clk~clkctrl A_t1[0] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.22 % ) " "Info: Total cell delay = 1.634 ns ( 62.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 37.78 % ) " "Info: Total interconnect delay = 0.992 ns ( 37.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl A_t1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} A_t1[0] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl temp21_t[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} temp21_t[0] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl A_t1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} A_t1[0] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns + " "Info: + Micro setup delay of destination is 0.050 ns" {  } { { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { A_t1[0] lpm_mult:Mult0|mult_51t:auto_generated|mac_mult2 temp21_t[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { A_t1[0] {} lpm_mult:Mult0|mult_51t:auto_generated|mac_mult2 {} temp21_t[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.170ns 0.500ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl temp21_t[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} temp21_t[0] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl A_t1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} A_t1[0] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "a4_t\[1\] a4\[1\] clk 4.034 ns register " "Info: tsu for register \"a4_t\[1\]\" (data pin = \"a4\[1\]\", clock pin = \"clk\") is 4.034 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.398 ns + Longest pin register " "Info: + Longest pin to register delay is 6.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns a4\[1\] 1 PIN PIN_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E9; Fanout = 1; PIN Node = 'a4\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a4[1] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.262 ns) + CELL(0.309 ns) 6.398 ns a4_t\[1\] 2 REG LCFF_X13_Y6_N3 2 " "Info: 2: + IC(5.262 ns) + CELL(0.309 ns) = 6.398 ns; Loc. = LCFF_X13_Y6_N3; Fanout = 2; REG Node = 'a4_t\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.571 ns" { a4[1] a4_t[1] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 17.76 % ) " "Info: Total cell delay = 1.136 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.262 ns ( 82.24 % ) " "Info: Total interconnect delay = 5.262 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { a4[1] a4_t[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { a4[1] {} a4[1]~combout {} a4_t[1] {} } { 0.000ns 0.000ns 5.262ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.454 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 712 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 712; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.618 ns) 2.454 ns a4_t\[1\] 3 REG LCFF_X13_Y6_N3 2 " "Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N3; Fanout = 2; REG Node = 'a4_t\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clk~clkctrl a4_t[1] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.98 % ) " "Info: Total cell delay = 1.472 ns ( 59.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 40.02 % ) " "Info: Total interconnect delay = 0.982 ns ( 40.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { clk clk~clkctrl a4_t[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { clk {} clk~combout {} clk~clkctrl {} a4_t[1] {} } { 0.000ns 0.000ns 0.343ns 0.639ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { a4[1] a4_t[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { a4[1] {} a4[1]~combout {} a4_t[1] {} } { 0.000ns 0.000ns 5.262ns } { 0.000ns 0.827ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { clk clk~clkctrl a4_t[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { clk {} clk~combout {} clk~clkctrl {} a4_t[1] {} } { 0.000ns 0.000ns 0.343ns 0.639ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s\[13\] altmult_add:Add12_rtl_0\|mult_add_bu24:auto_generated\|mac_mult2 13.716 ns register " "Info: tco from clock \"clk\" to destination pin \"s\[13\]\" through register \"altmult_add:Add12_rtl_0\|mult_add_bu24:auto_generated\|mac_mult2\" is 13.716 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.617 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 712 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 712; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.780 ns) 2.617 ns altmult_add:Add12_rtl_0\|mult_add_bu24:auto_generated\|mac_mult2 3 REG DSPMULT_X12_Y8_N0 20 " "Info: 3: + IC(0.640 ns) + CELL(0.780 ns) = 2.617 ns; Loc. = DSPMULT_X12_Y8_N0; Fanout = 20; REG Node = 'altmult_add:Add12_rtl_0\|mult_add_bu24:auto_generated\|mac_mult2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { clk~clkctrl altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 } "NODE_NAME" } } { "db/mult_add_bu24.tdf" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/db/mult_add_bu24.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.44 % ) " "Info: Total cell delay = 1.634 ns ( 62.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 37.56 % ) " "Info: Total interconnect delay = 0.983 ns ( 37.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { clk clk~clkctrl altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "db/mult_add_bu24.tdf" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/db/mult_add_bu24.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.099 ns + Longest register pin " "Info: + Longest register to pin delay is 11.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 0.190 ns altmult_add:Add12_rtl_0\|mult_add_bu24:auto_generated\|mac_mult2 1 REG DSPMULT_X12_Y8_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.190 ns) = 0.190 ns; Loc. = DSPMULT_X12_Y8_N0; Fanout = 20; REG Node = 'altmult_add:Add12_rtl_0\|mult_add_bu24:auto_generated\|mac_mult2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 } "NODE_NAME" } } { "db/mult_add_bu24.tdf" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/db/mult_add_bu24.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.110 ns) 2.300 ns altmult_add:Add12_rtl_0\|mult_add_bu24:auto_generated\|mac_out5~DATAOUT1 2 COMB DSPOUT_X12_Y9_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(2.110 ns) = 2.300 ns; Loc. = DSPOUT_X12_Y9_N2; Fanout = 2; COMB Node = 'altmult_add:Add12_rtl_0\|mult_add_bu24:auto_generated\|mac_out5~DATAOUT1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_out5~DATAOUT1 } "NODE_NAME" } } { "db/mult_add_bu24.tdf" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/db/mult_add_bu24.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.545 ns) 4.145 ns Add14~6 3 COMB LCCOMB_X13_Y14_N18 2 " "Info: 3: + IC(1.300 ns) + CELL(0.545 ns) = 4.145 ns; Loc. = LCCOMB_X13_Y14_N18; Fanout = 2; COMB Node = 'Add14~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_out5~DATAOUT1 Add14~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.180 ns Add14~10 4 COMB LCCOMB_X13_Y14_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 4.180 ns; Loc. = LCCOMB_X13_Y14_N20; Fanout = 2; COMB Node = 'Add14~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add14~6 Add14~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.305 ns Add14~13 5 COMB LCCOMB_X13_Y14_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 4.305 ns; Loc. = LCCOMB_X13_Y14_N22; Fanout = 1; COMB Node = 'Add14~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add14~10 Add14~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.545 ns) 5.410 ns Add15~14 6 COMB LCCOMB_X11_Y14_N6 1 " "Info: 6: + IC(0.560 ns) + CELL(0.545 ns) = 5.410 ns; Loc. = LCCOMB_X11_Y14_N6; Fanout = 1; COMB Node = 'Add15~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Add14~13 Add15~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.445 ns Add15~18 7 COMB LCCOMB_X11_Y14_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.445 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 1; COMB Node = 'Add15~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add15~14 Add15~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.480 ns Add15~22 8 COMB LCCOMB_X11_Y14_N10 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.480 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 1; COMB Node = 'Add15~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add15~18 Add15~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.515 ns Add15~26 9 COMB LCCOMB_X11_Y14_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.515 ns; Loc. = LCCOMB_X11_Y14_N12; Fanout = 2; COMB Node = 'Add15~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add15~22 Add15~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 5.724 ns Add15~30 10 COMB LCCOMB_X11_Y14_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.209 ns) = 5.724 ns; Loc. = LCCOMB_X11_Y14_N14; Fanout = 2; COMB Node = 'Add15~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { Add15~26 Add15~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.759 ns Add15~34 11 COMB LCCOMB_X11_Y13_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.759 ns; Loc. = LCCOMB_X11_Y13_N0; Fanout = 2; COMB Node = 'Add15~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add15~30 Add15~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.884 ns Add15~37 12 COMB LCCOMB_X11_Y13_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 5.884 ns; Loc. = LCCOMB_X11_Y13_N2; Fanout = 2; COMB Node = 'Add15~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add15~34 Add15~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.545 ns) 6.828 ns Add16~6 13 COMB LCCOMB_X10_Y13_N2 2 " "Info: 13: + IC(0.399 ns) + CELL(0.545 ns) = 6.828 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 2; COMB Node = 'Add16~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { Add15~37 Add16~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.863 ns Add16~10 14 COMB LCCOMB_X10_Y13_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.863 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 2; COMB Node = 'Add16~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~6 Add16~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.898 ns Add16~14 15 COMB LCCOMB_X10_Y13_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.898 ns; Loc. = LCCOMB_X10_Y13_N6; Fanout = 2; COMB Node = 'Add16~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~10 Add16~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.933 ns Add16~18 16 COMB LCCOMB_X10_Y13_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.933 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 2; COMB Node = 'Add16~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~14 Add16~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.968 ns Add16~22 17 COMB LCCOMB_X10_Y13_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.968 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 2; COMB Node = 'Add16~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~18 Add16~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.003 ns Add16~26 18 COMB LCCOMB_X10_Y13_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.003 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 2; COMB Node = 'Add16~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~22 Add16~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.127 ns Add16~30 19 COMB LCCOMB_X10_Y13_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.124 ns) = 7.127 ns; Loc. = LCCOMB_X10_Y13_N14; Fanout = 2; COMB Node = 'Add16~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add16~26 Add16~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.162 ns Add16~34 20 COMB LCCOMB_X10_Y13_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.162 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 2; COMB Node = 'Add16~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~30 Add16~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.197 ns Add16~38 21 COMB LCCOMB_X10_Y13_N18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.197 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 2; COMB Node = 'Add16~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~34 Add16~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.232 ns Add16~42 22 COMB LCCOMB_X10_Y13_N20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.232 ns; Loc. = LCCOMB_X10_Y13_N20; Fanout = 2; COMB Node = 'Add16~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~38 Add16~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.267 ns Add16~46 23 COMB LCCOMB_X10_Y13_N22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.267 ns; Loc. = LCCOMB_X10_Y13_N22; Fanout = 2; COMB Node = 'Add16~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~42 Add16~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.302 ns Add16~50 24 COMB LCCOMB_X10_Y13_N24 1 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 7.302 ns; Loc. = LCCOMB_X10_Y13_N24; Fanout = 1; COMB Node = 'Add16~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add16~46 Add16~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.427 ns Add16~53 25 COMB LCCOMB_X10_Y13_N26 3 " "Info: 25: + IC(0.000 ns) + CELL(0.125 ns) = 7.427 ns; Loc. = LCCOMB_X10_Y13_N26; Fanout = 3; COMB Node = 'Add16~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add16~50 Add16~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(2.144 ns) 11.099 ns s\[13\] 26 PIN PIN_J20 0 " "Info: 26: + IC(1.528 ns) + CELL(2.144 ns) = 11.099 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = 's\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { Add16~53 s[13] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.312 ns ( 65.88 % ) " "Info: Total cell delay = 7.312 ns ( 65.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.787 ns ( 34.12 % ) " "Info: Total interconnect delay = 3.787 ns ( 34.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_out5~DATAOUT1 Add14~6 Add14~10 Add14~13 Add15~14 Add15~18 Add15~22 Add15~26 Add15~30 Add15~34 Add15~37 Add16~6 Add16~10 Add16~14 Add16~18 Add16~22 Add16~26 Add16~30 Add16~34 Add16~38 Add16~42 Add16~46 Add16~50 Add16~53 s[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 {} altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_out5~DATAOUT1 {} Add14~6 {} Add14~10 {} Add14~13 {} Add15~14 {} Add15~18 {} Add15~22 {} Add15~26 {} Add15~30 {} Add15~34 {} Add15~37 {} Add16~6 {} Add16~10 {} Add16~14 {} Add16~18 {} Add16~22 {} Add16~26 {} Add16~30 {} Add16~34 {} Add16~38 {} Add16~42 {} Add16~46 {} Add16~50 {} Add16~53 {} s[13] {} } { 0.000ns 0.000ns 1.300ns 0.000ns 0.000ns 0.560ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.399ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.528ns } { 0.190ns 2.110ns 0.545ns 0.035ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { clk clk~clkctrl altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_out5~DATAOUT1 Add14~6 Add14~10 Add14~13 Add15~14 Add15~18 Add15~22 Add15~26 Add15~30 Add15~34 Add15~37 Add16~6 Add16~10 Add16~14 Add16~18 Add16~22 Add16~26 Add16~30 Add16~34 Add16~38 Add16~42 Add16~46 Add16~50 Add16~53 s[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_mult2 {} altmult_add:Add12_rtl_0|mult_add_bu24:auto_generated|mac_out5~DATAOUT1 {} Add14~6 {} Add14~10 {} Add14~13 {} Add15~14 {} Add15~18 {} Add15~22 {} Add15~26 {} Add15~30 {} Add15~34 {} Add15~37 {} Add16~6 {} Add16~10 {} Add16~14 {} Add16~18 {} Add16~22 {} Add16~26 {} Add16~30 {} Add16~34 {} Add16~38 {} Add16~42 {} Add16~46 {} Add16~50 {} Add16~53 {} s[13] {} } { 0.000ns 0.000ns 1.300ns 0.000ns 0.000ns 0.560ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.399ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.528ns } { 0.190ns 2.110ns 0.545ns 0.035ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "a1_t\[2\] a1\[2\] clk -0.556 ns register " "Info: th for register \"a1_t\[2\]\" (data pin = \"a1\[2\]\", clock pin = \"clk\") is -0.556 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.448 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 712 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 712; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 2.448 ns a1_t\[2\] 3 REG LCFF_X13_Y7_N29 2 " "Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y7_N29; Fanout = 2; REG Node = 'a1_t\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl a1_t[2] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.13 % ) " "Info: Total cell delay = 1.472 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 39.87 % ) " "Info: Total interconnect delay = 0.976 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl a1_t[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} a1_t[2] {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.153 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns a1\[2\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'a1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a1[2] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.053 ns) 2.998 ns a1_t\[2\]~feeder 2 COMB LCCOMB_X13_Y7_N28 1 " "Info: 2: + IC(2.081 ns) + CELL(0.053 ns) = 2.998 ns; Loc. = LCCOMB_X13_Y7_N28; Fanout = 1; COMB Node = 'a1_t\[2\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { a1[2] a1_t[2]~feeder } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.153 ns a1_t\[2\] 3 REG LCFF_X13_Y7_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 3.153 ns; Loc. = LCFF_X13_Y7_N29; Fanout = 2; REG Node = 'a1_t\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { a1_t[2]~feeder a1_t[2] } "NODE_NAME" } } { "alf_5x5.vhd" "" { Text "C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 34.00 % ) " "Info: Total cell delay = 1.072 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 66.00 % ) " "Info: Total interconnect delay = 2.081 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { a1[2] a1_t[2]~feeder a1_t[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { a1[2] {} a1[2]~combout {} a1_t[2]~feeder {} a1_t[2] {} } { 0.000ns 0.000ns 2.081ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl a1_t[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} a1_t[2] {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { a1[2] a1_t[2]~feeder a1_t[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { a1[2] {} a1[2]~combout {} a1_t[2]~feeder {} a1_t[2] {} } { 0.000ns 0.000ns 2.081ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 27 16:38:42 2014 " "Info: Processing ended: Tue May 27 16:38:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
