{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726969906543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726969906543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 22:51:46 2024 " "Processing started: Sat Sep 21 22:51:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726969906543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969906543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969906544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726969906805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726969906805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_registers " "Found entity 1: pipeline_registers" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_controller " "Found entity 1: pipeline_controller" {  } { { "pipeline_controller.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912484 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_access.sv(29) " "Verilog HDL warning at memory_access.sv(29): extended using \"x\" or \"z\"" {  } { { "memory_access.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726969912485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "memory_access.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_XOR " "Found entity 1: alu_XOR" {  } { { "alu_XOR.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_top_level " "Found entity 1: alu_top_level" {  } { { "alu_top_level.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SUB " "Found entity 1: alu_SUB" {  } { { "alu_SUB.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_OR " "Found entity 1: alu_OR" {  } { { "alu_OR.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dadd.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_dadd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_DADD " "Found entity 1: alu_DADD" {  } { { "alu_DADD.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIT " "Found entity 1: alu_BIT" {  } { { "alu_BIT.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bis.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bis.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIS " "Found entity 1: alu_BIS" {  } { { "alu_BIS.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIC " "Found entity 1: alu_BIC" {  } { { "alu_BIC.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_AND " "Found entity 1: alu_AND" {  } { { "alu_AND.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ADD " "Found entity 1: alu_ADD" {  } { { "alu_ADD.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23.sv 1 1 " "Found 1 design units, including 1 entities, in source file xm23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XM23 " "Found entity 1: XM23" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726969912504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WB decode_stage.sv(403) " "Verilog HDL Implicit Net warning at decode_stage.sv(403): created implicit net for \"WB\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SLP decode_stage.sv(404) " "Verilog HDL Implicit Net warning at decode_stage.sv(404): created implicit net for \"SLP\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 404 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N decode_stage.sv(405) " "Verilog HDL Implicit Net warning at decode_stage.sv(405): created implicit net for \"N\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 405 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z decode_stage.sv(406) " "Verilog HDL Implicit Net warning at decode_stage.sv(406): created implicit net for \"Z\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C decode_stage.sv(407) " "Verilog HDL Implicit Net warning at decode_stage.sv(407): created implicit net for \"C\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V decode_stage.sv(408) " "Verilog HDL Implicit Net warning at decode_stage.sv(408): created implicit net for \"V\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 408 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PRPO decode_stage.sv(409) " "Verilog HDL Implicit Net warning at decode_stage.sv(409): created implicit net for \"PRPO\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DEC decode_stage.sv(410) " "Verilog HDL Implicit Net warning at decode_stage.sv(410): created implicit net for \"DEC\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INC decode_stage.sv(411) " "Verilog HDL Implicit Net warning at decode_stage.sv(411): created implicit net for \"INC\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 411 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RC decode_stage.sv(412) " "Verilog HDL Implicit Net warning at decode_stage.sv(412): created implicit net for \"RC\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 412 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D decode_stage.sv(413) " "Verilog HDL Implicit Net warning at decode_stage.sv(413): created implicit net for \"D\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S decode_stage.sv(414) " "Verilog HDL Implicit Net warning at decode_stage.sv(414): created implicit net for \"S\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 414 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PR decode_stage.sv(415) " "Verilog HDL Implicit Net warning at decode_stage.sv(415): created implicit net for \"PR\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F decode_stage.sv(416) " "Verilog HDL Implicit Net warning at decode_stage.sv(416): created implicit net for \"F\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 416 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T decode_stage.sv(417) " "Verilog HDL Implicit Net warning at decode_stage.sv(417): created implicit net for \"T\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 417 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SA decode_stage.sv(418) " "Verilog HDL Implicit Net warning at decode_stage.sv(418): created implicit net for \"SA\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 418 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OFF decode_stage.sv(419) " "Verilog HDL Implicit Net warning at decode_stage.sv(419): created implicit net for \"OFF\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B decode_stage.sv(420) " "Verilog HDL Implicit Net warning at decode_stage.sv(420): created implicit net for \"B\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 420 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable decode_stage.sv(421) " "Verilog HDL Implicit Net warning at decode_stage.sv(421): created implicit net for \"enable\"" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 421 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XM23 " "Elaborating entity \"XM23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726969912529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode\"" {  } { { "XM23.sv" "decode" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"WB\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SLP decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"SLP\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"N\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"Z\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"C\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"V\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PRPO decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"PRPO\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEC decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"DEC\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INC decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"INC\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RC decode_stage.sv(133) " "Verilog HDL or VHDL warning at decode_stage.sv(133): object \"RC\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D decode_stage.sv(134) " "Verilog HDL or VHDL warning at decode_stage.sv(134): object \"D\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S decode_stage.sv(134) " "Verilog HDL or VHDL warning at decode_stage.sv(134): object \"S\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PR decode_stage.sv(134) " "Verilog HDL or VHDL warning at decode_stage.sv(134): object \"PR\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F decode_stage.sv(134) " "Verilog HDL or VHDL warning at decode_stage.sv(134): object \"F\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912531 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T decode_stage.sv(134) " "Verilog HDL or VHDL warning at decode_stage.sv(134): object \"T\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SA decode_stage.sv(135) " "Verilog HDL or VHDL warning at decode_stage.sv(135): object \"SA\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OFF decode_stage.sv(136) " "Verilog HDL or VHDL warning at decode_stage.sv(136): object \"OFF\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B decode_stage.sv(137) " "Verilog HDL or VHDL warning at decode_stage.sv(137): object \"B\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable decode_stage.sv(138) " "Verilog HDL or VHDL warning at decode_stage.sv(138): object \"enable\" assigned a value but never read" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 decode_stage.sv(156) " "Verilog HDL assignment warning at decode_stage.sv(156): truncated value with size 13 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 decode_stage.sv(163) " "Verilog HDL assignment warning at decode_stage.sv(163): truncated value with size 13 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 decode_stage.sv(167) " "Verilog HDL assignment warning at decode_stage.sv(167): truncated value with size 10 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 decode_stage.sv(171) " "Verilog HDL assignment warning at decode_stage.sv(171): truncated value with size 10 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 decode_stage.sv(175) " "Verilog HDL assignment warning at decode_stage.sv(175): truncated value with size 10 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 decode_stage.sv(179) " "Verilog HDL assignment warning at decode_stage.sv(179): truncated value with size 10 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 decode_stage.sv(183) " "Verilog HDL assignment warning at decode_stage.sv(183): truncated value with size 10 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 decode_stage.sv(187) " "Verilog HDL assignment warning at decode_stage.sv(187): truncated value with size 10 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912532 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 decode_stage.sv(191) " "Verilog HDL assignment warning at decode_stage.sv(191): truncated value with size 10 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912533 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 decode_stage.sv(195) " "Verilog HDL assignment warning at decode_stage.sv(195): truncated value with size 10 to match size of target (7)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912533 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 decode_stage.sv(341) " "Verilog HDL assignment warning at decode_stage.sv(341): truncated value with size 4 to match size of target (1)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726969912534 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WB 0 decode_stage.sv(403) " "Net \"WB\" at decode_stage.sv(403) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 403 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SLP 0 decode_stage.sv(404) " "Net \"SLP\" at decode_stage.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "N 0 decode_stage.sv(405) " "Net \"N\" at decode_stage.sv(405) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Z 0 decode_stage.sv(406) " "Net \"Z\" at decode_stage.sv(406) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 406 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C 0 decode_stage.sv(407) " "Net \"C\" at decode_stage.sv(407) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 407 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "V 0 decode_stage.sv(408) " "Net \"V\" at decode_stage.sv(408) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 408 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PRPO 0 decode_stage.sv(409) " "Net \"PRPO\" at decode_stage.sv(409) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 409 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DEC 0 decode_stage.sv(410) " "Net \"DEC\" at decode_stage.sv(410) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 410 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INC 0 decode_stage.sv(411) " "Net \"INC\" at decode_stage.sv(411) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 411 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RC 0 decode_stage.sv(412) " "Net \"RC\" at decode_stage.sv(412) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 412 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912554 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "D 0 decode_stage.sv(413) " "Net \"D\" at decode_stage.sv(413) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 413 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S 0 decode_stage.sv(414) " "Net \"S\" at decode_stage.sv(414) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 414 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PR 0 decode_stage.sv(415) " "Net \"PR\" at decode_stage.sv(415) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 415 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "F 0 decode_stage.sv(416) " "Net \"F\" at decode_stage.sv(416) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 416 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "T 0 decode_stage.sv(417) " "Net \"T\" at decode_stage.sv(417) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 417 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SA 0 decode_stage.sv(418) " "Net \"SA\" at decode_stage.sv(418) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 418 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OFF 0 decode_stage.sv(419) " "Net \"OFF\" at decode_stage.sv(419) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B 0 decode_stage.sv(420) " "Net \"B\" at decode_stage.sv(420) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "enable 0 decode_stage.sv(421) " "Net \"enable\" at decode_stage.sv(421) has no driver or initial value, using a default initial value '0'" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726969912555 "|XM23|decode_stage:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_registers decode_stage:decode\|pipeline_registers:pipeline " "Elaborating entity \"pipeline_registers\" for hierarchy \"decode_stage:decode\|pipeline_registers:pipeline\"" {  } { { "decode_stage.sv" "pipeline" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912560 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "4 3 0 gprc_i pipeline_registers.sv(76) " "Verilog HDL error at pipeline_registers.sv(76): index 4 cannot fall outside the declared range \[3:0\] for vector \"gprc_i\"" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv" 76 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912561 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "gprc_i pipeline_registers.sv(73) " "Verilog HDL warning at pipeline_registers.sv(73): initial value for variable gprc_i should be constant" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv" 73 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1726969912561 "|XM23|decode_stage:decode|pipeline_registers:pipeline"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "decode_stage:decode\|pipeline_registers:pipeline " "Can't elaborate user hierarchy \"decode_stage:decode\|pipeline_registers:pipeline\"" {  } { { "decode_stage.sv" "pipeline" { Text "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv" 422 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726969912562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/output_files/XM23.map.smsg " "Generated suppressed messages file C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/output_files/XM23.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912588 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 70 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726969912617 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 21 22:51:52 2024 " "Processing ended: Sat Sep 21 22:51:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726969912617 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726969912617 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726969912617 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969912617 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 70 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 70 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726969913205 ""}
