{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739925508664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739925508671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 18:38:28 2025 " "Processing started: Tue Feb 18 18:38:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739925508671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925508671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minilab3 -c minilab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off minilab3 -c minilab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925508672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739925510373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739925510374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "receiving RECEIVING spart.sv(37) " "Verilog HDL Declaration information at spart.sv(37): object \"receiving\" differs only in case from object \"RECEIVING\" in the same scope" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739925515057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "transmitting TRANSMITTING spart.sv(37) " "Verilog HDL Declaration information at spart.sv(37): object \"transmitting\" differs only in case from object \"TRANSMITTING\" in the same scope" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739925515058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554sp25_minilab3/lab1_v3/spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554sp25_minilab3/lab1_v3/spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739925515072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554sp25_minilab3/lab1_v3/lab1_spart.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554sp25_minilab3/lab1_v3/lab1_spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_spart " "Found entity 1: lab1_spart" {  } { { "../Lab1_v3/lab1_spart.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/lab1_spart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739925515218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554sp25_minilab3/lab1_v3/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554sp25_minilab3/lab1_v3/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../Lab1_v3/driver.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/driver.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739925515335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minilab3.v 1 1 " "Using design file minilab3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minilab3 " "Found entity 1: minilab3" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739925515650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739925515650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minilab3 " "Elaborating entity \"minilab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739925515672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"spart:spart0\"" {  } { { "minilab3.v" "spart0" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739925515846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(54) " "Verilog HDL assignment warning at spart.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739925515913 "|minilab3|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(59) " "Verilog HDL assignment warning at spart.sv(59): truncated value with size 32 to match size of target (16)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739925515913 "|minilab3|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spart.sv(63) " "Verilog HDL assignment warning at spart.sv(63): truncated value with size 32 to match size of target (1)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739925515913 "|minilab3|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spart.sv(115) " "Verilog HDL assignment warning at spart.sv(115): truncated value with size 32 to match size of target (4)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739925515913 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spart.sv(146) " "Verilog HDL Case Statement information at spart.sv(146): all case item expressions in this case statement are onehot" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 146 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739925515913 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[8\] spart.sv(46) " "Inferred latch for \"division_buffer\[8\]\" at spart.sv(46)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[9\] spart.sv(46) " "Inferred latch for \"division_buffer\[9\]\" at spart.sv(46)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[10\] spart.sv(46) " "Inferred latch for \"division_buffer\[10\]\" at spart.sv(46)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[11\] spart.sv(46) " "Inferred latch for \"division_buffer\[11\]\" at spart.sv(46)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[12\] spart.sv(46) " "Inferred latch for \"division_buffer\[12\]\" at spart.sv(46)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[13\] spart.sv(46) " "Inferred latch for \"division_buffer\[13\]\" at spart.sv(46)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[14\] spart.sv(46) " "Inferred latch for \"division_buffer\[14\]\" at spart.sv(46)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[15\] spart.sv(46) " "Inferred latch for \"division_buffer\[15\]\" at spart.sv(46)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[0\] spart.sv(45) " "Inferred latch for \"division_buffer\[0\]\" at spart.sv(45)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[1\] spart.sv(45) " "Inferred latch for \"division_buffer\[1\]\" at spart.sv(45)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[2\] spart.sv(45) " "Inferred latch for \"division_buffer\[2\]\" at spart.sv(45)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515914 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[3\] spart.sv(45) " "Inferred latch for \"division_buffer\[3\]\" at spart.sv(45)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515916 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[4\] spart.sv(45) " "Inferred latch for \"division_buffer\[4\]\" at spart.sv(45)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515916 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[5\] spart.sv(45) " "Inferred latch for \"division_buffer\[5\]\" at spart.sv(45)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515916 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[6\] spart.sv(45) " "Inferred latch for \"division_buffer\[6\]\" at spart.sv(45)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515916 "|minilab3|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[7\] spart.sv(45) " "Inferred latch for \"division_buffer\[7\]\" at spart.sv(45)" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925515916 "|minilab3|spart:spart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver driver:driver0 " "Elaborating entity \"driver\" for hierarchy \"driver:driver0\"" {  } { { "minilab3.v" "driver0" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739925515957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 driver.sv(67) " "Verilog HDL assignment warning at driver.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "../Lab1_v3/driver.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/driver.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739925515975 "|minilab3|driver:driver0"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1739925516850 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1739925516850 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1739925516850 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1739925516850 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:spart0\|databus\[0\] spart:spart0\|division_buffer\[8\] " "Converted the fan-out from the tri-state buffer \"spart:spart0\|databus\[0\]\" to the node \"spart:spart0\|division_buffer\[8\]\" into an OR gate" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1739925516855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:spart0\|databus\[1\] spart:spart0\|division_buffer\[9\] " "Converted the fan-out from the tri-state buffer \"spart:spart0\|databus\[1\]\" to the node \"spart:spart0\|division_buffer\[9\]\" into an OR gate" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1739925516855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:spart0\|databus\[2\] spart:spart0\|division_buffer\[10\] " "Converted the fan-out from the tri-state buffer \"spart:spart0\|databus\[2\]\" to the node \"spart:spart0\|division_buffer\[10\]\" into an OR gate" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1739925516855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:spart0\|databus\[3\] spart:spart0\|division_buffer\[11\] " "Converted the fan-out from the tri-state buffer \"spart:spart0\|databus\[3\]\" to the node \"spart:spart0\|division_buffer\[11\]\" into an OR gate" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1739925516855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:spart0\|databus\[4\] spart:spart0\|division_buffer\[12\] " "Converted the fan-out from the tri-state buffer \"spart:spart0\|databus\[4\]\" to the node \"spart:spart0\|division_buffer\[12\]\" into an OR gate" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1739925516855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:spart0\|databus\[5\] spart:spart0\|division_buffer\[13\] " "Converted the fan-out from the tri-state buffer \"spart:spart0\|databus\[5\]\" to the node \"spart:spart0\|division_buffer\[13\]\" into an OR gate" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1739925516855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:spart0\|databus\[6\] spart:spart0\|division_buffer\[14\] " "Converted the fan-out from the tri-state buffer \"spart:spart0\|databus\[6\]\" to the node \"spart:spart0\|division_buffer\[14\]\" into an OR gate" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1739925516855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:spart0\|databus\[7\] spart:spart0\|division_buffer\[15\] " "Converted the fan-out from the tri-state buffer \"spart:spart0\|databus\[7\]\" to the node \"spart:spart0\|division_buffer\[15\]\" into an OR gate" {  } { { "../Lab1_v3/spart.sv" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Lab1_v3/spart.sv" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1739925516855 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1739925516855 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925516918 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1739925516918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739925516918 "|minilab3|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739925516918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739925517014 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO\[5\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO\[5\]\" cannot be tri-stated" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 26 -1 0 } } { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 33 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1739925517098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739925517255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.map.smsg " "Generated suppressed messages file I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925517331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739925518284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739925518284 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "minilab3.v" "" { Text "I:/ece554/ECE554SP25_MiniLab3/Quartus/minilab3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739925518940 "|minilab3|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739925518940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739925518944 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739925518944 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1739925518944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739925518944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739925518944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739925519137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 18:38:39 2025 " "Processing ended: Tue Feb 18 18:38:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739925519137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739925519137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739925519137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739925519137 ""}
