<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="SPI0 control1 register."><title>esp32p4::spi0::spi_mem_ctrl1 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32p4" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (d18480b84 2024-03-04)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-4c98445ec4002617.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32p4/index.html">esp32p4</a><span class="version">0.1.0</span></h2></div><h2 class="location"><a href="#">Module spi_mem_ctrl1</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In esp32p4::spi0</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32p4/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">esp32p4</a>::<wbr><a href="../index.html">spi0</a>::<wbr><a class="mod" href="#">spi_mem_ctrl1</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32p4/spi0/spi_mem_ctrl1.rs.html#1-237">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>SPI0 control1 register.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.SPI_MEM_CTRL1_SPEC.html" title="struct esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_CTRL1_SPEC">SPI_MEM_CTRL1_SPEC</a></div><div class="desc docblock-short">SPI0 control1 register.</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.R.html" title="type esp32p4::spi0::spi_mem_ctrl1::R">R</a></div><div class="desc docblock-short">Register <code>SPI_MEM_CTRL1</code> reader</div></li><li><div class="item-name"><a class="type" href="type.SPI_AR_SIZE0_1_SUPPORT_EN_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_AR_SIZE0_1_SUPPORT_EN_R">SPI_AR_SIZE0_1_SUPPORT_EN_R</a></div><div class="desc docblock-short">Field <code>SPI_AR_SIZE0_1_SUPPORT_EN</code> reader - 1: MSPI supports ARSIZE 0~3. When ARSIZE =0~2, MSPI read address is 4*n and reply the real AXI read data back. 0: When ARSIZE 0~1, MSPI reply SLV_ERR.</div></li><li><div class="item-name"><a class="type" href="type.SPI_AR_SIZE0_1_SUPPORT_EN_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_AR_SIZE0_1_SUPPORT_EN_W">SPI_AR_SIZE0_1_SUPPORT_EN_W</a></div><div class="desc docblock-short">Field <code>SPI_AR_SIZE0_1_SUPPORT_EN</code> writer - 1: MSPI supports ARSIZE 0~3. When ARSIZE =0~2, MSPI read address is 4*n and reply the real AXI read data back. 0: When ARSIZE 0~1, MSPI reply SLV_ERR.</div></li><li><div class="item-name"><a class="type" href="type.SPI_AW_SIZE0_1_SUPPORT_EN_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_AW_SIZE0_1_SUPPORT_EN_R">SPI_AW_SIZE0_1_SUPPORT_EN_R</a></div><div class="desc docblock-short">Field <code>SPI_AW_SIZE0_1_SUPPORT_EN</code> reader - 1: MSPI supports AWSIZE 0~3. 0: When AWSIZE 0~1, MSPI reply SLV_ERR.</div></li><li><div class="item-name"><a class="type" href="type.SPI_AW_SIZE0_1_SUPPORT_EN_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_AW_SIZE0_1_SUPPORT_EN_W">SPI_AW_SIZE0_1_SUPPORT_EN_W</a></div><div class="desc docblock-short">Field <code>SPI_AW_SIZE0_1_SUPPORT_EN</code> writer - 1: MSPI supports AWSIZE 0~3. 0: When AWSIZE 0~1, MSPI reply SLV_ERR.</div></li><li><div class="item-name"><a class="type" href="type.SPI_AXI_RDATA_BACK_FAST_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_AXI_RDATA_BACK_FAST_R">SPI_AXI_RDATA_BACK_FAST_R</a></div><div class="desc docblock-short">Field <code>SPI_AXI_RDATA_BACK_FAST</code> reader - 1: Reply AXI read data to AXI bus when one AXI read beat data is available. 0: Reply AXI read data to AXI bus when all the read data is available.</div></li><li><div class="item-name"><a class="type" href="type.SPI_AXI_RDATA_BACK_FAST_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_AXI_RDATA_BACK_FAST_W">SPI_AXI_RDATA_BACK_FAST_W</a></div><div class="desc docblock-short">Field <code>SPI_AXI_RDATA_BACK_FAST</code> writer - 1: Reply AXI read data to AXI bus when one AXI read beat data is available. 0: Reply AXI read data to AXI bus when all the read data is available.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_AR_SPLICE_EN_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_AR_SPLICE_EN_R">SPI_MEM_AR_SPLICE_EN_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_AR_SPLICE_EN</code> reader - Set this bit to enable AXI Read Splice-transfer.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_AR_SPLICE_EN_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_AR_SPLICE_EN_W">SPI_MEM_AR_SPLICE_EN_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_AR_SPLICE_EN</code> writer - Set this bit to enable AXI Read Splice-transfer.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_AW_SPLICE_EN_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_AW_SPLICE_EN_R">SPI_MEM_AW_SPLICE_EN_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_AW_SPLICE_EN</code> reader - Set this bit to enable AXI Write Splice-transfer.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_AW_SPLICE_EN_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_AW_SPLICE_EN_W">SPI_MEM_AW_SPLICE_EN_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_AW_SPLICE_EN</code> writer - Set this bit to enable AXI Write Splice-transfer.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_CLK_MODE_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_CLK_MODE_R">SPI_MEM_CLK_MODE_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_CLK_MODE_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_CLK_MODE_W">SPI_MEM_CLK_MODE_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_DUAL_RAM_EN_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_DUAL_RAM_EN_R">SPI_MEM_DUAL_RAM_EN_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_DUAL_RAM_EN</code> reader - Set this bit to enable DUAL-RAM mode, EXT_RAM0 and EXT_RAM1 will be accessed at the same time.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FAST_WRITE_EN_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_FAST_WRITE_EN_R">SPI_MEM_FAST_WRITE_EN_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FAST_WRITE_EN</code> reader - Set this bit to write data faster, do not wait write data has been stored in tx_bus_fifo_l2. It will wait 4*T_clk_ctrl to insure the write data has been stored in tx_bus_fifo_l2.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FAST_WRITE_EN_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_FAST_WRITE_EN_W">SPI_MEM_FAST_WRITE_EN_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FAST_WRITE_EN</code> writer - Set this bit to write data faster, do not wait write data has been stored in tx_bus_fifo_l2. It will wait 4*T_clk_ctrl to insure the write data has been stored in tx_bus_fifo_l2.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_RAM0_EN_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_RAM0_EN_R">SPI_MEM_RAM0_EN_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_RAM0_EN</code> reader - When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 1, only EXT_RAM0 will be accessed. When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 0, only EXT_RAM1 will be accessed. When SPI_MEM_DUAL_RAM_EN is 1, EXT_RAM0 and EXT_RAM1 will be accessed at the same time.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_RRESP_ECC_ERR_EN_R.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_RRESP_ECC_ERR_EN_R">SPI_MEM_RRESP_ECC_ERR_EN_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_RRESP_ECC_ERR_EN</code> reader - 1: RRESP is SLV_ERR when there is a ECC error in AXI read data. 0: RRESP is OKAY when there is a ECC error in AXI read data. The ECC error information is recorded in SPI_MEM_ECC_ERR_ADDR_REG.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_RRESP_ECC_ERR_EN_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_RRESP_ECC_ERR_EN_W">SPI_MEM_RRESP_ECC_ERR_EN_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_RRESP_ECC_ERR_EN</code> writer - 1: RRESP is SLV_ERR when there is a ECC error in AXI read data. 0: RRESP is OKAY when there is a ECC error in AXI read data. The ECC error information is recorded in SPI_MEM_ECC_ERR_ADDR_REG.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_RXFIFO_RST_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_RXFIFO_RST_W">SPI_MEM_RXFIFO_RST_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_RXFIFO_RST</code> writer - The synchronous reset signal for SPI0 RX AFIFO and all the AES_MSPI SYNC FIFO to receive signals from AXI. Set this bit to reset these FIFO.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_TXFIFO_RST_W.html" title="type esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_TXFIFO_RST_W">SPI_MEM_TXFIFO_RST_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_TXFIFO_RST</code> writer - The synchronous reset signal for SPI0 TX AFIFO and all the AES_MSPI SYNC FIFO to send signals to AXI. Set this bit to reset these FIFO.</div></li><li><div class="item-name"><a class="type" href="type.W.html" title="type esp32p4::spi0::spi_mem_ctrl1::W">W</a></div><div class="desc docblock-short">Register <code>SPI_MEM_CTRL1</code> writer</div></li></ul></section></div></main></body></html>