Ameya Agnihotri , Mehmet Can YILDIZ , Ateen Khatkhate , Ajita Mathur , Satoshi Ono , Patrick H. Madden, Fractional Cut: Improved Recursive Bisection Placement, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.307, November 09-13, 2003[doi>10.1109/ICCAD.2003.72]
Aiqun Cao , Cheng-Kok Koh, Post-layout logic optimization of domino circuits, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996786]
Aiqun Cao , Ruibing Lu , Cheng-Kok Koh, Post-layout logic duplication for synthesis of domino circuits with complex gates, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120845]
Yih-Chih Chou , Youn-Long Lin, A performance-driven standard-cell placer based on a modified force-directed algorithm, Proceedings of the 2001 international symposium on Physical design, p.24-29, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369722]
Ki-Wook Kim , Taewhan Kim , C. L. Liu , Sung-Mo Kang, Domino logic synthesis based on implication graph, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.2, p.232-240, November 2006[doi>10.1109/43.980261]
Priyadarshan Patra , Unni Narayanan, Automated phase assignment for the synthesis of low power domino circuits, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.379-384, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309964]
Prasad, M. R., Kirkpatrick, D., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1997. Domino logic synthesis and technology mapping. In Proceedings of the ACM/IEEE International Workshop on Logic Synthesis. IEEE Computer Society Press, Los Alamitos, CA.
Design Issues in Mixed Static-Domino Circuit Implementations, Proceedings of the International Conference on Computer Design, p.270, October 05-05, 1998
Ruchir Puri , Andrew Bjorksten , Thomas E. Rosser, Logic optimization by output phase assignment in dynamic logic synthesis, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.2-7, November 10-14, 1996, San Jose, California, USA
Reddy, S. M. 1973. Complete test sets for logic functions. IEEE Trans. Comput. C-22, 11 (Nov.), 1016--1020.
Min Zhao , Sachin S. Sapatnekar, Technology mapping for domino logic, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.248-251, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288621]
Zhao, M. and Sapatnekar, S. S. 2000. Dual-monotonic Domino gate mapping and optimal output phase assignment of Domino logic. In Proceedings of the IEEE International Symposium on Circuits and Systems. IEEE Computer Society Press, Los Alamitos, CA, 309--312.
