// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sobel_filter_core (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_data_stream_0_V_dout,
        src_data_stream_0_V_empty_n,
        src_data_stream_0_V_read,
        src_data_stream_1_V_dout,
        src_data_stream_1_V_empty_n,
        src_data_stream_1_V_read,
        dst_data_stream_0_V_din,
        dst_data_stream_0_V_full_n,
        dst_data_stream_0_V_write,
        dst_data_stream_1_V_din,
        dst_data_stream_1_V_full_n,
        dst_data_stream_1_V_write,
        rows,
        cols,
        C_XR0C0,
        C_XR0C1,
        C_XR0C2,
        C_XR1C0,
        C_XR1C1,
        C_XR1C2,
        C_XR2C0,
        C_XR2C1,
        C_XR2C2,
        C_YR0C0,
        C_YR0C1,
        C_YR0C2,
        C_YR1C0,
        C_YR1C1,
        C_YR1C2,
        C_YR2C0,
        C_YR2C1,
        c_high_thesh,
        c_low_thresh,
        c_invert
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] src_data_stream_0_V_dout;
input   src_data_stream_0_V_empty_n;
output   src_data_stream_0_V_read;
input  [7:0] src_data_stream_1_V_dout;
input   src_data_stream_1_V_empty_n;
output   src_data_stream_1_V_read;
output  [7:0] dst_data_stream_0_V_din;
input   dst_data_stream_0_V_full_n;
output   dst_data_stream_0_V_write;
output  [7:0] dst_data_stream_1_V_din;
input   dst_data_stream_1_V_full_n;
output   dst_data_stream_1_V_write;
input  [31:0] rows;
input  [31:0] cols;
input  [31:0] C_XR0C0;
input  [31:0] C_XR0C1;
input  [31:0] C_XR0C2;
input  [31:0] C_XR1C0;
input  [31:0] C_XR1C1;
input  [31:0] C_XR1C2;
input  [31:0] C_XR2C0;
input  [31:0] C_XR2C1;
input  [31:0] C_XR2C2;
input  [31:0] C_YR0C0;
input  [31:0] C_YR0C1;
input  [31:0] C_YR0C2;
input  [31:0] C_YR1C0;
input  [31:0] C_YR1C1;
input  [31:0] C_YR1C2;
input  [31:0] C_YR2C0;
input  [31:0] C_YR2C1;
input  [31:0] c_high_thesh;
input  [31:0] c_low_thresh;
input  [31:0] c_invert;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_data_stream_0_V_read;
reg src_data_stream_1_V_read;
reg dst_data_stream_0_V_write;
reg dst_data_stream_1_V_write;
reg    ap_done_reg = 1'b0;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [10:0] col_1_reg_409;
reg   [10:0] ap_reg_ppstg_col_1_reg_409_pp0_it1;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] exitcond5_reg_1368;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it1;
reg   [0:0] tmp_10_reg_1397;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_1397_pp0_it1;
reg    ap_sig_bdd_82;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it13;
reg   [0:0] or_cond2_reg_1405;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it13;
reg    ap_sig_bdd_120;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_sig_bdd_134;
wire   [31:0] tmp_s_fu_434_p2;
wire   [31:0] tmp_6_fu_440_p2;
wire   [30:0] smax1_fu_474_p3;
wire   [30:0] smax_fu_490_p3;
wire   [15:0] tmp_30_i_fu_566_p1;
reg   [15:0] tmp_30_i_reg_1250;
wire   [15:0] tmp_32_i_fu_570_p1;
reg   [15:0] tmp_32_i_reg_1255;
wire   [15:0] tmp_30_0_1_i_fu_574_p1;
reg   [15:0] tmp_30_0_1_i_reg_1260;
wire   [15:0] tmp_32_0_1_i_fu_578_p1;
reg   [15:0] tmp_32_0_1_i_reg_1265;
wire   [15:0] tmp_30_0_2_i_fu_582_p1;
reg   [15:0] tmp_30_0_2_i_reg_1270;
wire   [15:0] tmp_32_0_2_i_fu_586_p1;
reg   [15:0] tmp_32_0_2_i_reg_1275;
wire   [15:0] tmp_30_1_i_fu_590_p1;
reg   [15:0] tmp_30_1_i_reg_1280;
wire   [15:0] tmp_32_1_i_fu_594_p1;
reg   [15:0] tmp_32_1_i_reg_1285;
wire   [15:0] tmp_30_1_1_i_fu_598_p1;
reg   [15:0] tmp_30_1_1_i_reg_1290;
wire   [15:0] tmp_32_1_1_i_fu_602_p1;
reg   [15:0] tmp_32_1_1_i_reg_1295;
wire   [15:0] tmp_30_1_2_i_fu_606_p1;
reg   [15:0] tmp_30_1_2_i_reg_1300;
wire   [15:0] tmp_32_1_2_i_fu_610_p1;
reg   [15:0] tmp_32_1_2_i_reg_1305;
wire   [15:0] tmp_30_2_i_fu_614_p1;
reg   [15:0] tmp_30_2_i_reg_1310;
wire   [15:0] tmp_32_2_i_fu_618_p1;
reg   [15:0] tmp_32_2_i_reg_1315;
wire   [15:0] tmp_30_2_1_i_fu_622_p1;
reg   [15:0] tmp_30_2_1_i_reg_1320;
wire   [15:0] tmp_32_2_1_i_fu_626_p1;
reg   [15:0] tmp_32_2_1_i_reg_1325;
wire   [15:0] tmp_30_2_2_i_fu_630_p1;
reg   [15:0] tmp_30_2_2_i_reg_1330;
wire   [0:0] tmp_27_i_fu_634_p2;
reg   [0:0] tmp_27_i_reg_1335;
wire   [30:0] row_1_fu_649_p2;
reg   [30:0] row_1_reg_1343;
wire   [0:0] tmp_7_fu_655_p2;
reg   [0:0] tmp_7_reg_1348;
wire   [0:0] exitcond1_fu_644_p2;
wire   [0:0] icmp1_fu_670_p2;
reg   [0:0] icmp1_reg_1353;
wire   [0:0] tmp_9_fu_676_p2;
reg   [0:0] tmp_9_reg_1358;
wire   [0:0] tmp_1_fu_682_p2;
reg   [0:0] tmp_1_reg_1363;
wire   [0:0] exitcond5_fu_695_p2;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1368_pp0_it12;
wire   [10:0] col_fu_700_p2;
reg   [10:0] col_reg_1372;
wire   [0:0] tmp_3_fu_706_p2;
reg   [0:0] tmp_3_reg_1377;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_1377_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_1377_pp0_it2;
wire   [63:0] tmp_8_fu_711_p1;
reg   [63:0] tmp_8_reg_1381;
reg   [10:0] buff_A_val_1_addr_reg_1386;
wire   [0:0] tmp_10_fu_717_p2;
wire   [0:0] or_cond3_fu_753_p2;
reg   [0:0] or_cond3_reg_1401;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1401_pp0_it13;
wire   [0:0] or_cond2_fu_765_p2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1405_pp0_it12;
reg   [7:0] temp_load_reg_1409;
reg   [7:0] buff_C_val_0_1_2_reg_1419;
reg   [7:0] ap_reg_ppstg_buff_C_val_0_1_2_reg_1419_pp0_it4;
reg   [7:0] buff_C_val_1_1_2_reg_1425;
reg   [7:0] ap_reg_ppstg_buff_C_val_1_1_2_reg_1425_pp0_it4;
reg   [7:0] buff_C_val_2_1_2_reg_1431;
reg   [7:0] ap_reg_ppstg_buff_C_val_2_1_2_reg_1431_pp0_it4;
reg   [7:0] buff_C_val_1_0_load_reg_1441;
wire   [15:0] tmp_29_i_fu_851_p1;
wire   [15:0] tmp_29_0_2_i_fu_865_p1;
wire   [15:0] tmp_29_1_2_i_fu_879_p1;
wire   [15:0] tmp_29_2_i_fu_893_p1;
wire   [15:0] tmp_29_0_1_i_fu_915_p1;
wire   [15:0] tmp_29_1_i_fu_928_p1;
wire   [15:0] tmp_29_1_1_i_fu_941_p1;
wire   [15:0] tmp_29_2_1_i_fu_954_p1;
wire   [15:0] grp_fu_826_p2;
reg   [15:0] tmp_31_2_2_i_reg_1494;
wire   [15:0] grp_fu_855_p2;
reg   [15:0] x_weight_reg_1500;
wire   [15:0] grp_fu_860_p2;
reg   [15:0] y_weight_reg_1505;
wire   [15:0] grp_fu_883_p2;
reg   [15:0] tmp_31_1_2_i_reg_1510;
wire   [15:0] grp_fu_888_p2;
reg   [15:0] tmp_33_1_2_i_reg_1515;
wire   [15:0] grp_fu_897_p2;
reg   [15:0] tmp_31_2_i_reg_1520;
wire   [15:0] grp_fu_902_p2;
reg   [15:0] tmp_33_2_i_reg_1525;
wire   [15:0] tmp10_fu_967_p2;
reg   [15:0] tmp10_reg_1530;
wire   [15:0] tmp17_fu_972_p2;
reg   [15:0] tmp17_reg_1535;
wire   [15:0] tmp6_fu_977_p2;
reg   [15:0] tmp6_reg_1540;
wire   [15:0] tmp7_fu_982_p2;
reg   [15:0] tmp7_reg_1545;
wire   [15:0] tmp9_fu_987_p2;
reg   [15:0] tmp9_reg_1550;
wire   [15:0] tmp11_fu_992_p2;
reg   [15:0] tmp11_reg_1555;
wire   [15:0] tmp13_fu_997_p2;
reg   [15:0] tmp13_reg_1560;
wire   [15:0] tmp14_fu_1002_p2;
reg   [15:0] tmp14_reg_1565;
wire   [15:0] tmp16_fu_1007_p2;
reg   [15:0] tmp16_reg_1570;
wire   [15:0] tmp18_fu_1012_p2;
reg   [15:0] tmp18_reg_1575;
wire   [15:0] tmp8_fu_1017_p2;
reg   [15:0] tmp8_reg_1580;
wire   [15:0] tmp12_fu_1021_p2;
reg   [15:0] tmp12_reg_1585;
wire   [15:0] tmp15_fu_1025_p2;
reg   [15:0] tmp15_reg_1590;
wire   [15:0] tmp19_fu_1029_p2;
reg   [15:0] tmp19_reg_1595;
wire   [15:0] x_weight_1_fu_1033_p2;
reg   [15:0] x_weight_1_reg_1600;
wire   [15:0] y_weight_1_fu_1037_p2;
reg   [15:0] y_weight_1_reg_1606;
reg   [0:0] tmp_36_reg_1612;
reg   [0:0] tmp_37_reg_1617;
wire   [15:0] abs_i_fu_1062_p3;
reg   [15:0] abs_i_reg_1622;
wire   [15:0] abs9_i_fu_1073_p3;
reg   [15:0] abs9_i_reg_1627;
wire   [7:0] edge_val_1_fu_1099_p3;
reg   [7:0] edge_val_1_reg_1632;
reg   [7:0] ap_reg_ppstg_edge_val_1_reg_1632_pp0_it12;
wire   [0:0] tmp_21_i_fu_1110_p2;
reg   [0:0] tmp_21_i_reg_1638;
wire   [0:0] sel_tmp1_i_fu_1126_p2;
reg   [0:0] sel_tmp1_i_reg_1644;
wire   [7:0] edge_val_4_fu_1152_p3;
reg   [7:0] edge_val_4_reg_1649;
wire   [10:0] buff_A_val_0_address0;
reg    buff_A_val_0_ce0;
wire   [7:0] buff_A_val_0_q0;
wire   [10:0] buff_A_val_0_address1;
reg    buff_A_val_0_ce1;
reg    buff_A_val_0_we1;
wire   [7:0] buff_A_val_0_d1;
wire   [10:0] buff_A_val_1_address0;
reg    buff_A_val_1_ce0;
wire   [7:0] buff_A_val_1_q0;
wire   [10:0] buff_A_val_1_address1;
reg    buff_A_val_1_ce1;
reg    buff_A_val_1_we1;
wire   [7:0] buff_A_val_1_d1;
wire   [10:0] buff_A_val_2_address0;
reg    buff_A_val_2_ce0;
reg    buff_A_val_2_we0;
wire   [7:0] buff_A_val_2_d0;
wire   [10:0] buff_A_val_2_address1;
reg    buff_A_val_2_ce1;
wire   [7:0] buff_A_val_2_q1;
reg   [30:0] row_reg_398;
reg   [10:0] col_1_phi_fu_413_p4;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it14;
reg   [7:0] edge_val_0_phi_fu_425_p4;
wire   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it1;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it2;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it3;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it4;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it5;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it6;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it7;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it8;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it9;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it10;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it11;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it12;
reg   [7:0] ap_reg_phiprechg_edge_val_0_reg_421pp0_it13;
wire   [63:0] tmp_11_fu_775_p1;
wire   [63:0] tmp_12_fu_788_p1;
reg   [7:0] temp_fu_136;
reg   [7:0] buff_C_val_0_0_fu_140;
reg   [7:0] buff_C_val_0_1_fu_144;
reg   [7:0] buff_C_val_1_0_fu_148;
reg   [7:0] buff_C_val_1_1_fu_152;
reg   [7:0] tempx_val_0_fu_156;
reg   [7:0] buff_C_val_2_0_fu_160;
reg   [7:0] buff_C_val_2_1_fu_164;
wire   [31:0] tmp_fu_446_p2;
wire   [31:0] tmp5_fu_456_p2;
wire   [0:0] tmp_16_fu_466_p3;
wire   [30:0] tmp_4_fu_452_p1;
wire   [0:0] tmp_17_fu_482_p3;
wire   [30:0] tmp_5_fu_462_p1;
wire   [7:0] tmp_18_fu_498_p1;
wire   [7:0] tmp_27_fu_534_p1;
wire   [7:0] tmp_19_fu_502_p1;
wire   [7:0] tmp_28_fu_538_p1;
wire   [7:0] tmp_20_fu_506_p1;
wire   [7:0] tmp_29_fu_542_p1;
wire   [7:0] tmp_21_fu_510_p1;
wire   [7:0] tmp_30_fu_546_p1;
wire   [7:0] tmp_22_fu_514_p1;
wire   [7:0] tmp_31_fu_550_p1;
wire   [7:0] tmp_23_fu_518_p1;
wire   [7:0] tmp_32_fu_554_p1;
wire   [7:0] tmp_24_fu_522_p1;
wire   [7:0] tmp_33_fu_558_p1;
wire   [7:0] tmp_25_fu_526_p1;
wire   [7:0] tmp_34_fu_562_p1;
wire   [7:0] tmp_26_fu_530_p1;
wire   [31:0] row_cast_fu_640_p1;
wire   [29:0] tr1_fu_660_p4;
wire   [30:0] col_assign_cast1_fu_687_p1;
wire   [31:0] col_assign_cast_fu_691_p1;
wire   [9:0] tr_fu_722_p4;
wire   [0:0] icmp_fu_732_p2;
wire   [0:0] tmp_13_fu_738_p2;
wire   [0:0] tmp2_fu_748_p2;
wire   [0:0] tmp1_fu_743_p2;
wire   [0:0] tmp_15_fu_759_p2;
wire   [7:0] grp_fu_826_p0;
wire   [7:0] grp_fu_826_p1;
wire   [7:0] grp_fu_855_p0;
wire   [7:0] grp_fu_855_p1;
wire   [7:0] grp_fu_860_p0;
wire   [7:0] grp_fu_860_p1;
wire   [7:0] grp_fu_869_p0;
wire   [7:0] grp_fu_869_p1;
wire   [7:0] grp_fu_874_p0;
wire   [7:0] grp_fu_874_p1;
wire   [7:0] grp_fu_883_p0;
wire   [7:0] grp_fu_883_p1;
wire   [7:0] grp_fu_888_p0;
wire   [7:0] grp_fu_888_p1;
wire   [7:0] grp_fu_897_p0;
wire   [7:0] grp_fu_897_p1;
wire   [7:0] grp_fu_902_p0;
wire   [7:0] grp_fu_902_p1;
wire   [7:0] grp_fu_918_p0;
wire   [7:0] grp_fu_918_p1;
wire   [7:0] grp_fu_923_p0;
wire   [7:0] grp_fu_923_p1;
wire   [7:0] grp_fu_931_p0;
wire   [7:0] grp_fu_931_p1;
wire   [7:0] grp_fu_936_p0;
wire   [7:0] grp_fu_936_p1;
wire   [7:0] grp_fu_944_p0;
wire   [7:0] grp_fu_944_p1;
wire   [7:0] grp_fu_949_p0;
wire   [7:0] grp_fu_949_p1;
wire   [7:0] grp_fu_957_p0;
wire   [7:0] grp_fu_957_p1;
wire   [7:0] grp_fu_962_p0;
wire   [7:0] grp_fu_962_p1;
wire   [15:0] grp_fu_869_p2;
wire   [15:0] grp_fu_874_p2;
wire   [15:0] grp_fu_957_p2;
wire   [15:0] grp_fu_944_p2;
wire   [15:0] grp_fu_918_p2;
wire   [15:0] grp_fu_931_p2;
wire   [15:0] grp_fu_962_p2;
wire   [15:0] grp_fu_949_p2;
wire   [15:0] grp_fu_923_p2;
wire   [15:0] grp_fu_936_p2;
wire   [15:0] neg_i_fu_1057_p2;
wire   [15:0] neg7_i_fu_1068_p2;
wire   [15:0] edge_weight_fu_1079_p2;
wire   [7:0] tmp_38_fu_1089_p1;
wire   [0:0] tmp_17_i_fu_1083_p2;
wire   [7:0] edge_val_fu_1093_p2;
wire   [31:0] tmp_20_i_fu_1107_p1;
wire   [0:0] tmp_22_i_fu_1115_p2;
wire   [0:0] sel_tmp_i_fu_1120_p2;
wire   [0:0] tmp_14_fu_1135_p2;
wire   [7:0] edge_val_2_fu_1139_p1;
wire   [7:0] edge_val_2_fu_1139_p3;
wire   [7:0] not_i_fu_1146_p2;
reg    grp_fu_826_ce;
reg    grp_fu_855_ce;
reg    grp_fu_860_ce;
reg    grp_fu_869_ce;
reg    grp_fu_874_ce;
reg    grp_fu_883_ce;
reg    grp_fu_888_ce;
reg    grp_fu_897_ce;
reg    grp_fu_902_ce;
reg    grp_fu_918_ce;
reg    grp_fu_923_ce;
reg    grp_fu_931_ce;
reg    grp_fu_936_ce;
reg    grp_fu_944_ce;
reg    grp_fu_949_ce;
reg    grp_fu_957_ce;
reg    grp_fu_962_ce;
reg   [1:0] ap_NS_fsm;
wire   [15:0] grp_fu_826_p10;
reg    ap_sig_bdd_534;
reg    ap_sig_bdd_506;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_80 = 8'b10000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_FF = 16'b11111111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;


sobel_filter_core_buff_A_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_val_0_address0 ),
    .ce0( buff_A_val_0_ce0 ),
    .q0( buff_A_val_0_q0 ),
    .address1( buff_A_val_0_address1 ),
    .ce1( buff_A_val_0_ce1 ),
    .we1( buff_A_val_0_we1 ),
    .d1( buff_A_val_0_d1 )
);

sobel_filter_core_buff_A_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_val_1_address0 ),
    .ce0( buff_A_val_1_ce0 ),
    .q0( buff_A_val_1_q0 ),
    .address1( buff_A_val_1_address1 ),
    .ce1( buff_A_val_1_ce1 ),
    .we1( buff_A_val_1_we1 ),
    .d1( buff_A_val_1_d1 )
);

sobel_filter_core_buff_A_val_2 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_val_2_address0 ),
    .ce0( buff_A_val_2_ce0 ),
    .we0( buff_A_val_2_we0 ),
    .d0( buff_A_val_2_d0 ),
    .address1( buff_A_val_2_address1 ),
    .ce1( buff_A_val_2_ce1 ),
    .q1( buff_A_val_2_q1 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 16 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_826_p0 ),
    .din1( grp_fu_826_p1 ),
    .ce( grp_fu_826_ce ),
    .dout( grp_fu_826_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 17 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_855_p0 ),
    .din1( grp_fu_855_p1 ),
    .ce( grp_fu_855_ce ),
    .dout( grp_fu_855_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 18 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_860_p0 ),
    .din1( grp_fu_860_p1 ),
    .ce( grp_fu_860_ce ),
    .dout( grp_fu_860_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 19 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_869_p0 ),
    .din1( grp_fu_869_p1 ),
    .ce( grp_fu_869_ce ),
    .dout( grp_fu_869_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 20 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_874_p0 ),
    .din1( grp_fu_874_p1 ),
    .ce( grp_fu_874_ce ),
    .dout( grp_fu_874_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 21 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_883_p0 ),
    .din1( grp_fu_883_p1 ),
    .ce( grp_fu_883_ce ),
    .dout( grp_fu_883_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 22 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U22(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_888_p0 ),
    .din1( grp_fu_888_p1 ),
    .ce( grp_fu_888_ce ),
    .dout( grp_fu_888_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 23 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_897_p0 ),
    .din1( grp_fu_897_p1 ),
    .ce( grp_fu_897_ce ),
    .dout( grp_fu_897_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 24 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U24(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_902_p0 ),
    .din1( grp_fu_902_p1 ),
    .ce( grp_fu_902_ce ),
    .dout( grp_fu_902_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 25 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_918_p0 ),
    .din1( grp_fu_918_p1 ),
    .ce( grp_fu_918_ce ),
    .dout( grp_fu_918_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 26 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_923_p0 ),
    .din1( grp_fu_923_p1 ),
    .ce( grp_fu_923_ce ),
    .dout( grp_fu_923_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 27 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_931_p0 ),
    .din1( grp_fu_931_p1 ),
    .ce( grp_fu_931_ce ),
    .dout( grp_fu_931_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 28 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_936_p0 ),
    .din1( grp_fu_936_p1 ),
    .ce( grp_fu_936_ce ),
    .dout( grp_fu_936_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 29 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_944_p0 ),
    .din1( grp_fu_944_p1 ),
    .ce( grp_fu_944_ce ),
    .dout( grp_fu_944_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 30 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_949_p0 ),
    .din1( grp_fu_949_p1 ),
    .ce( grp_fu_949_ce ),
    .dout( grp_fu_949_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 31 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U31(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_957_p0 ),
    .din1( grp_fu_957_p1 ),
    .ce( grp_fu_957_ce ),
    .dout( grp_fu_957_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 32 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U32(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_962_p0 ),
    .din1( grp_fu_962_p1 ),
    .ce( grp_fu_962_ce ),
    .dout( grp_fu_962_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == exitcond5_fu_695_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_506) begin
        if (ap_sig_bdd_534) begin
            ap_reg_phiprechg_edge_val_0_reg_421pp0_it2[0] <= 1'b0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_edge_val_0_reg_421pp0_it2[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it1[0];
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (exitcond5_reg_1368 == ap_const_lv1_0))) begin
        col_1_reg_409 <= col_reg_1372;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
        col_1_reg_409 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0))) begin
        row_reg_398 <= row_1_reg_1343;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_134)) begin
        row_reg_398 <= ap_const_lv31_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it9))) begin
        abs9_i_reg_1627 <= abs9_i_fu_1073_p3;
        abs_i_reg_1622 <= abs_i_fu_1062_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it10[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it9[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it11[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it10[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it12[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it11[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it13[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it12[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it14[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it13[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it3[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it2[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it4[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it3[0];
        buff_C_val_0_1_2_reg_1419 <= buff_C_val_0_0_fu_140;
        buff_C_val_1_1_2_reg_1425 <= buff_C_val_1_0_fu_148;
        buff_C_val_2_1_2_reg_1431 <= buff_C_val_2_0_fu_160;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it5[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it4[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it6[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it5[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it7[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it6[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it8[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it7[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_phiprechg_edge_val_0_reg_421pp0_it9[0] <= ap_reg_phiprechg_edge_val_0_reg_421pp0_it8[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_ppstg_buff_C_val_0_1_2_reg_1419_pp0_it4 <= buff_C_val_0_1_2_reg_1419;
        ap_reg_ppstg_buff_C_val_1_1_2_reg_1425_pp0_it4 <= buff_C_val_1_1_2_reg_1425;
        ap_reg_ppstg_buff_C_val_2_1_2_reg_1431_pp0_it4 <= buff_C_val_2_1_2_reg_1431;
        ap_reg_ppstg_col_1_reg_409_pp0_it1 <= col_1_reg_409;
        ap_reg_ppstg_edge_val_1_reg_1632_pp0_it12 <= edge_val_1_reg_1632;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 <= exitcond5_reg_1368;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it10 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it9;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it11 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it10;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it12 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it11;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it13 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it12;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it2 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it1;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it2;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it3;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it4;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it5;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it7 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it6;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it8 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it7;
        ap_reg_ppstg_exitcond5_reg_1368_pp0_it9 <= ap_reg_ppstg_exitcond5_reg_1368_pp0_it8;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it1 <= or_cond2_reg_1405;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it10 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it9;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it11 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it10;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it12 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it11;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it13 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it12;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it2 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it1;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it3 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it2;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it4 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it3;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it5 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it4;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it6 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it5;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it7 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it6;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it8 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it7;
        ap_reg_ppstg_or_cond2_reg_1405_pp0_it9 <= ap_reg_ppstg_or_cond2_reg_1405_pp0_it8;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it1 <= or_cond3_reg_1401;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it10 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it9;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it11 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it10;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it12 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it11;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it13 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it12;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it2 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it1;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it2;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it3;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it4;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it6 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it5;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it7 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it6;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it8 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it7;
        ap_reg_ppstg_or_cond3_reg_1401_pp0_it9 <= ap_reg_ppstg_or_cond3_reg_1401_pp0_it8;
        ap_reg_ppstg_tmp_10_reg_1397_pp0_it1 <= tmp_10_reg_1397;
        ap_reg_ppstg_tmp_3_reg_1377_pp0_it1 <= tmp_3_reg_1377;
        ap_reg_ppstg_tmp_3_reg_1377_pp0_it2 <= ap_reg_ppstg_tmp_3_reg_1377_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == exitcond5_fu_695_p2) & ~(ap_const_lv1_0 == tmp_3_fu_706_p2))) begin
        buff_A_val_1_addr_reg_1386 <= tmp_8_fu_711_p1;
        tmp_8_reg_1381[0] <= tmp_8_fu_711_p1[0];
tmp_8_reg_1381[1] <= tmp_8_fu_711_p1[1];
tmp_8_reg_1381[2] <= tmp_8_fu_711_p1[2];
tmp_8_reg_1381[3] <= tmp_8_fu_711_p1[3];
tmp_8_reg_1381[4] <= tmp_8_fu_711_p1[4];
tmp_8_reg_1381[5] <= tmp_8_fu_711_p1[5];
tmp_8_reg_1381[6] <= tmp_8_fu_711_p1[6];
tmp_8_reg_1381[7] <= tmp_8_fu_711_p1[7];
tmp_8_reg_1381[8] <= tmp_8_fu_711_p1[8];
tmp_8_reg_1381[9] <= tmp_8_fu_711_p1[9];
tmp_8_reg_1381[10] <= tmp_8_fu_711_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_1377_pp0_it2))) begin
        buff_C_val_0_0_fu_140 <= tempx_val_0_fu_156;
        buff_C_val_1_0_fu_148 <= temp_load_reg_1409;
        buff_C_val_2_0_fu_160 <= buff_A_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3))) begin
        buff_C_val_0_1_fu_144 <= buff_C_val_0_1_2_reg_1419;
        buff_C_val_1_1_fu_152 <= buff_C_val_1_1_2_reg_1425;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3))) begin
        buff_C_val_1_0_load_reg_1441 <= buff_C_val_1_0_fu_148;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it2))) begin
        buff_C_val_2_1_fu_164 <= buff_C_val_2_0_fu_160;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        col_reg_1372 <= col_fu_700_p2;
        exitcond5_reg_1368 <= exitcond5_fu_695_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it10))) begin
        edge_val_1_reg_1632 <= edge_val_1_fu_1099_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it12) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it12))) begin
        edge_val_4_reg_1649 <= edge_val_4_fu_1152_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
        icmp1_reg_1353 <= icmp1_fu_670_p2;
        tmp_1_reg_1363 <= tmp_1_fu_682_p2;
        tmp_7_reg_1348 <= tmp_7_fu_655_p2;
        tmp_9_reg_1358 <= tmp_9_fu_676_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == exitcond5_fu_695_p2))) begin
        or_cond2_reg_1405 <= or_cond2_fu_765_p2;
        or_cond3_reg_1401 <= or_cond3_fu_753_p2;
        tmp_10_reg_1397 <= tmp_10_fu_717_p2;
        tmp_3_reg_1377 <= tmp_3_fu_706_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        row_1_reg_1343 <= row_1_fu_649_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it11))) begin
        sel_tmp1_i_reg_1644 <= sel_tmp1_i_fu_1126_p2;
        tmp_21_i_reg_1638 <= tmp_21_i_fu_1110_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (exitcond5_reg_1368 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_reg_1377))) begin
        temp_fu_136 <= buff_A_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_1377_pp0_it1))) begin
        temp_load_reg_1409 <= temp_fu_136;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_10_reg_1397_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        tempx_val_0_fu_156 <= src_data_stream_0_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))) begin
        tmp10_reg_1530 <= tmp10_fu_967_p2;
        tmp17_reg_1535 <= tmp17_fu_972_p2;
        tmp_31_1_2_i_reg_1510 <= grp_fu_883_p2;
        tmp_31_2_i_reg_1520 <= grp_fu_897_p2;
        tmp_33_1_2_i_reg_1515 <= grp_fu_888_p2;
        tmp_33_2_i_reg_1525 <= grp_fu_902_p2;
        x_weight_reg_1500 <= grp_fu_855_p2;
        y_weight_reg_1505 <= grp_fu_860_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))) begin
        tmp11_reg_1555 <= tmp11_fu_992_p2;
        tmp13_reg_1560 <= tmp13_fu_997_p2;
        tmp14_reg_1565 <= tmp14_fu_1002_p2;
        tmp16_reg_1570 <= tmp16_fu_1007_p2;
        tmp18_reg_1575 <= tmp18_fu_1012_p2;
        tmp6_reg_1540 <= tmp6_fu_977_p2;
        tmp7_reg_1545 <= tmp7_fu_982_p2;
        tmp9_reg_1550 <= tmp9_fu_987_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it7))) begin
        tmp12_reg_1585 <= tmp12_fu_1021_p2;
        tmp15_reg_1590 <= tmp15_fu_1025_p2;
        tmp19_reg_1595 <= tmp19_fu_1029_p2;
        tmp8_reg_1580 <= tmp8_fu_1017_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_134)) begin
        tmp_27_i_reg_1335 <= tmp_27_i_fu_634_p2;
        tmp_30_0_1_i_reg_1260 <= tmp_30_0_1_i_fu_574_p1;
        tmp_30_0_2_i_reg_1270 <= tmp_30_0_2_i_fu_582_p1;
        tmp_30_1_1_i_reg_1290 <= tmp_30_1_1_i_fu_598_p1;
        tmp_30_1_2_i_reg_1300 <= tmp_30_1_2_i_fu_606_p1;
        tmp_30_1_i_reg_1280 <= tmp_30_1_i_fu_590_p1;
        tmp_30_2_1_i_reg_1320 <= tmp_30_2_1_i_fu_622_p1;
        tmp_30_2_2_i_reg_1330 <= tmp_30_2_2_i_fu_630_p1;
        tmp_30_2_i_reg_1310 <= tmp_30_2_i_fu_614_p1;
        tmp_30_i_reg_1250 <= tmp_30_i_fu_566_p1;
        tmp_32_0_1_i_reg_1265 <= tmp_32_0_1_i_fu_578_p1;
        tmp_32_0_2_i_reg_1275 <= tmp_32_0_2_i_fu_586_p1;
        tmp_32_1_1_i_reg_1295 <= tmp_32_1_1_i_fu_602_p1;
        tmp_32_1_2_i_reg_1305 <= tmp_32_1_2_i_fu_610_p1;
        tmp_32_1_i_reg_1285 <= tmp_32_1_i_fu_594_p1;
        tmp_32_2_1_i_reg_1325 <= tmp_32_2_1_i_fu_626_p1;
        tmp_32_2_i_reg_1315 <= tmp_32_2_i_fu_618_p1;
        tmp_32_i_reg_1255 <= tmp_32_i_fu_570_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4))) begin
        tmp_31_2_2_i_reg_1494 <= grp_fu_826_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it8))) begin
        tmp_36_reg_1612 <= x_weight_1_fu_1033_p2[ap_const_lv32_F];
        tmp_37_reg_1617 <= y_weight_1_fu_1037_p2[ap_const_lv32_F];
        x_weight_1_reg_1600 <= x_weight_1_fu_1033_p2;
        y_weight_1_reg_1606 <= y_weight_1_fu_1037_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or exitcond1_fu_644_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_fu_644_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond1_fu_644_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_fu_644_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// buff_A_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or exitcond5_fu_695_p2 or tmp_3_fu_706_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == exitcond5_fu_695_p2) & ~(ap_const_lv1_0 == tmp_3_fu_706_p2))) begin
        buff_A_val_0_ce0 = ap_const_logic_1;
    end else begin
        buff_A_val_0_ce0 = ap_const_logic_0;
    end
end

/// buff_A_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 or ap_reg_ppstg_tmp_10_reg_1397_pp0_it1 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_10_reg_1397_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        buff_A_val_0_ce1 = ap_const_logic_1;
    end else begin
        buff_A_val_0_ce1 = ap_const_logic_0;
    end
end

/// buff_A_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 or ap_reg_ppstg_tmp_10_reg_1397_pp0_it1 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_10_reg_1397_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        buff_A_val_0_we1 = ap_const_logic_1;
    end else begin
        buff_A_val_0_we1 = ap_const_logic_0;
    end
end

/// buff_A_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or exitcond5_fu_695_p2 or tmp_3_fu_706_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == exitcond5_fu_695_p2) & ~(ap_const_lv1_0 == tmp_3_fu_706_p2))) begin
        buff_A_val_1_ce0 = ap_const_logic_1;
    end else begin
        buff_A_val_1_ce0 = ap_const_logic_0;
    end
end

/// buff_A_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond5_reg_1368 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or tmp_3_reg_1377)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (exitcond5_reg_1368 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_reg_1377))) begin
        buff_A_val_1_ce1 = ap_const_logic_1;
    end else begin
        buff_A_val_1_ce1 = ap_const_logic_0;
    end
end

/// buff_A_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond5_reg_1368 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or tmp_3_reg_1377)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (exitcond5_reg_1368 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_reg_1377))) begin
        buff_A_val_1_we1 = ap_const_logic_1;
    end else begin
        buff_A_val_1_we1 = ap_const_logic_0;
    end
end

/// buff_A_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond5_reg_1368 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or tmp_3_reg_1377)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (exitcond5_reg_1368 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_reg_1377))) begin
        buff_A_val_2_ce0 = ap_const_logic_1;
    end else begin
        buff_A_val_2_ce0 = ap_const_logic_0;
    end
end

/// buff_A_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_3_reg_1377_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_1377_pp0_it1))) begin
        buff_A_val_2_ce1 = ap_const_logic_1;
    end else begin
        buff_A_val_2_ce1 = ap_const_logic_0;
    end
end

/// buff_A_val_2_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond5_reg_1368 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or tmp_3_reg_1377)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (exitcond5_reg_1368 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_reg_1377))) begin
        buff_A_val_2_we0 = ap_const_logic_1;
    end else begin
        buff_A_val_2_we0 = ap_const_logic_0;
    end
end

/// col_1_phi_fu_413_p4 assign process. ///
always @ (ap_CS_fsm or col_1_reg_409 or ap_reg_ppiten_pp0_it1 or exitcond5_reg_1368 or col_reg_1372)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond5_reg_1368 == ap_const_lv1_0))) begin
        col_1_phi_fu_413_p4 = col_reg_1372;
    end else begin
        col_1_phi_fu_413_p4 = col_1_reg_409;
    end
end

/// dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it13 or ap_reg_ppstg_or_cond2_reg_1405_pp0_it13 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it13) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1405_pp0_it13) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it13 or ap_reg_ppstg_or_cond2_reg_1405_pp0_it13 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it13) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1405_pp0_it13) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// edge_val_0_phi_fu_425_p4 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond5_reg_1368_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it13 or edge_val_4_reg_1649 or ap_reg_phiprechg_edge_val_0_reg_421pp0_it14)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it13) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it13))) begin
        edge_val_0_phi_fu_425_p4 = edge_val_4_reg_1649;
    end else begin
        edge_val_0_phi_fu_425_p4 = ap_reg_phiprechg_edge_val_0_reg_421pp0_it14;
    end
end

/// grp_fu_826_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it2 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it2 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it2)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4))))) begin
        grp_fu_826_ce = ap_const_logic_1;
    end else begin
        grp_fu_826_ce = ap_const_logic_0;
    end
end

/// grp_fu_855_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))))) begin
        grp_fu_855_ce = ap_const_logic_1;
    end else begin
        grp_fu_855_ce = ap_const_logic_0;
    end
end

/// grp_fu_860_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))))) begin
        grp_fu_860_ce = ap_const_logic_1;
    end else begin
        grp_fu_860_ce = ap_const_logic_0;
    end
end

/// grp_fu_869_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))))) begin
        grp_fu_869_ce = ap_const_logic_1;
    end else begin
        grp_fu_869_ce = ap_const_logic_0;
    end
end

/// grp_fu_874_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))))) begin
        grp_fu_874_ce = ap_const_logic_1;
    end else begin
        grp_fu_874_ce = ap_const_logic_0;
    end
end

/// grp_fu_883_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))))) begin
        grp_fu_883_ce = ap_const_logic_1;
    end else begin
        grp_fu_883_ce = ap_const_logic_0;
    end
end

/// grp_fu_888_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))))) begin
        grp_fu_888_ce = ap_const_logic_1;
    end else begin
        grp_fu_888_ce = ap_const_logic_0;
    end
end

/// grp_fu_897_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))))) begin
        grp_fu_897_ce = ap_const_logic_1;
    end else begin
        grp_fu_897_ce = ap_const_logic_0;
    end
end

/// grp_fu_902_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it3 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5))))) begin
        grp_fu_902_ce = ap_const_logic_1;
    end else begin
        grp_fu_902_ce = ap_const_logic_0;
    end
end

/// grp_fu_918_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))))) begin
        grp_fu_918_ce = ap_const_logic_1;
    end else begin
        grp_fu_918_ce = ap_const_logic_0;
    end
end

/// grp_fu_923_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))))) begin
        grp_fu_923_ce = ap_const_logic_1;
    end else begin
        grp_fu_923_ce = ap_const_logic_0;
    end
end

/// grp_fu_931_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))))) begin
        grp_fu_931_ce = ap_const_logic_1;
    end else begin
        grp_fu_931_ce = ap_const_logic_0;
    end
end

/// grp_fu_936_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))))) begin
        grp_fu_936_ce = ap_const_logic_1;
    end else begin
        grp_fu_936_ce = ap_const_logic_0;
    end
end

/// grp_fu_944_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))))) begin
        grp_fu_944_ce = ap_const_logic_1;
    end else begin
        grp_fu_944_ce = ap_const_logic_0;
    end
end

/// grp_fu_949_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))))) begin
        grp_fu_949_ce = ap_const_logic_1;
    end else begin
        grp_fu_949_ce = ap_const_logic_0;
    end
end

/// grp_fu_957_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))))) begin
        grp_fu_957_ce = ap_const_logic_1;
    end else begin
        grp_fu_957_ce = ap_const_logic_0;
    end
end

/// grp_fu_962_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it4 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it5 or ap_reg_ppstg_exitcond5_reg_1368_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1401_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1401_pp0_it6))))) begin
        grp_fu_962_ce = ap_const_logic_1;
    end else begin
        grp_fu_962_ce = ap_const_logic_0;
    end
end

/// src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 or ap_reg_ppstg_tmp_10_reg_1397_pp0_it1 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_10_reg_1397_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 or ap_reg_ppstg_tmp_10_reg_1397_pp0_it1 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_10_reg_1397_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        src_data_stream_1_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it13 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14 or ap_sig_bdd_134 or exitcond1_fu_644_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_134) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(ap_const_lv1_0 == exitcond1_fu_644_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it13)) & ~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it13)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign abs9_i_fu_1073_p3 = ((tmp_37_reg_1617)? neg7_i_fu_1068_p2: y_weight_1_reg_1606);
assign abs_i_fu_1062_p3 = ((tmp_36_reg_1612)? neg_i_fu_1057_p2: x_weight_1_reg_1600);
assign ap_reg_phiprechg_edge_val_0_reg_421pp0_it1 = ap_const_lv8_1;

/// ap_sig_bdd_120 assign process. ///
always @ (dst_data_stream_0_V_full_n or dst_data_stream_1_V_full_n or ap_reg_ppstg_exitcond5_reg_1368_pp0_it13 or ap_reg_ppstg_or_cond2_reg_1405_pp0_it13)
begin
    ap_sig_bdd_120 = (((dst_data_stream_0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it13) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1405_pp0_it13)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1368_pp0_it13) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1405_pp0_it13) & (dst_data_stream_1_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_134 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_134 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_506 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it14)
begin
    ap_sig_bdd_506 = ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))));
end

/// ap_sig_bdd_534 assign process. ///
always @ (exitcond5_reg_1368 or or_cond3_reg_1401)
begin
    ap_sig_bdd_534 = ((exitcond5_reg_1368 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond3_reg_1401));
end

/// ap_sig_bdd_82 assign process. ///
always @ (src_data_stream_0_V_empty_n or src_data_stream_1_V_empty_n or ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 or ap_reg_ppstg_tmp_10_reg_1397_pp0_it1)
begin
    ap_sig_bdd_82 = (((src_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_10_reg_1397_pp0_it1)) | ((ap_reg_ppstg_exitcond5_reg_1368_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_10_reg_1397_pp0_it1) & (src_data_stream_1_V_empty_n == ap_const_logic_0)));
end
assign buff_A_val_0_address0 = tmp_8_fu_711_p1;
assign buff_A_val_0_address1 = tmp_11_fu_775_p1;
assign buff_A_val_0_d1 = src_data_stream_0_V_dout;
assign buff_A_val_1_address0 = tmp_8_fu_711_p1;
assign buff_A_val_1_address1 = buff_A_val_1_addr_reg_1386;
assign buff_A_val_1_d1 = buff_A_val_0_q0;
assign buff_A_val_2_address0 = tmp_8_reg_1381;
assign buff_A_val_2_address1 = tmp_12_fu_788_p1;
assign buff_A_val_2_d0 = buff_A_val_1_q0;
assign col_assign_cast1_fu_687_p1 = $unsigned(col_1_phi_fu_413_p4);
assign col_assign_cast_fu_691_p1 = $unsigned(col_1_phi_fu_413_p4);
assign col_fu_700_p2 = (col_1_phi_fu_413_p4 + ap_const_lv11_1);
assign dst_data_stream_0_V_din = edge_val_0_phi_fu_425_p4;
assign dst_data_stream_1_V_din = ap_const_lv8_80;
assign edge_val_1_fu_1099_p3 = ((tmp_17_i_fu_1083_p2)? edge_val_fu_1093_p2: ap_const_lv8_0);
assign edge_val_2_fu_1139_p1 = $signed(tmp_21_i_reg_1638);
assign edge_val_2_fu_1139_p3 = ((tmp_14_fu_1135_p2)? edge_val_2_fu_1139_p1: ap_reg_ppstg_edge_val_1_reg_1632_pp0_it12);
assign edge_val_4_fu_1152_p3 = ((tmp_27_i_reg_1335)? not_i_fu_1146_p2: edge_val_2_fu_1139_p3);
assign edge_val_fu_1093_p2 = (tmp_38_fu_1089_p1 ^ ap_const_lv8_FF);
assign edge_weight_fu_1079_p2 = (abs9_i_reg_1627 + abs_i_reg_1622);
assign exitcond1_fu_644_p2 = (row_reg_398 == smax_fu_490_p3? 1'b1: 1'b0);
assign exitcond5_fu_695_p2 = (col_assign_cast1_fu_687_p1 == smax1_fu_474_p3? 1'b1: 1'b0);
assign grp_fu_826_p0 = tmp_30_2_2_i_reg_1330;
assign grp_fu_826_p1 = grp_fu_826_p10;
assign grp_fu_826_p10 = $unsigned(buff_C_val_2_1_fu_164);
assign grp_fu_855_p0 = tmp_30_i_reg_1250;
assign grp_fu_855_p1 = tmp_29_i_fu_851_p1;
assign grp_fu_860_p0 = tmp_32_i_reg_1255;
assign grp_fu_860_p1 = tmp_29_i_fu_851_p1;
assign grp_fu_869_p0 = tmp_30_0_2_i_reg_1270;
assign grp_fu_869_p1 = tmp_29_0_2_i_fu_865_p1;
assign grp_fu_874_p0 = tmp_32_0_2_i_reg_1275;
assign grp_fu_874_p1 = tmp_29_0_2_i_fu_865_p1;
assign grp_fu_883_p0 = tmp_30_1_2_i_reg_1300;
assign grp_fu_883_p1 = tmp_29_1_2_i_fu_879_p1;
assign grp_fu_888_p0 = tmp_32_1_2_i_reg_1305;
assign grp_fu_888_p1 = tmp_29_1_2_i_fu_879_p1;
assign grp_fu_897_p0 = tmp_30_2_i_reg_1310;
assign grp_fu_897_p1 = tmp_29_2_i_fu_893_p1;
assign grp_fu_902_p0 = tmp_32_2_i_reg_1315;
assign grp_fu_902_p1 = tmp_29_2_i_fu_893_p1;
assign grp_fu_918_p0 = tmp_30_0_1_i_reg_1260;
assign grp_fu_918_p1 = tmp_29_0_1_i_fu_915_p1;
assign grp_fu_923_p0 = tmp_32_0_1_i_reg_1265;
assign grp_fu_923_p1 = tmp_29_0_1_i_fu_915_p1;
assign grp_fu_931_p0 = tmp_30_1_i_reg_1280;
assign grp_fu_931_p1 = tmp_29_1_i_fu_928_p1;
assign grp_fu_936_p0 = tmp_32_1_i_reg_1285;
assign grp_fu_936_p1 = tmp_29_1_i_fu_928_p1;
assign grp_fu_944_p0 = tmp_30_1_1_i_reg_1290;
assign grp_fu_944_p1 = tmp_29_1_1_i_fu_941_p1;
assign grp_fu_949_p0 = tmp_32_1_1_i_reg_1295;
assign grp_fu_949_p1 = tmp_29_1_1_i_fu_941_p1;
assign grp_fu_957_p0 = tmp_30_2_1_i_reg_1320;
assign grp_fu_957_p1 = tmp_29_2_1_i_fu_954_p1;
assign grp_fu_962_p0 = tmp_32_2_1_i_reg_1325;
assign grp_fu_962_p1 = tmp_29_2_1_i_fu_954_p1;
assign icmp1_fu_670_p2 = (tr1_fu_660_p4 == ap_const_lv30_0? 1'b1: 1'b0);
assign icmp_fu_732_p2 = (tr_fu_722_p4 == ap_const_lv10_0? 1'b1: 1'b0);
assign neg7_i_fu_1068_p2 = (ap_const_lv16_0 - y_weight_1_reg_1606);
assign neg_i_fu_1057_p2 = (ap_const_lv16_0 - x_weight_1_reg_1600);
assign not_i_fu_1146_p2 = (edge_val_2_fu_1139_p3 ^ ap_const_lv8_FF);
assign or_cond2_fu_765_p2 = (tmp_9_reg_1358 & tmp_15_fu_759_p2);
assign or_cond3_fu_753_p2 = (tmp2_fu_748_p2 | tmp1_fu_743_p2);
assign row_1_fu_649_p2 = (row_reg_398 + ap_const_lv31_1);
assign row_cast_fu_640_p1 = $unsigned(row_reg_398);
assign sel_tmp1_i_fu_1126_p2 = (tmp_22_i_fu_1115_p2 & sel_tmp_i_fu_1120_p2);
assign sel_tmp_i_fu_1120_p2 = (tmp_21_i_fu_1110_p2 ^ ap_const_lv1_1);
assign smax1_fu_474_p3 = ((tmp_16_fu_466_p3)? ap_const_lv31_0: tmp_4_fu_452_p1);
assign smax_fu_490_p3 = ((tmp_17_fu_482_p3)? ap_const_lv31_0: tmp_5_fu_462_p1);
assign tmp10_fu_967_p2 = (grp_fu_869_p2 + tmp_31_2_2_i_reg_1494);
assign tmp11_fu_992_p2 = (tmp10_reg_1530 + grp_fu_931_p2);
assign tmp12_fu_1021_p2 = (tmp11_reg_1555 + tmp9_reg_1550);
assign tmp13_fu_997_p2 = (tmp_33_2_i_reg_1525 + grp_fu_962_p2);
assign tmp14_fu_1002_p2 = (tmp_33_1_2_i_reg_1515 + grp_fu_949_p2);
assign tmp15_fu_1025_p2 = (tmp14_reg_1565 + tmp13_reg_1560);
assign tmp16_fu_1007_p2 = (y_weight_reg_1505 + grp_fu_923_p2);
assign tmp17_fu_972_p2 = (grp_fu_874_p2 + tmp_31_2_2_i_reg_1494);
assign tmp18_fu_1012_p2 = (tmp17_reg_1535 + grp_fu_936_p2);
assign tmp19_fu_1029_p2 = (tmp18_reg_1575 + tmp16_reg_1570);
assign tmp1_fu_743_p2 = (icmp1_reg_1353 | icmp_fu_732_p2);
assign tmp2_fu_748_p2 = (tmp_1_reg_1363 | tmp_13_fu_738_p2);
assign tmp5_fu_456_p2 = (rows + ap_const_lv32_1);
assign tmp6_fu_977_p2 = (tmp_31_2_i_reg_1520 + grp_fu_957_p2);
assign tmp7_fu_982_p2 = (tmp_31_1_2_i_reg_1510 + grp_fu_944_p2);
assign tmp8_fu_1017_p2 = (tmp7_reg_1545 + tmp6_reg_1540);
assign tmp9_fu_987_p2 = (x_weight_reg_1500 + grp_fu_918_p2);
assign tmp_10_fu_717_p2 = (tmp_3_fu_706_p2 & tmp_7_reg_1348);
assign tmp_11_fu_775_p1 = $unsigned(ap_reg_ppstg_col_1_reg_409_pp0_it1);
assign tmp_12_fu_788_p1 = $unsigned(ap_reg_ppstg_col_1_reg_409_pp0_it1);
assign tmp_13_fu_738_p2 = ($signed(tmp_6_fu_440_p2) < $signed(col_assign_cast_fu_691_p1)? 1'b1: 1'b0);
assign tmp_14_fu_1135_p2 = (tmp_21_i_reg_1638 | sel_tmp1_i_reg_1644);
assign tmp_15_fu_759_p2 = (col_1_phi_fu_413_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_16_fu_466_p3 = tmp_fu_446_p2[ap_const_lv32_1F];
assign tmp_17_fu_482_p3 = tmp5_fu_456_p2[ap_const_lv32_1F];
assign tmp_17_i_fu_1083_p2 = ($signed(edge_weight_fu_1079_p2) < $signed(16'b11111111)? 1'b1: 1'b0);
assign tmp_18_fu_498_p1 = C_XR0C0[7:0];
assign tmp_19_fu_502_p1 = C_XR0C1[7:0];
assign tmp_1_fu_682_p2 = ($signed(tmp_s_fu_434_p2) < $signed(row_cast_fu_640_p1)? 1'b1: 1'b0);
assign tmp_20_fu_506_p1 = C_XR0C2[7:0];
assign tmp_20_i_fu_1107_p1 = $unsigned(edge_val_1_reg_1632);
assign tmp_21_fu_510_p1 = C_XR1C0[7:0];
assign tmp_21_i_fu_1110_p2 = ($signed(tmp_20_i_fu_1107_p1) > $signed(c_high_thesh)? 1'b1: 1'b0);
assign tmp_22_fu_514_p1 = C_XR1C1[7:0];
assign tmp_22_i_fu_1115_p2 = ($signed(tmp_20_i_fu_1107_p1) < $signed(c_low_thresh)? 1'b1: 1'b0);
assign tmp_23_fu_518_p1 = C_XR1C2[7:0];
assign tmp_24_fu_522_p1 = C_XR2C0[7:0];
assign tmp_25_fu_526_p1 = C_XR2C1[7:0];
assign tmp_26_fu_530_p1 = C_XR2C2[7:0];
assign tmp_27_fu_534_p1 = C_YR0C0[7:0];
assign tmp_27_i_fu_634_p2 = (c_invert == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_28_fu_538_p1 = C_YR0C1[7:0];
assign tmp_29_0_1_i_fu_915_p1 = $unsigned(ap_reg_ppstg_buff_C_val_0_1_2_reg_1419_pp0_it4);
assign tmp_29_0_2_i_fu_865_p1 = $unsigned(buff_C_val_0_1_fu_144);
assign tmp_29_1_1_i_fu_941_p1 = $unsigned(ap_reg_ppstg_buff_C_val_1_1_2_reg_1425_pp0_it4);
assign tmp_29_1_2_i_fu_879_p1 = $unsigned(buff_C_val_1_1_fu_152);
assign tmp_29_1_i_fu_928_p1 = $unsigned(buff_C_val_1_0_load_reg_1441);
assign tmp_29_2_1_i_fu_954_p1 = $unsigned(ap_reg_ppstg_buff_C_val_2_1_2_reg_1431_pp0_it4);
assign tmp_29_2_i_fu_893_p1 = $unsigned(buff_C_val_2_0_fu_160);
assign tmp_29_fu_542_p1 = C_YR0C2[7:0];
assign tmp_29_i_fu_851_p1 = $unsigned(buff_C_val_0_0_fu_140);
assign tmp_30_0_1_i_fu_574_p1 = $signed(tmp_19_fu_502_p1);
assign tmp_30_0_2_i_fu_582_p1 = $signed(tmp_20_fu_506_p1);
assign tmp_30_1_1_i_fu_598_p1 = $signed(tmp_22_fu_514_p1);
assign tmp_30_1_2_i_fu_606_p1 = $signed(tmp_23_fu_518_p1);
assign tmp_30_1_i_fu_590_p1 = $signed(tmp_21_fu_510_p1);
assign tmp_30_2_1_i_fu_622_p1 = $signed(tmp_25_fu_526_p1);
assign tmp_30_2_2_i_fu_630_p1 = $signed(tmp_26_fu_530_p1);
assign tmp_30_2_i_fu_614_p1 = $signed(tmp_24_fu_522_p1);
assign tmp_30_fu_546_p1 = C_YR1C0[7:0];
assign tmp_30_i_fu_566_p1 = $signed(tmp_18_fu_498_p1);
assign tmp_31_fu_550_p1 = C_YR1C1[7:0];
assign tmp_32_0_1_i_fu_578_p1 = $signed(tmp_28_fu_538_p1);
assign tmp_32_0_2_i_fu_586_p1 = $signed(tmp_29_fu_542_p1);
assign tmp_32_1_1_i_fu_602_p1 = $signed(tmp_31_fu_550_p1);
assign tmp_32_1_2_i_fu_610_p1 = $signed(tmp_32_fu_554_p1);
assign tmp_32_1_i_fu_594_p1 = $signed(tmp_30_fu_546_p1);
assign tmp_32_2_1_i_fu_626_p1 = $signed(tmp_34_fu_562_p1);
assign tmp_32_2_i_fu_618_p1 = $signed(tmp_33_fu_558_p1);
assign tmp_32_fu_554_p1 = C_YR1C2[7:0];
assign tmp_32_i_fu_570_p1 = $signed(tmp_27_fu_534_p1);
assign tmp_33_fu_558_p1 = C_YR2C0[7:0];
assign tmp_34_fu_562_p1 = C_YR2C1[7:0];
assign tmp_38_fu_1089_p1 = edge_weight_fu_1079_p2[7:0];
assign tmp_3_fu_706_p2 = ($signed(col_assign_cast_fu_691_p1) < $signed(cols)? 1'b1: 1'b0);
assign tmp_4_fu_452_p1 = tmp_fu_446_p2[30:0];
assign tmp_5_fu_462_p1 = tmp5_fu_456_p2[30:0];
assign tmp_6_fu_440_p2 = (cols + ap_const_lv32_FFFFFFFF);
assign tmp_7_fu_655_p2 = ($signed(row_cast_fu_640_p1) < $signed(rows)? 1'b1: 1'b0);
assign tmp_8_fu_711_p1 = $unsigned(col_1_phi_fu_413_p4);
assign tmp_9_fu_676_p2 = (row_reg_398 != ap_const_lv31_0? 1'b1: 1'b0);
assign tmp_fu_446_p2 = (cols + ap_const_lv32_1);
assign tmp_s_fu_434_p2 = (rows + ap_const_lv32_FFFFFFFF);
assign tr1_fu_660_p4 = {{row_reg_398[ap_const_lv32_1E : ap_const_lv32_1]}};
assign tr_fu_722_p4 = {{col_1_phi_fu_413_p4[ap_const_lv32_A : ap_const_lv32_1]}};
assign x_weight_1_fu_1033_p2 = (tmp12_reg_1585 + tmp8_reg_1580);
assign y_weight_1_fu_1037_p2 = (tmp19_reg_1595 + tmp15_reg_1590);
always @ (posedge ap_clk)
begin
    tmp_8_reg_1381[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it14[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it2[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it3[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it4[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it5[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it6[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it7[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it8[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it9[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it10[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it11[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it12[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_val_0_reg_421pp0_it13[7:1] <= 7'b0000000;
end



endmodule //sobel_filter_core

