Project Information e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 09/18/2009 07:12:27

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

full_ictr
      EPM9320RC208-15      37       33       0      58      29          18 %

User Pins:                 37       33       0  



Project Information e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt

** FILE HIERARCHY **



|rg_3:17|
|rg_3:17|rg-i:10|
|rg_3:17|rg-i:10|out_not_out:28|
|rg_3:17|rg-i:12|
|rg_3:17|rg-i:12|out_not_out:28|
|rg_3:17|rg-i:11|
|rg_3:17|rg-i:11|out_not_out:28|
|sm_3:19|
|sm_3:19|sm-i:9|
|sm_3:19|sm-i:9|out_not_out:25|
|sm_3:19|sm-i:9|out_not_out:27|
|sm_3:19|sm-i:9|out_not_out:26|
|sm_3:19|sm-i:20|
|sm_3:19|sm-i:20|out_not_out:25|
|sm_3:19|sm-i:20|out_not_out:27|
|sm_3:19|sm-i:20|out_not_out:26|
|sm_3:19|sm-i:19|
|sm_3:19|sm-i:19|out_not_out:25|
|sm_3:19|sm-i:19|out_not_out:27|
|sm_3:19|sm-i:19|out_not_out:26|
|ctr_29:20|
|ctr_29:20|ctr-i:106|
|ctr_29:20|ctr-i:106|out_not_out:26|
|ctr_29:20|ctr-i:106|out_not_out:28|
|ctr_29:20|ctr-i:106|out_not_out:27|
|ctr_29:20|ctr-i:113|
|ctr_29:20|ctr-i:113|out_not_out:26|
|ctr_29:20|ctr-i:113|out_not_out:28|
|ctr_29:20|ctr-i:113|out_not_out:27|
|ctr_29:20|ctr-i:114|
|ctr_29:20|ctr-i:114|out_not_out:26|
|ctr_29:20|ctr-i:114|out_not_out:28|
|ctr_29:20|ctr-i:114|out_not_out:27|
|ctr_29:20|ctr-i:115|
|ctr_29:20|ctr-i:115|out_not_out:26|
|ctr_29:20|ctr-i:115|out_not_out:28|
|ctr_29:20|ctr-i:115|out_not_out:27|
|ctr_29:20|ctr-i:116|
|ctr_29:20|ctr-i:116|out_not_out:26|
|ctr_29:20|ctr-i:116|out_not_out:28|
|ctr_29:20|ctr-i:116|out_not_out:27|
|ctr_29:20|ctr-i:107|
|ctr_29:20|ctr-i:107|out_not_out:26|
|ctr_29:20|ctr-i:107|out_not_out:28|
|ctr_29:20|ctr-i:107|out_not_out:27|
|ctr_29:20|ctr-i:108|
|ctr_29:20|ctr-i:108|out_not_out:26|
|ctr_29:20|ctr-i:108|out_not_out:28|
|ctr_29:20|ctr-i:108|out_not_out:27|
|ctr_29:20|ctr-i:109|
|ctr_29:20|ctr-i:109|out_not_out:26|
|ctr_29:20|ctr-i:109|out_not_out:28|
|ctr_29:20|ctr-i:109|out_not_out:27|
|ctr_29:20|ctr-i:110|
|ctr_29:20|ctr-i:110|out_not_out:26|
|ctr_29:20|ctr-i:110|out_not_out:28|
|ctr_29:20|ctr-i:110|out_not_out:27|
|ctr_29:20|ctr-i:111|
|ctr_29:20|ctr-i:111|out_not_out:26|
|ctr_29:20|ctr-i:111|out_not_out:28|
|ctr_29:20|ctr-i:111|out_not_out:27|
|ctr_29:20|ctr-i:102|
|ctr_29:20|ctr-i:102|out_not_out:26|
|ctr_29:20|ctr-i:102|out_not_out:28|
|ctr_29:20|ctr-i:102|out_not_out:27|
|ctr_29:20|ctr-i:103|
|ctr_29:20|ctr-i:103|out_not_out:26|
|ctr_29:20|ctr-i:103|out_not_out:28|
|ctr_29:20|ctr-i:103|out_not_out:27|
|ctr_29:20|ctr-i:104|
|ctr_29:20|ctr-i:104|out_not_out:26|
|ctr_29:20|ctr-i:104|out_not_out:28|
|ctr_29:20|ctr-i:104|out_not_out:27|
|ctr_29:20|ctr-i:105|
|ctr_29:20|ctr-i:105|out_not_out:26|
|ctr_29:20|ctr-i:105|out_not_out:28|
|ctr_29:20|ctr-i:105|out_not_out:27|
|ctr_29:20|ctr-i:91|
|ctr_29:20|ctr-i:91|out_not_out:26|
|ctr_29:20|ctr-i:91|out_not_out:28|
|ctr_29:20|ctr-i:91|out_not_out:27|
|ctr_29:20|ctr-i:90|
|ctr_29:20|ctr-i:90|out_not_out:26|
|ctr_29:20|ctr-i:90|out_not_out:28|
|ctr_29:20|ctr-i:90|out_not_out:27|
|ctr_29:20|ctr-i:89|
|ctr_29:20|ctr-i:89|out_not_out:26|
|ctr_29:20|ctr-i:89|out_not_out:28|
|ctr_29:20|ctr-i:89|out_not_out:27|
|ctr_29:20|ctr-i:88|
|ctr_29:20|ctr-i:88|out_not_out:26|
|ctr_29:20|ctr-i:88|out_not_out:28|
|ctr_29:20|ctr-i:88|out_not_out:27|
|ctr_29:20|ctr-i:87|
|ctr_29:20|ctr-i:87|out_not_out:26|
|ctr_29:20|ctr-i:87|out_not_out:28|
|ctr_29:20|ctr-i:87|out_not_out:27|
|ctr_29:20|ctr-i:77|
|ctr_29:20|ctr-i:77|out_not_out:26|
|ctr_29:20|ctr-i:77|out_not_out:28|
|ctr_29:20|ctr-i:77|out_not_out:27|
|ctr_29:20|ctr-i:78|
|ctr_29:20|ctr-i:78|out_not_out:26|
|ctr_29:20|ctr-i:78|out_not_out:28|
|ctr_29:20|ctr-i:78|out_not_out:27|
|ctr_29:20|ctr-i:79|
|ctr_29:20|ctr-i:79|out_not_out:26|
|ctr_29:20|ctr-i:79|out_not_out:28|
|ctr_29:20|ctr-i:79|out_not_out:27|
|ctr_29:20|ctr-i:80|
|ctr_29:20|ctr-i:80|out_not_out:26|
|ctr_29:20|ctr-i:80|out_not_out:28|
|ctr_29:20|ctr-i:80|out_not_out:27|
|ctr_29:20|ctr-i:81|
|ctr_29:20|ctr-i:81|out_not_out:26|
|ctr_29:20|ctr-i:81|out_not_out:28|
|ctr_29:20|ctr-i:81|out_not_out:27|
|ctr_29:20|ctr-i:76|
|ctr_29:20|ctr-i:76|out_not_out:26|
|ctr_29:20|ctr-i:76|out_not_out:28|
|ctr_29:20|ctr-i:76|out_not_out:27|
|ctr_29:20|ctr-i:73|
|ctr_29:20|ctr-i:73|out_not_out:26|
|ctr_29:20|ctr-i:73|out_not_out:28|
|ctr_29:20|ctr-i:73|out_not_out:27|
|ctr_29:20|ctr-i:74|
|ctr_29:20|ctr-i:74|out_not_out:26|
|ctr_29:20|ctr-i:74|out_not_out:28|
|ctr_29:20|ctr-i:74|out_not_out:27|
|ctr_29:20|ctr-i:72|
|ctr_29:20|ctr-i:72|out_not_out:26|
|ctr_29:20|ctr-i:72|out_not_out:28|
|ctr_29:20|ctr-i:72|out_not_out:27|
|ctr_29:20|ctr-i:71|
|ctr_29:20|ctr-i:71|out_not_out:26|
|ctr_29:20|ctr-i:71|out_not_out:28|
|ctr_29:20|ctr-i:71|out_not_out:27|


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt
full_ictr

***** Logic for device 'full_ictr' compiled without errors.




Device: EPM9320RC208-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R R       R R R R R R R       o R R R   R       R     R   R R R   R       R   R R R R R     R R          
              E E       E E E E E E E       v E E E   E       E     E   E E E   E       E   E E E E E     E E          
              S S       S S S S S S S       e S S S   S       S     S   S S S   S       S   S S S S S     S S          
              E E       E E E E E E E   V   r E E E   E       E     E   E E E V E       E   E E E E E     E E   V      
              R R       R R R R R R R   C   f R R R   R       R     R   R R R C R       R   R R R R R     R R   C      
              V V G Q Q V V V V V V V Q C Q l V V V G V Q Q Q V   C V Q V V V C V Q Q Q V G V V V V V Q Q V V Q C Q Q  
              E E N 2 2 E E E E E E E 2 I 3 o E E E N E 0 0 0 E F L E 0 E E E I E 1 2 1 E N E E E E E 1 1 E E 1 I 0 0  
              D D D 5 6 D D D D D D D 8 O 0 w D D D D D 0 2 1 D 2 K D 6 D D D O D 5 1 7 D D D D D D D 0 2 D D 1 O 4 3  
            ----------------------------------------------------------------------------------------------------------_ 
           / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
          /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
RESERVED |  1                                                                                                         156 | Q08 
RESERVED |  2                                                                                                         155 | D23 
RESERVED |  3                                                                                                         154 | D03 
     D09 |  4                                                                                                         153 | F3 
   VCCIO |  5                                                                                                         152 | GND 
    N.C. |  6                                                                                                         151 | N.C. 
    N.C. |  7                                                                                                         150 | N.C. 
    N.C. |  8                                                                                                         149 | N.C. 
    N.C. |  9                                                                                                         148 | VCCINT 
  VCCINT | 10                                                                                                         147 | N.C. 
    N.C. | 11                                                                                                         146 | N.C. 
    N.C. | 12                                                                                                         145 | N.C. 
    N.C. | 13                                                                                                         144 | N.C. 
     GND | 14                                                                                                         143 | GND 
    N.C. | 15                                                                                                         142 | N.C. 
    N.C. | 16                                                                                                         141 | N.C. 
    N.C. | 17                                                                                                         140 | N.C. 
    N.C. | 18                                                                                                         139 | VCCINT 
  VCCINT | 19                                                                                                         138 | VCCIO 
     GND | 20                                                                                                         137 | D20 
     D19 | 21                                                                                                         136 | D22 
     D21 | 22                                                                                                         135 | D16 
     D17 | 23                                                                                                         134 | D15 
     GND | 24                                                                                                         133 | GND 
   VCCIO | 25                                                                                                         132 | GND 
     D05 | 26                                                                                                         131 | D08 
     D14 | 27                                             EPM9320RC208-15                                             130 | D13 
     D12 | 28                                                                                                         129 | D11 
     D10 | 29                                                                                                         128 | VCCINT 
  VCCINT | 30                                                                                                         127 | VCCIO 
     GND | 31                                                                                                         126 | D26 
     D25 | 32                                                                                                         125 | D28 
     D27 | 33                                                                                                         124 | D30 
     D29 | 34                                                                                                         123 | D31 
     GND | 35                                                                                                         122 | GND 
   VCCIO | 36                                                                                                         121 | GND 
      F0 | 37                                                                                                         120 | F1 
     D00 | 38                                                                                                         119 | D01 
     D02 | 39                                                                                                         118 | GND 
     D06 | 40                                                                                                         117 | D07 
     GND | 41                                                                                                         116 | GND 
     GND | 42                                                                                                         115 | GND 
     GND | 43                                                                                                         114 | GND 
     GND | 44                                                                                                         113 | GND 
  VCCINT | 45                                                                                                         112 | VCCINT 
     GND | 46                                                                                                         111 | VCCIO 
     GND | 47                                                                                                         110 | GND 
    ^VPP | 48                                                                                                         109 | N.C. 
    #TMS | 49                                                                                                         108 | #TDO 
RESERVED | 50                                                                                                         107 | D04 
     Q24 | 51                                                                                                         106 | D24 
RESERVED | 52                                                                                                         105 | D18 
         |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
          \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
           \----------------------------------------------------------------------------------------------------------- 
              R R V R R R R Q R R R R Q G Q R R R Q V R R R Q R # # R R R R Q G Q Q Q R R V R Q R R Q R Q R R R G Q Q  
              E E C E E E E 2 E E E E 2 N 3 E E E 2 C E E E 2 E T T E E E E 0 N 1 1 1 E E C E 1 E E 2 E 0 E E E N 1 0  
              S S C S S S S 3 S S S S 9 D 1 S S S 7 C S S S 0 S C D S S S S 7 D 8 9 6 S S C S 4 S S 2 S 9 S S S D 3 5  
              E E I E E E E   E E E E       E E E   I E E E   E K I E E E E           E E I E   E E   E   E E E        
              R R O R R R R   R R R R       R R R   O R R R   R     R R R R           R R O R   R R   R   R R R        
              V V   V V V V   V V V V       V V V     V V V   V     V V V V           V V   V   V V   V   V V V        
              E E   E E E E   E E E E       E E E     E E E   E     E E E E           E E   E   E E   E   E E E        
              D D   D D D D   D D D D       D D D     D D D   D     D D D D           D D   D   D D   D   D D D        


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt
full_ictr

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A3      10/16( 62%)   7/16( 43%)   0/16(  0%)    0/2    0/2      12/33( 36%)    3/16( 18%)  
B3       1/16(  6%)   1/16(  6%)   1/16(  6%)    0/2    0/2       2/33(  6%)    0/16(  0%)  
B4       8/16( 50%)   6/16( 37%)   0/16(  0%)    0/2    0/2      33/33(100%)   13/16( 81%)  
B5       7/16( 43%)   4/16( 25%)   4/16( 25%)    0/2    0/2      28/33( 84%)    4/16( 25%)  
C1      16/16(100%)  10/16( 62%)   0/16(  0%)    0/2    0/2      17/33( 51%)    9/16( 56%)  
D2      16/16(100%)   9/16( 56%)   0/16(  0%)    0/2    0/2      25/33( 75%)    0/16(  0%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            66/128    ( 51%)
Total logic cells used:                         58/320    ( 18%)
Total shareable expanders used:                 27/320    (  8%)
Total Turbo logic cells used:                   58/320    ( 18%)
Total shareable expanders not available (n/a):   2/320    (  0%)
Average fan-in:                                  12.27
Total fan-in:                                   712

Total input pins required:                      37
Total input I/O cell registers required:         0
Total output pins required:                     33
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                     58
Total flipflops required:                       32
Total product terms required:                  201
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          27
Total packed registers required:                 0

Synthesized logic cells:                        24/ 320   (  7%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0  10   0   0     10
 B:      0   0   1   8   7     16
 C:     16   0   0   0   0     16
 D:      0  16   0   0   0     16

Total:  16  16  11   8   7     58



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt
full_ictr

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 182      -    -    --      INPUT  G            0      0   0    0    0    0    0  CLK
  38      -    A    --      INPUT               0      0   0    0    0    0    1  D00
 119      -    A    --      INPUT               0      0   0    0    0    0    1  D01
  39      -    A    --      INPUT               0      0   0    0    0    0    1  D02
 154      -    -    01      INPUT               0      0   0    0    0    0    1  D03
 107      -    -    01      INPUT               0      0   0    0    0    0    1  D04
  26      -    C    --      INPUT               0      0   0    0    0    0    1  D05
  40      -    A    --      INPUT               0      0   0    0    0    0    1  D06
 117      -    A    --      INPUT               0      0   0    0    0    0    1  D07
 131      -    C    --      INPUT               0      0   0    0    0    0    1  D08
   4      -    -    --      INPUT               0      0   0    0    0    0    1  D09
  29      -    C    --      INPUT               0      0   0    0    0    0    1  D10
 129      -    C    --      INPUT               0      0   0    0    0    0    1  D11
  28      -    C    --      INPUT               0      0   0    0    0    0    1  D12
 130      -    C    --      INPUT               0      0   0    0    0    0    1  D13
  27      -    C    --      INPUT               0      0   0    0    0    0    1  D14
 134      -    D    --      INPUT               0      0   0    0    0    0    1  D15
 135      -    D    --      INPUT               0      0   0    0    0    0    1  D16
  23      -    D    --      INPUT               0      0   0    0    0    0    1  D17
 105      -    -    01      INPUT               0      0   0    0    0    0    1  D18
  21      -    D    --      INPUT               0      0   0    0    0    0    1  D19
 137      -    D    --      INPUT               0      0   0    0    0    0    1  D20
  22      -    D    --      INPUT               0      0   0    0    0    0    1  D21
 136      -    D    --      INPUT               0      0   0    0    0    0    1  D22
 155      -    -    01      INPUT               0      0   0    0    0    0    1  D23
 106      -    -    01      INPUT               0      0   0    0    0    0    1  D24
  32      -    B    --      INPUT               0      0   0    0    0    0    1  D25
 126      -    B    --      INPUT               0      0   0    0    0    0    1  D26
  33      -    B    --      INPUT               0      0   0    0    0    0    1  D27
 125      -    B    --      INPUT               0      0   0    0    0    0    1  D28
  34      -    B    --      INPUT               0      0   0    0    0    0    1  D29
 124      -    B    --      INPUT               0      0   0    0    0    0    1  D30
 123      -    B    --      INPUT               0      0   0    0    0    0    1  D31
  37      -    A    --      INPUT               0      0   0    0    0    0    3  F0
 120      -    A    --      INPUT               0      0   0    0    0    0    3  F1
 183      -    -    --      INPUT               0      0   0    0    0    0   31  F2
 153      -    -    --      INPUT               0      0   0    0    0    0   32  F3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt
full_ictr

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 193      -    -    04     OUTPUT               0      0   0    0    1    0    0  overflow
 187      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q00
 185      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q01
 186      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q02
 157      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q03
 158      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q04
 104      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q05
 180      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q06
  84      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q07
 156      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q08
  98      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q09
 164      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q10
 160      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q11
 163      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q12
 103      -    -    01     OUTPUT               0      0   0    0    1    0    0  Q13
  93      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q14
 174      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q15
  88      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q16
 172      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q17
  86      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q18
  87      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q19
  76      -    -    03     OUTPUT               0      0   0    0    1    0    0  Q20
 173      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q21
  96      -    -    02     OUTPUT               0      0   0    0    1    0    0  Q22
  60      -    -    05     OUTPUT               0      0   0    0    1    0    0  Q23
  51      -    -    05     OUTPUT               0      0   0    0    1    0    0  Q24
 205      -    -    05     OUTPUT               0      0   0    0    1    0    0  Q25
 204      -    -    05     OUTPUT               0      0   0    0    1    0    0  Q26
  71      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q27
 196      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q28
  65      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q29
 194      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q30
  67      -    -    04     OUTPUT               0      0   0    0    1    0    0  Q31


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt
full_ictr

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      4    C    01       DFFE   +  t        3      0   0    3    2    1   29  |ctr_29:20|ctr-i:71|Qi (|ctr_29:20|ctr-i:71|:31)
   -      3    C    01       DFFE   +  t        4      2   0    3    3    1   28  |ctr_29:20|ctr-i:72|Qi (|ctr_29:20|ctr-i:72|:31)
   -     10    A    03       SOFT    s t        0      0   0    3    5    0    1  |ctr_29:20|ctr-i:73|~30~1
   -      3    A    03       TFFE   +  t        0      0   0    0    2    1   27  |ctr_29:20|ctr-i:73|Qi (|ctr_29:20|ctr-i:73|:31)
   -      1    C    01       TFFE   +  t        4      2   0    3    4    1   27  |ctr_29:20|ctr-i:74|Qi (|ctr_29:20|ctr-i:74|:31)
   -      9    A    03       SOFT    s t        0      0   0    3    6    0    1  |ctr_29:20|ctr-i:76|~30~1
   -      1    A    03       TFFE   +  t        0      0   0    0    2    1   26  |ctr_29:20|ctr-i:76|Qi (|ctr_29:20|ctr-i:76|:31)
   -     16    C    01       SOFT    s t        0      0   0    3   11    0    1  |ctr_29:20|ctr-i:77|~30~1
   -     12    C    01       TFFE   +  t        0      0   0    0    2    1   21  |ctr_29:20|ctr-i:77|Qi (|ctr_29:20|ctr-i:77|:31)
   -     14    C    01       SOFT    s t        0      0   0    3   10    0    1  |ctr_29:20|ctr-i:78|~30~1
   -     11    C    01       TFFE   +  t        0      0   0    0    2    1   22  |ctr_29:20|ctr-i:78|Qi (|ctr_29:20|ctr-i:78|:31)
   -      6    C    01       SOFT    s t        0      0   0    3    9    0    1  |ctr_29:20|ctr-i:79|~30~1
   -     15    C    01       TFFE   +  t        0      0   0    0    2    1   23  |ctr_29:20|ctr-i:79|Qi (|ctr_29:20|ctr-i:79|:31)
   -      7    C    01       SOFT    s t        0      0   0    3    8    0    1  |ctr_29:20|ctr-i:80|~30~1
   -     13    C    01       TFFE   +  t        0      0   0    0    2    1   24  |ctr_29:20|ctr-i:80|Qi (|ctr_29:20|ctr-i:80|:31)
   -      9    C    01       SOFT    s t        0      0   0    3    7    0    1  |ctr_29:20|ctr-i:81|~30~1
   -      5    C    01       TFFE   +  t        0      0   0    0    2    1   25  |ctr_29:20|ctr-i:81|Qi (|ctr_29:20|ctr-i:81|:31)
   -      6    D    02       SOFT    s t        0      0   0    3   16    0    1  |ctr_29:20|ctr-i:87|~30~1
   -      8    D    02       TFFE   +  t        0      0   0    0    2    1   16  |ctr_29:20|ctr-i:87|Qi (|ctr_29:20|ctr-i:87|:31)
   -     15    D    02       SOFT    s t        0      0   0    3   15    0    1  |ctr_29:20|ctr-i:88|~30~1
   -      9    D    02       TFFE   +  t        0      0   0    0    2    1   17  |ctr_29:20|ctr-i:88|Qi (|ctr_29:20|ctr-i:88|:31)
   -     16    D    02       SOFT    s t        0      0   0    3   14    0    1  |ctr_29:20|ctr-i:89|~30~1
   -     12    D    02       TFFE   +  t        0      0   0    0    2    1   18  |ctr_29:20|ctr-i:89|Qi (|ctr_29:20|ctr-i:89|:31)
   -      2    C    01       SOFT    s t        0      0   0    3   13    0    1  |ctr_29:20|ctr-i:90|~30~1
   -      7    D    02       TFFE   +  t        0      0   0    0    2    1   19  |ctr_29:20|ctr-i:90|Qi (|ctr_29:20|ctr-i:90|:31)
   -     10    C    01       SOFT    s t        0      0   0    3   12    0    1  |ctr_29:20|ctr-i:91|~30~1
   -      8    C    01       TFFE   +  t        0      0   0    0    2    1   20  |ctr_29:20|ctr-i:91|Qi (|ctr_29:20|ctr-i:91|:31)
   -     14    D    02       SOFT    s t        0      0   0    3   21    0    1  |ctr_29:20|ctr-i:102|~30~1
   -      1    D    02       TFFE   +  t        0      0   0    0    2    1   11  |ctr_29:20|ctr-i:102|Qi (|ctr_29:20|ctr-i:102|:31)
   -      5    D    02       SOFT    s t        0      0   0    3   20    0    1  |ctr_29:20|ctr-i:103|~30~1
   -     10    D    02       TFFE   +  t        0      0   0    0    2    1   12  |ctr_29:20|ctr-i:103|Qi (|ctr_29:20|ctr-i:103|:31)
   -      2    D    02       SOFT    s t        0      0   0    3   19    0    1  |ctr_29:20|ctr-i:104|~30~1
   -      7    B    03       TFFE   +  t        0      0   0    0    2    1   13  |ctr_29:20|ctr-i:104|Qi (|ctr_29:20|ctr-i:104|:31)
   -      4    D    02       SOFT    s t        0      0   0    3   18    0    1  |ctr_29:20|ctr-i:105|~30~1
   -     11    D    02       TFFE   +  t        0      0   0    0    2    1   14  |ctr_29:20|ctr-i:105|Qi (|ctr_29:20|ctr-i:105|:31)
   -      3    D    02       SOFT    s t        0      0   0    3   17    0    1  |ctr_29:20|ctr-i:106|~30~1
   -     13    D    02       TFFE   +  t        0      0   0    0    2    1   15  |ctr_29:20|ctr-i:106|Qi (|ctr_29:20|ctr-i:106|:31)
   -      1    B    04       TFFE   +  t        4      0   0    3   26    1    5  |ctr_29:20|ctr-i:107|Qi (|ctr_29:20|ctr-i:107|:31)
   -      3    B    05       TFFE   +  t        4      0   0    3   25    1    6  |ctr_29:20|ctr-i:108|Qi (|ctr_29:20|ctr-i:108|:31)
   -      5    B    05       SOFT    s t        0      0   0    3   24    0    1  |ctr_29:20|ctr-i:109|~30~1
   -     10    B    05       TFFE   +  t        0      0   0    0    2    1    8  |ctr_29:20|ctr-i:109|Qi (|ctr_29:20|ctr-i:109|:31)
   -      4    B    05       SOFT    s t        0      0   0    3   23    0    1  |ctr_29:20|ctr-i:110|~30~1
   -     12    B    05       TFFE   +  t        0      0   0    0    2    1    9  |ctr_29:20|ctr-i:110|Qi (|ctr_29:20|ctr-i:110|:31)
   -      2    B    05       SOFT    s t        0      0   0    3   22    0    1  |ctr_29:20|ctr-i:111|~30~1
   -      1    B    05       TFFE   +  t        0      0   0    0    2    1   10  |ctr_29:20|ctr-i:111|Qi (|ctr_29:20|ctr-i:111|:31)
   -      2    B    04        OR2      t        0      0   0    1   30    1    0  |ctr_29:20|ctr-i:113|ciplus1 (|ctr_29:20|ctr-i:113|:6)
   -      5    A    03        OR2      t !      1      0   0    3    0    0   32  |ctr_29:20|ctr-i:113|:7
   -      8    B    04        OR2    s t        0      0   0    3   30    0    1  |ctr_29:20|ctr-i:113|~30~1
   -      3    B    04       TFFE   +  t        0      0   0    0    2    1    2  |ctr_29:20|ctr-i:113|Qi (|ctr_29:20|ctr-i:113|:31)
   -      7    B    04        OR2    s t        0      0   0    3   29    0    1  |ctr_29:20|ctr-i:114|~30~1
   -      4    B    04       TFFE   +  t        0      0   0    0    2    1    3  |ctr_29:20|ctr-i:114|Qi (|ctr_29:20|ctr-i:114|:31)
   -      5    B    04       DFFE   +  t        5      0   0    3   28    1    3  |ctr_29:20|ctr-i:115|Qi (|ctr_29:20|ctr-i:115|:31)
   -      6    B    04       TFFE   +  t        4      0   0    3   27    1    4  |ctr_29:20|ctr-i:116|Qi (|ctr_29:20|ctr-i:116|:31)
   -      7    A    03       DFFE   +  t        0      0   0    2    1    1    2  |rg_3:17|rg-i:10|RGi (|rg_3:17|rg-i:10|:10)
   -      2    A    03       DFFE   +  t        0      0   0    2    1    1    2  |rg_3:17|rg-i:11|RGi (|rg_3:17|rg-i:11|:10)
   -      4    A    03       DFFE   +  t        0      0   0    2    1    1    1  |rg_3:17|rg-i:12|RGi (|rg_3:17|rg-i:12|:10)
   -      8    A    03        OR2    s t        1      0   1    2    2    0    1  |sm_3:19|sm-i:20|q_i_1~1 (|sm_3:19|sm-i:20|~22~1)
   -      6    A    03        XOR    s t        1      0   1    2    4    0   30  |sm_3:19|sm-i:20|q_i_1~2 (|sm_3:19|sm-i:20|~22~2)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt
full_ictr

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      12/ 96( 12%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
B:      38/ 96( 39%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
C:      17/ 96( 17%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
D:      25/ 96( 26%)    7/16( 43%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     15/48( 31%)     5/20( 25%)      9/20( 45%)       0/20(  0%)
02:      9/48( 18%)     0/20(  0%)      8/20( 40%)       0/20(  0%)
03:      8/48( 16%)     0/20(  0%)      6/20( 30%)       0/20(  0%)
04:      6/48( 12%)     0/20(  0%)      6/20( 30%)       0/20(  0%)
05:      4/48(  8%)     0/20(  0%)      4/20( 20%)       0/20(  0%)


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt
full_ictr

** EQUATIONS **

CLK      : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
D28      : INPUT;
D29      : INPUT;
D30      : INPUT;
D31      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;

-- Node name is 'overflow' 
-- Equation name is 'overflow', type is output 
overflow =  _LC2_B4;

-- Node name is 'Q00' 
-- Equation name is 'Q00', type is output 
Q00      =  _LC7_A3;

-- Node name is 'Q01' 
-- Equation name is 'Q01', type is output 
Q01      =  _LC2_A3;

-- Node name is 'Q02' 
-- Equation name is 'Q02', type is output 
Q02      =  _LC4_A3;

-- Node name is 'Q03' 
-- Equation name is 'Q03', type is output 
Q03      =  _LC4_C1;

-- Node name is 'Q04' 
-- Equation name is 'Q04', type is output 
Q04      =  _LC3_C1;

-- Node name is 'Q05' 
-- Equation name is 'Q05', type is output 
Q05      =  _LC1_C1;

-- Node name is 'Q06' 
-- Equation name is 'Q06', type is output 
Q06      =  _LC3_A3;

-- Node name is 'Q07' 
-- Equation name is 'Q07', type is output 
Q07      =  _LC1_A3;

-- Node name is 'Q08' 
-- Equation name is 'Q08', type is output 
Q08      =  _LC5_C1;

-- Node name is 'Q09' 
-- Equation name is 'Q09', type is output 
Q09      =  _LC13_C1;

-- Node name is 'Q10' 
-- Equation name is 'Q10', type is output 
Q10      =  _LC15_C1;

-- Node name is 'Q11' 
-- Equation name is 'Q11', type is output 
Q11      =  _LC11_C1;

-- Node name is 'Q12' 
-- Equation name is 'Q12', type is output 
Q12      =  _LC12_C1;

-- Node name is 'Q13' 
-- Equation name is 'Q13', type is output 
Q13      =  _LC8_C1;

-- Node name is 'Q14' 
-- Equation name is 'Q14', type is output 
Q14      =  _LC7_D2;

-- Node name is 'Q15' 
-- Equation name is 'Q15', type is output 
Q15      =  _LC12_D2;

-- Node name is 'Q16' 
-- Equation name is 'Q16', type is output 
Q16      =  _LC9_D2;

-- Node name is 'Q17' 
-- Equation name is 'Q17', type is output 
Q17      =  _LC8_D2;

-- Node name is 'Q18' 
-- Equation name is 'Q18', type is output 
Q18      =  _LC13_D2;

-- Node name is 'Q19' 
-- Equation name is 'Q19', type is output 
Q19      =  _LC11_D2;

-- Node name is 'Q20' 
-- Equation name is 'Q20', type is output 
Q20      =  _LC7_B3;

-- Node name is 'Q21' 
-- Equation name is 'Q21', type is output 
Q21      =  _LC10_D2;

-- Node name is 'Q22' 
-- Equation name is 'Q22', type is output 
Q22      =  _LC1_D2;

-- Node name is 'Q23' 
-- Equation name is 'Q23', type is output 
Q23      =  _LC1_B5;

-- Node name is 'Q24' 
-- Equation name is 'Q24', type is output 
Q24      =  _LC12_B5;

-- Node name is 'Q25' 
-- Equation name is 'Q25', type is output 
Q25      =  _LC10_B5;

-- Node name is 'Q26' 
-- Equation name is 'Q26', type is output 
Q26      =  _LC3_B5;

-- Node name is 'Q27' 
-- Equation name is 'Q27', type is output 
Q27      =  _LC1_B4;

-- Node name is 'Q28' 
-- Equation name is 'Q28', type is output 
Q28      =  _LC6_B4;

-- Node name is 'Q29' 
-- Equation name is 'Q29', type is output 
Q29      =  _LC5_B4;

-- Node name is 'Q30' 
-- Equation name is 'Q30', type is output 
Q30      =  _LC4_B4;

-- Node name is 'Q31' 
-- Equation name is 'Q31', type is output 
Q31      =  _LC3_B4;

-- Node name is '|ctr_29:20|ctr-i:71|:31' = '|ctr_29:20|ctr-i:71|Qi' 
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = DFFE( _EQ001 $  _EQ002, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ001 =  F2 & !F3 & !_LC4_C1 &  _LC6_A3 &  _X001 &  _X002 &  _X003
         # !D03 &  F3 &  _X001 &  _X002 &  _X003;
  _X001  = EXP(!F2 & !F3 &  _LC4_C1 &  _LC6_A3);
  _X002  = EXP( F2 & !F3 &  _LC4_C1 & !_LC6_A3);
  _X003  = EXP(!F2 & !F3 & !_LC4_C1 & !_LC6_A3);
  _EQ002 =  _X001 &  _X002 &  _X003;
  _X001  = EXP(!F2 & !F3 &  _LC4_C1 &  _LC6_A3);
  _X002  = EXP( F2 & !F3 &  _LC4_C1 & !_LC6_A3);
  _X003  = EXP(!F2 & !F3 & !_LC4_C1 & !_LC6_A3);

-- Node name is '|ctr_29:20|ctr-i:72|:31' = '|ctr_29:20|ctr-i:72|Qi' 
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = DFFE( _EQ003 $  _EQ004, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ003 = !F3 & !_LC3_C1 & !_LC4_C1 &  _X004 &  _X005 &  _X006 &  _X007
         # !D04 &  F3 &  _X004 &  _X005 &  _X006 &  _X007;
  _X004  = EXP(!F2 & !F3 &  _LC3_C1 &  _LC4_C1 &  _LC6_A3);
  _X005  = EXP( F2 & !F3 &  _LC3_C1 &  _LC4_C1 & !_LC6_A3);
  _X006  = EXP( F2 & !F3 & !_LC3_C1 &  _LC6_A3);
  _X007  = EXP(!F2 & !F3 & !_LC3_C1 & !_LC6_A3);
  _EQ004 =  _X004 &  _X005 &  _X006 &  _X007;
  _X004  = EXP(!F2 & !F3 &  _LC3_C1 &  _LC4_C1 &  _LC6_A3);
  _X005  = EXP( F2 & !F3 &  _LC3_C1 &  _LC4_C1 & !_LC6_A3);
  _X006  = EXP( F2 & !F3 & !_LC3_C1 &  _LC6_A3);
  _X007  = EXP(!F2 & !F3 & !_LC3_C1 & !_LC6_A3);

-- Node name is '|ctr_29:20|ctr-i:73|:31' = '|ctr_29:20|ctr-i:73|Qi' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = TFFE( _LC10_A3, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:73|~30~1' 
-- Equation name is '_LC10_A3', type is buried 
-- synthesized logic cell 
_LC10_A3 = LCELL( _EQ005 $  GND);
  _EQ005 =  D06 &  F3 & !_LC3_A3
         #  F2 & !F3 &  _LC1_C1 &  _LC3_C1 &  _LC4_C1 & !_LC6_A3
         # !F2 & !F3 &  _LC1_C1 &  _LC3_C1 &  _LC4_C1 &  _LC6_A3
         # !D06 &  F3 &  _LC3_A3;

-- Node name is '|ctr_29:20|ctr-i:74|:31' = '|ctr_29:20|ctr-i:74|Qi' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = TFFE(!_EQ006, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ006 =  _X004 &  _X005 &  _X008 &  _X009;
  _X004  = EXP(!F2 & !F3 &  _LC3_C1 &  _LC4_C1 &  _LC6_A3);
  _X005  = EXP( F2 & !F3 &  _LC3_C1 &  _LC4_C1 & !_LC6_A3);
  _X008  = EXP(!D05 &  F3 &  _LC1_C1);
  _X009  = EXP( D05 &  F3 & !_LC1_C1);

-- Node name is '|ctr_29:20|ctr-i:76|:31' = '|ctr_29:20|ctr-i:76|Qi' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = TFFE( _LC9_A3, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:76|~30~1' 
-- Equation name is '_LC9_A3', type is buried 
-- synthesized logic cell 
_LC9_A3  = LCELL( _EQ007 $  GND);
  _EQ007 =  D07 &  F3 & !_LC1_A3
         #  F2 & !F3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & !_LC6_A3
         # !F2 & !F3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 &  _LC6_A3
         # !D07 &  F3 &  _LC1_A3;

-- Node name is '|ctr_29:20|ctr-i:77|:31' = '|ctr_29:20|ctr-i:77|Qi' 
-- Equation name is '_LC12_C1', type is buried 
_LC12_C1 = TFFE( _LC16_C1, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:77|~30~1' 
-- Equation name is '_LC16_C1', type is buried 
-- synthesized logic cell 
_LC16_C1 = LCELL( _EQ008 $  GND);
  _EQ008 =  D12 &  F3 & !_LC12_C1
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC11_C1 &  _LC13_C1 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC11_C1 &  _LC13_C1 &  _LC15_C1
         # !D12 &  F3 &  _LC12_C1;

-- Node name is '|ctr_29:20|ctr-i:78|:31' = '|ctr_29:20|ctr-i:78|Qi' 
-- Equation name is '_LC11_C1', type is buried 
_LC11_C1 = TFFE( _LC14_C1, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:78|~30~1' 
-- Equation name is '_LC14_C1', type is buried 
-- synthesized logic cell 
_LC14_C1 = LCELL( _EQ009 $  GND);
  _EQ009 =  D11 &  F3 & !_LC11_C1
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC13_C1 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC13_C1 &  _LC15_C1
         # !D11 &  F3 &  _LC11_C1;

-- Node name is '|ctr_29:20|ctr-i:79|:31' = '|ctr_29:20|ctr-i:79|Qi' 
-- Equation name is '_LC15_C1', type is buried 
_LC15_C1 = TFFE( _LC6_C1, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:79|~30~1' 
-- Equation name is '_LC6_C1', type is buried 
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ010 $  GND);
  _EQ010 =  D10 &  F3 & !_LC15_C1
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC13_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC13_C1
         # !D10 &  F3 &  _LC15_C1;

-- Node name is '|ctr_29:20|ctr-i:80|:31' = '|ctr_29:20|ctr-i:80|Qi' 
-- Equation name is '_LC13_C1', type is buried 
_LC13_C1 = TFFE( _LC7_C1, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:80|~30~1' 
-- Equation name is '_LC7_C1', type is buried 
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ011 $  GND);
  _EQ011 =  D09 &  F3 & !_LC13_C1
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3
         # !D09 &  F3 &  _LC13_C1;

-- Node name is '|ctr_29:20|ctr-i:81|:31' = '|ctr_29:20|ctr-i:81|Qi' 
-- Equation name is '_LC5_C1', type is buried 
_LC5_C1  = TFFE( _LC9_C1, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:81|~30~1' 
-- Equation name is '_LC9_C1', type is buried 
-- synthesized logic cell 
_LC9_C1  = LCELL( _EQ012 $  GND);
  _EQ012 =  D08 &  F3 & !_LC5_C1
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
             !_LC6_A3
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC6_A3
         # !D08 &  F3 &  _LC5_C1;

-- Node name is '|ctr_29:20|ctr-i:87|:31' = '|ctr_29:20|ctr-i:87|Qi' 
-- Equation name is '_LC8_D2', type is buried 
_LC8_D2  = TFFE( _LC6_D2, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:87|~30~1' 
-- Equation name is '_LC6_D2', type is buried 
-- synthesized logic cell 
_LC6_D2  = LCELL( _EQ013 $  GND);
  _EQ013 =  D17 &  F3 & !_LC8_D2
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC9_D2 &  _LC11_C1 & 
              _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC9_D2 &  _LC11_C1 & 
              _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC15_C1
         # !D17 &  F3 &  _LC8_D2;

-- Node name is '|ctr_29:20|ctr-i:88|:31' = '|ctr_29:20|ctr-i:88|Qi' 
-- Equation name is '_LC9_D2', type is buried 
_LC9_D2  = TFFE( _LC15_D2, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:88|~30~1' 
-- Equation name is '_LC15_D2', type is buried 
-- synthesized logic cell 
_LC15_D2 = LCELL( _EQ014 $  GND);
  _EQ014 =  D16 &  F3 & !_LC9_D2
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC11_C1 & 
              _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC11_C1 & 
              _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC15_C1
         # !D16 &  F3 &  _LC9_D2;

-- Node name is '|ctr_29:20|ctr-i:89|:31' = '|ctr_29:20|ctr-i:89|Qi' 
-- Equation name is '_LC12_D2', type is buried 
_LC12_D2 = TFFE( _LC16_D2, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:89|~30~1' 
-- Equation name is '_LC16_D2', type is buried 
-- synthesized logic cell 
_LC16_D2 = LCELL( _EQ015 $  GND);
  _EQ015 =  D15 &  F3 & !_LC12_D2
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC11_C1 & 
              _LC12_C1 &  _LC13_C1 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC11_C1 & 
              _LC12_C1 &  _LC13_C1 &  _LC15_C1
         # !D15 &  F3 &  _LC12_D2;

-- Node name is '|ctr_29:20|ctr-i:90|:31' = '|ctr_29:20|ctr-i:90|Qi' 
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = TFFE( _LC2_C1, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:90|~30~1' 
-- Equation name is '_LC2_C1', type is buried 
-- synthesized logic cell 
_LC2_C1  = LCELL( _EQ016 $  GND);
  _EQ016 =  D14 &  F3 & !_LC7_D2
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC8_C1 &  _LC11_C1 &  _LC12_C1 & 
              _LC13_C1 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC8_C1 &  _LC11_C1 &  _LC12_C1 & 
              _LC13_C1 &  _LC15_C1
         # !D14 &  F3 &  _LC7_D2;

-- Node name is '|ctr_29:20|ctr-i:91|:31' = '|ctr_29:20|ctr-i:91|Qi' 
-- Equation name is '_LC8_C1', type is buried 
_LC8_C1  = TFFE( _LC10_C1, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:91|~30~1' 
-- Equation name is '_LC10_C1', type is buried 
-- synthesized logic cell 
_LC10_C1 = LCELL( _EQ017 $  GND);
  _EQ017 =  D13 &  F3 & !_LC8_C1
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC11_C1 &  _LC12_C1 &  _LC13_C1 & 
              _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC11_C1 &  _LC12_C1 &  _LC13_C1 & 
              _LC15_C1
         # !D13 &  F3 &  _LC8_C1;

-- Node name is '|ctr_29:20|ctr-i:102|:31' = '|ctr_29:20|ctr-i:102|Qi' 
-- Equation name is '_LC1_D2', type is buried 
_LC1_D2  = TFFE( _LC14_D2, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:102|~30~1' 
-- Equation name is '_LC14_D2', type is buried 
-- synthesized logic cell 
_LC14_D2 = LCELL( _EQ018 $  GND);
  _EQ018 =  D22 &  F3 & !_LC1_D2
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_C1 & 
              _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_C1 & 
              _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1
         # !D22 &  F3 &  _LC1_D2;

-- Node name is '|ctr_29:20|ctr-i:103|:31' = '|ctr_29:20|ctr-i:103|Qi' 
-- Equation name is '_LC10_D2', type is buried 
_LC10_D2 = TFFE( _LC5_D2, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:103|~30~1' 
-- Equation name is '_LC5_D2', type is buried 
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ019 $  GND);
  _EQ019 =  D21 &  F3 & !_LC10_D2
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_C1 &  _LC12_D2 & 
              _LC13_C1 &  _LC13_D2 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_C1 &  _LC12_D2 & 
              _LC13_C1 &  _LC13_D2 &  _LC15_C1
         # !D21 &  F3 &  _LC10_D2;

-- Node name is '|ctr_29:20|ctr-i:104|:31' = '|ctr_29:20|ctr-i:104|Qi' 
-- Equation name is '_LC7_B3', type is buried 
_LC7_B3  = TFFE( _LC2_D2, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:104|~30~1' 
-- Equation name is '_LC2_D2', type is buried 
-- synthesized logic cell 
_LC2_D2  = LCELL( _EQ020 $  GND);
  _EQ020 =  D20 &  F3 & !_LC7_B3
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 & 
              _LC11_C1 &  _LC11_D2 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 & 
              _LC13_D2 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 & 
              _LC11_C1 &  _LC11_D2 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 & 
              _LC13_D2 &  _LC15_C1
         # !D20 &  F3 &  _LC7_B3;

-- Node name is '|ctr_29:20|ctr-i:105|:31' = '|ctr_29:20|ctr-i:105|Qi' 
-- Equation name is '_LC11_D2', type is buried 
_LC11_D2 = TFFE( _LC4_D2, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:105|~30~1' 
-- Equation name is '_LC4_D2', type is buried 
-- synthesized logic cell 
_LC4_D2  = LCELL( _EQ021 $  GND);
  _EQ021 =  D19 &  F3 & !_LC11_D2
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 & 
              _LC11_C1 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 & 
              _LC11_C1 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1
         # !D19 &  F3 &  _LC11_D2;

-- Node name is '|ctr_29:20|ctr-i:106|:31' = '|ctr_29:20|ctr-i:106|Qi' 
-- Equation name is '_LC13_D2', type is buried 
_LC13_D2 = TFFE( _LC3_D2, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:106|~30~1' 
-- Equation name is '_LC3_D2', type is buried 
-- synthesized logic cell 
_LC3_D2  = LCELL( _EQ022 $  GND);
  _EQ022 =  D18 &  F3 & !_LC13_D2
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 & !_LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 & 
              _LC11_C1 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC3_A3 &  _LC3_C1 &  _LC4_C1 & 
              _LC5_C1 &  _LC6_A3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 & 
              _LC11_C1 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC15_C1
         # !D18 &  F3 &  _LC13_D2;

-- Node name is '|ctr_29:20|ctr-i:107|:31' = '|ctr_29:20|ctr-i:107|Qi' 
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = TFFE(!_EQ023, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ023 =  _X010 &  _X011 &  _X012 &  _X013;
  _X010  = EXP( F2 & !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_C1 & !_LC6_A3 &  _LC7_B3 & 
              _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 & 
              _LC10_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 & 
              _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1);
  _X011  = EXP( D27 &  F3 & !_LC1_B4);
  _X012  = EXP(!F2 & !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_C1 &  _LC6_A3 &  _LC7_B3 & 
              _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 & 
              _LC10_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 & 
              _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1);
  _X013  = EXP(!D27 &  F3 &  _LC1_B4);

-- Node name is '|ctr_29:20|ctr-i:108|:31' = '|ctr_29:20|ctr-i:108|Qi' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = TFFE(!_EQ024, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ024 =  _X014 &  _X015 &  _X016 &  _X017;
  _X014  = EXP( F2 & !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_C1 &  _LC4_C1 &  _LC5_C1 & !_LC6_A3 &  _LC7_B3 &  _LC7_D2 & 
              _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 &  _LC10_D2 & 
              _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 &  _LC12_D2 & 
              _LC13_C1 &  _LC13_D2 &  _LC15_C1);
  _X015  = EXP( D26 &  F3 & !_LC3_B5);
  _X016  = EXP(!F2 & !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_C1 &  _LC4_C1 &  _LC5_C1 &  _LC6_A3 &  _LC7_B3 &  _LC7_D2 & 
              _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 &  _LC10_D2 & 
              _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 &  _LC12_D2 & 
              _LC13_C1 &  _LC13_D2 &  _LC15_C1);
  _X017  = EXP(!D26 &  F3 &  _LC3_B5);

-- Node name is '|ctr_29:20|ctr-i:109|:31' = '|ctr_29:20|ctr-i:109|Qi' 
-- Equation name is '_LC10_B5', type is buried 
_LC10_B5 = TFFE( _LC5_B5, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:109|~30~1' 
-- Equation name is '_LC5_B5', type is buried 
-- synthesized logic cell 
_LC5_B5  = LCELL( _EQ025 $  GND);
  _EQ025 =  D25 &  F3 & !_LC10_B5
         #  F2 & !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_C1 &  _LC4_C1 &  _LC5_C1 & !_LC6_A3 &  _LC7_B3 &  _LC7_D2 & 
              _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_D2 &  _LC11_C1 & 
              _LC11_D2 &  _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 & 
              _LC13_D2 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_C1 &  _LC4_C1 &  _LC5_C1 &  _LC6_A3 &  _LC7_B3 &  _LC7_D2 & 
              _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_D2 &  _LC11_C1 & 
              _LC11_D2 &  _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 & 
              _LC13_D2 &  _LC15_C1
         # !D25 &  F3 &  _LC10_B5;

-- Node name is '|ctr_29:20|ctr-i:110|:31' = '|ctr_29:20|ctr-i:110|Qi' 
-- Equation name is '_LC12_B5', type is buried 
_LC12_B5 = TFFE( _LC4_B5, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:110|~30~1' 
-- Equation name is '_LC4_B5', type is buried 
-- synthesized logic cell 
_LC4_B5  = LCELL( _EQ026 $  GND);
  _EQ026 =  D24 &  F3 & !_LC12_B5
         #  F2 & !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_C1 &  _LC4_C1 &  _LC5_C1 & !_LC6_A3 &  _LC7_B3 &  _LC7_D2 & 
              _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_D2 &  _LC11_C1 & 
              _LC11_D2 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_C1 &  _LC4_C1 &  _LC5_C1 &  _LC6_A3 &  _LC7_B3 &  _LC7_D2 & 
              _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_D2 &  _LC11_C1 & 
              _LC11_D2 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1
         # !D24 &  F3 &  _LC12_B5;

-- Node name is '|ctr_29:20|ctr-i:111|:31' = '|ctr_29:20|ctr-i:111|Qi' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = TFFE( _LC2_B5, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:111|~30~1' 
-- Equation name is '_LC2_B5', type is buried 
-- synthesized logic cell 
_LC2_B5  = LCELL( _EQ027 $  GND);
  _EQ027 =  D23 &  F3 & !_LC1_B5
         #  F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 &  _LC3_C1 & 
              _LC4_C1 &  _LC5_C1 & !_LC6_A3 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 & 
              _LC8_D2 &  _LC9_D2 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 & 
              _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 &  _LC3_C1 & 
              _LC4_C1 &  _LC5_C1 &  _LC6_A3 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 & 
              _LC8_D2 &  _LC9_D2 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 & 
              _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1
         # !D23 &  F3 &  _LC1_B5;

-- Node name is '|ctr_29:20|ctr-i:113|:6' = '|ctr_29:20|ctr-i:113|ciplus1' 
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL( _EQ028 $  GND);
  _EQ028 = !F2 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B4 &  _LC3_B5 &  _LC3_C1 &  _LC4_B4 &  _LC4_C1 & 
              _LC5_B4 &  _LC5_C1 &  _LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 & 
              _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 &  _LC10_D2 & 
              _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 &  _LC12_D2 & 
              _LC13_C1 &  _LC13_D2 &  _LC15_C1
         #  F2 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B4 &  _LC3_B5 &  _LC3_C1 &  _LC4_B4 &  _LC4_C1 & 
              _LC5_B4 &  _LC5_C1 & !_LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 & 
              _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 &  _LC10_D2 & 
              _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 &  _LC12_D2 & 
              _LC13_C1 &  _LC13_D2 &  _LC15_C1;

-- Node name is '|ctr_29:20|ctr-i:113|:31' = '|ctr_29:20|ctr-i:113|Qi' 
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = TFFE( _LC8_B4, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:113|:7' 
-- Equation name is '_LC5_A3', type is buried 
!_LC5_A3 = _LC5_A3~NOT;
_LC5_A3~NOT = LCELL( _EQ029 $  GND);
  _EQ029 =  _X018;
  _X018  = EXP( F0 &  F1 &  F2);

-- Node name is '|ctr_29:20|ctr-i:113|~30~1' 
-- Equation name is '_LC8_B4', type is buried 
-- synthesized logic cell 
_LC8_B4  = LCELL( _EQ030 $  GND);
  _EQ030 =  D31 &  F3 & !_LC3_B4
         #  F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_B4 &  _LC4_C1 &  _LC5_B4 & 
              _LC5_C1 & !_LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 & 
              _LC8_D2 &  _LC9_D2 &  _LC10_B5 &  _LC10_D2 &  _LC11_C1 & 
              _LC11_D2 &  _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 & 
              _LC13_D2 &  _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_B4 &  _LC4_C1 &  _LC5_B4 & 
              _LC5_C1 &  _LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 & 
              _LC8_D2 &  _LC9_D2 &  _LC10_B5 &  _LC10_D2 &  _LC11_C1 & 
              _LC11_D2 &  _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 & 
              _LC13_D2 &  _LC15_C1
         # !D31 &  F3 &  _LC3_B4;

-- Node name is '|ctr_29:20|ctr-i:114|:31' = '|ctr_29:20|ctr-i:114|Qi' 
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = TFFE( _LC7_B4, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);

-- Node name is '|ctr_29:20|ctr-i:114|~30~1' 
-- Equation name is '_LC7_B4', type is buried 
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ031 $  GND);
  _EQ031 =  D30 &  F3 & !_LC4_B4
         #  F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_B4 &  _LC5_C1 & 
             !_LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC10_B5 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 & 
              _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1
         # !F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_B4 &  _LC5_C1 & 
              _LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC10_B5 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 & 
              _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1
         # !D30 &  F3 &  _LC4_B4;

-- Node name is '|ctr_29:20|ctr-i:115|:31' = '|ctr_29:20|ctr-i:115|Qi' 
-- Equation name is '_LC5_B4', type is buried 
_LC5_B4  = DFFE( _EQ032 $  _EQ033, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ032 = !D29 &  F3 &  _X019 &  _X020 &  _X021 &  _X022
         # !F3 & !_LC5_B4 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023;
  _X019  = EXP(!F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_B4 &  _LC5_C1 & 
              _LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC10_B5 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 & 
              _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1);
  _X020  = EXP( F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_B4 &  _LC5_C1 & 
             !_LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC10_B5 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 & 
              _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1);
  _X021  = EXP( F2 & !F3 & !_LC5_B4 &  _LC6_A3);
  _X022  = EXP(!F2 & !F3 & !_LC5_B4 & !_LC6_A3);
  _X023  = EXP( _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 &  _LC3_A3 & 
              _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_C1 &  _LC6_B4 &  _LC7_B3 & 
              _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 & 
              _LC10_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 & 
              _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1);
  _EQ033 =  _X019 &  _X020 &  _X021 &  _X022;
  _X019  = EXP(!F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_B4 &  _LC5_C1 & 
              _LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC10_B5 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 & 
              _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1);
  _X020  = EXP( F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_B4 &  _LC5_C1 & 
             !_LC6_A3 &  _LC6_B4 &  _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 & 
              _LC9_D2 &  _LC10_B5 &  _LC10_D2 &  _LC11_C1 &  _LC11_D2 & 
              _LC12_B5 &  _LC12_C1 &  _LC12_D2 &  _LC13_C1 &  _LC13_D2 & 
              _LC15_C1);
  _X021  = EXP( F2 & !F3 & !_LC5_B4 &  _LC6_A3);
  _X022  = EXP(!F2 & !F3 & !_LC5_B4 & !_LC6_A3);

-- Node name is '|ctr_29:20|ctr-i:116|:31' = '|ctr_29:20|ctr-i:116|Qi' 
-- Equation name is '_LC6_B4', type is buried 
_LC6_B4  = TFFE(!_EQ034, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ034 =  _X024 &  _X025 &  _X026 &  _X027;
  _X024  = EXP( F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_C1 & !_LC6_A3 & 
              _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 & 
              _LC10_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 & 
              _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1);
  _X025  = EXP( D28 &  F3 & !_LC6_B4);
  _X026  = EXP(!F2 & !F3 &  _LC1_A3 &  _LC1_B4 &  _LC1_B5 &  _LC1_C1 &  _LC1_D2 & 
              _LC3_A3 &  _LC3_B5 &  _LC3_C1 &  _LC4_C1 &  _LC5_C1 &  _LC6_A3 & 
              _LC7_B3 &  _LC7_D2 &  _LC8_C1 &  _LC8_D2 &  _LC9_D2 &  _LC10_B5 & 
              _LC10_D2 &  _LC11_C1 &  _LC11_D2 &  _LC12_B5 &  _LC12_C1 & 
              _LC12_D2 &  _LC13_C1 &  _LC13_D2 &  _LC15_C1);
  _X027  = EXP(!D28 &  F3 &  _LC6_B4);

-- Node name is '|rg_3:17|rg-i:10|:10' = '|rg_3:17|rg-i:10|RGi' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = DFFE( _EQ035 $  GND, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ035 =  D00 &  F3
         # !F3 &  _LC7_A3;

-- Node name is '|rg_3:17|rg-i:11|:10' = '|rg_3:17|rg-i:11|RGi' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFFE( _EQ036 $  GND, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ036 =  D01 &  F3
         # !F3 &  _LC2_A3;

-- Node name is '|rg_3:17|rg-i:12|:10' = '|rg_3:17|rg-i:12|RGi' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = DFFE( _EQ037 $  GND, GLOBAL( CLK),  _LC5_A3,  VCC,  VCC);
  _EQ037 =  D02 &  F3
         # !F3 &  _LC4_A3;

-- Node name is '|sm_3:19|sm-i:20|~22~1' = '|sm_3:19|sm-i:20|q_i_1~1' 
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ038 $  GND);
  _EQ038 =  F0 & !F1 &  _LC2_A3 &  _LC7_A3
         #  F0 &  F1 & !_LC2_A3 &  _LC7_A3
         # !F0 &  F1 & !_LC2_A3 & !_LC7_A3
         # !F0 &  F1 &  _LC2_A3 &  _LC7_A3
         #  F0 &  F1 &  _LC2_A3 & !_LC7_A3;

-- Node name is '|sm_3:19|sm-i:20|~22~2' = '|sm_3:19|sm-i:20|q_i_1~2' 
-- Equation name is '_LC6_A3', type is buried 
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ039 $ !_LC4_A3);
  _EQ039 = !F0 & !F1 &  _LC2_A3 & !_LC7_A3
         # !F0 & !F1 & !_LC2_A3 &  _LC7_A3
         #  F0 & !F1 & !_LC2_A3 & !_LC7_A3
         #  _LC8_A3;



Project Information e:\topsecret\5_sem\shemtechnik\labs\labshem1\full_ictr.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:13
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:16


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,648K
