// Seed: 2786525306
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    output tri1 id_2,
    output tri0 id_3
);
  tri0 id_5 = 1 == 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
  bufif1 primCall (id_3, id_0, id_5);
  assign id_2 = 1 + 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    #1;
    disable id_6;
  end
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
