// Seed: 1329647194
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wand id_8
);
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wand id_2,
    input wor id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    input wor id_8,
    input wor id_9,
    output supply0 id_10,
    input wor id_11,
    input wor id_12,
    output supply0 id_13,
    output tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input uwire id_18,
    output wire id_19,
    input tri id_20
);
  assign id_14 = 1;
  module_0(
      id_19, id_15, id_18, id_5, id_19, id_3, id_6, id_18, id_0
  );
endmodule
