Setting Name,Location,Start Address,Start Bit,Num Bits,NVM,Type
SYS_INIT,0x0000[7],0x0000,7,1,No,R/O
LOL_B,0x0000[6],0x0000,6,1,No,R/O
LOL_A,0x0000[5],0x0000,5,1,No,R/O
CLK_LOS,0x0000[4],0x0000,4,1,No,R/O
XO_LOS,0x0000[3],0x0000,3,1,No,R/O
REVID,0x0000[1:0],0x0000,0,2,No,R/O
SYS_INIT_STKY,0x0001[7],0x0001,7,1,No,R/W
LOL_B_STKY,0x0001[6],0x0001,6,1,No,R/W
LOL_A_STKY,0x0001[5],0x0001,5,1,No,R/W
CLK_LOS_STKY,0x0001[4],0x0001,4,1,No,R/W
XO_LOS_STKY,0x0001[3],0x0001,3,1,No,R/W
SYS_INIT_MASK,0x0002[7],0x0002,7,1,Yes,R/W
LOL_B_MASK,0x0002[6],0x0002,6,1,Yes,R/W
LOL_A_MASK,0x0002[5],0x0002,5,1,Yes,R/W
CLK_LOS_MASK,0x0002[4],0x0002,4,1,Yes,R/W
XO_LOS_MASK,0x0002[3],0x0002,3,1,Yes,R/W
CLK_OEB,0x0003[7:0],0x0003,0,8,No,R/W
AUTO_INSELB,0x0004[7],0x0004,7,1,No,R/W
AUTO_INSELA,0x0004[6],0x0004,6,1,No,R/W
DIS_RESET_LOLB,0x0004[5],0x0004,5,1,No,R/W
DIS_RESET_LOLA,0x0004[4],0x0004,4,1,No,R/W
STOPCLK_LOLB,0x0004[1],0x0004,1,1,No,R/W
STOPCLK_LOLA,0x0004[0],0x0004,0,1,No,R/W
I2C_ADDR_CTRL,0x0007[7:4],0x0007,4,4,Yes,R/W
OEB_MASK0,0x0009[7:0],0x0009,0,8,Yes,R/W
OEB_MASK1,0x000A[7:0],0x000A,0,8,Yes,R/W
OEB_MASK2,0x000B[7:0],0x000B,0,8,No,R/W
INSEL1_CTRL,0x000E[7:6],0x000E,6,2,No,R/W
INSEL0_CTRL,0x000E[5:4],0x000E,4,2,No,R/W
RST1_CTRL,0x000E[3:2],0x000E,2,2,No,R/W
RST0_CTRL,0x000E[1:0],0x000E,0,2,No,R/W
CLKIN_DIV,0x000F[7:6],0x000F,6,2,Yes,R/W
PLLB_INSELB,0x000F[5],0x000F,5,1,Yes,R/W
PLLA_INSELB,0x000F[4],0x000F,4,1,Yes,R/W
PLLB_SRC,0x000F[3],0x000F,3,1,Yes,R/W
PLLA_SRC,0x000F[2],0x000F,2,1,Yes,R/W
CLK0_PDN,0x0010[7],0x0010,7,1,Yes,R/W
MS0_INT,0x0010[6],0x0010,6,1,Yes,R/W
MS0_SRC,0x0010[5],0x0010,5,1,Yes,R/W
CLK0_INV,0x0010[4],0x0010,4,1,Yes,R/W
CLK0_SRC,0x0010[3:2],0x0010,2,2,Yes,R/W
CLK0_IDRV,0x0010[1:0],0x0010,0,2,Yes,R/W
CLK1_PDN,0x0011[7],0x0011,7,1,Yes,R/W
MS1_INT,0x0011[6],0x0011,6,1,Yes,R/W
MS1_SRC,0x0011[5],0x0011,5,1,Yes,R/W
CLK1_INV,0x0011[4],0x0011,4,1,Yes,R/W
CLK1_SRC,0x0011[3:2],0x0011,2,2,Yes,R/W
CLK1_IDRV,0x0011[1:0],0x0011,0,2,Yes,R/W
CLK2_PDN,0x0012[7],0x0012,7,1,Yes,R/W
MS2_INT,0x0012[6],0x0012,6,1,Yes,R/W
MS2_SRC,0x0012[5],0x0012,5,1,Yes,R/W
CLK2_INV,0x0012[4],0x0012,4,1,Yes,R/W
CLK2_SRC,0x0012[3:2],0x0012,2,2,Yes,R/W
CLK2_IDRV,0x0012[1:0],0x0012,0,2,Yes,R/W
CLK3_PDN,0x0013[7],0x0013,7,1,Yes,R/W
MS3_INT,0x0013[6],0x0013,6,1,Yes,R/W
MS3_SRC,0x0013[5],0x0013,5,1,Yes,R/W
CLK3_INV,0x0013[4],0x0013,4,1,Yes,R/W
CLK3_SRC,0x0013[3:2],0x0013,2,2,Yes,R/W
CLK3_IDRV,0x0013[1:0],0x0013,0,2,Yes,R/W
CLK4_PDN,0x0014[7],0x0014,7,1,Yes,R/W
MS4_INT,0x0014[6],0x0014,6,1,Yes,R/W
MS4_SRC,0x0014[5],0x0014,5,1,Yes,R/W
CLK4_INV,0x0014[4],0x0014,4,1,Yes,R/W
CLK4_SRC,0x0014[3:2],0x0014,2,2,Yes,R/W
CLK4_IDRV,0x0014[1:0],0x0014,0,2,Yes,R/W
CLK5_PDN,0x0015[7],0x0015,7,1,Yes,R/W
MS5_INT,0x0015[6],0x0015,6,1,Yes,R/W
MS5_SRC,0x0015[5],0x0015,5,1,Yes,R/W
CLK5_INV,0x0015[4],0x0015,4,1,Yes,R/W
CLK5_SRC,0x0015[3:2],0x0015,2,2,Yes,R/W
CLK5_IDRV,0x0015[1:0],0x0015,0,2,Yes,R/W
CLK6_PDN,0x0016[7],0x0016,7,1,Yes,R/W
FBA_INT,0x0016[6],0x0016,6,1,Yes,R/W
MS6_SRC,0x0016[5],0x0016,5,1,Yes,R/W
CLK6_INV,0x0016[4],0x0016,4,1,Yes,R/W
CLK6_SRC,0x0016[3:2],0x0016,2,2,Yes,R/W
CLK6_IDRV,0x0016[1:0],0x0016,0,2,Yes,R/W
CLK7_PDN,0x0017[7],0x0017,7,1,Yes,R/W
FBB_INT,0x0017[6],0x0017,6,1,Yes,R/W
MS7_SRC,0x0017[5],0x0017,5,1,Yes,R/W
CLK7_INV,0x0017[4],0x0017,4,1,Yes,R/W
CLK7_SRC,0x0017[3:2],0x0017,2,2,Yes,R/W
CLK7_IDRV,0x0017[1:0],0x0017,0,2,Yes,R/W
CLK3_DIS_STATE,0x0018[7:6],0x0018,6,2,No,R/W
CLK2_DIS_STATE,0x0018[5:4],0x0018,4,2,No,R/W
CLK1_DIS_STATE,0x0018[3:2],0x0018,2,2,No,R/W
CLK0_DIS_STATE,0x0018[1:0],0x0018,0,2,No,R/W
CLK7_DIS_STATE,0x0019[7:6],0x0019,6,2,No,R/W
CLK6_DIS_STATE,0x0019[5:4],0x0019,4,2,No,R/W
CLK5_DIS_STATE,0x0019[3:2],0x0019,2,2,No,R/W
CLK4_DIS_STATE,0x0019[1:0],0x0019,0,2,No,R/W
FBA_PI_OVRD,0x001C[3],0x001C,3,1,No,R/W
FBA_INT_OVRD,0x001C[2],0x001C,2,1,No,R/W
MSNA_P1,0x001C[17:0],0x001C,0,18,No,R/W
MSNA_P3,0x001F[23:4],0x001F,4,20,No,R/W
MSNA_P2,0x001F[19:0],0x001F,0,20,No,R/W
FBB_PI_OVRD,0x0024[3],0x0024,3,1,No,R/W
FBB_INT_OVRD,0x0024[2],0x0024,2,1,No,R/W
MSNB_P1,0x0024[17:0],0x0024,0,18,No,R/W
MSNB_P3,0x0027[23:4],0x0027,4,20,No,R/W
MSNB_P2,0x0027[19:0],0x0027,0,20,No,R/W
R0_DIV,0x002C[6:4],0x002C,4,3,No,R/W
MS0_DIVBY4_1,0x002C[3],0x002C,3,1,No,R/W
MS0_DIVBY4_0,0x002C[2],0x002C,2,1,No,R/W
MS0_P1,0x002C[17:0],0x002C,0,18,No,R/W
MS0_P4,0x002F[23:4],0x002F,4,20,No,R/W
MS0_P2,0x002F[19:0],0x002F,0,20,No,R/W
R1_DIV,0x0034[6:4],0x0034,4,3,No,R/W
MS1_DIVBY4_1,0x0034[3],0x0034,3,1,No,R/W
MS1_DIVBY4_0,0x0034[2],0x0034,2,1,No,R/W
MS1_P1,0x0034[17:0],0x0034,0,18,No,R/W
MS1_P4,0x0037[23:4],0x0037,4,20,No,R/W
MS1_P2,0x0037[19:0],0x0037,0,20,No,R/W
R2_DIV,0x003C[6:4],0x003C,4,3,No,R/W
MS2_DIVBY4_1,0x003C[3],0x003C,3,1,No,R/W
MS2_DIVBY4_0,0x003C[2],0x003C,2,1,No,R/W
MS2_P1,0x003C[17:0],0x003C,0,18,No,R/W
MS2_P4,0x003F[23:4],0x003F,4,20,No,R/W
MS2_P2,0x003F[19:0],0x003F,0,20,No,R/W
R3_DIV,0x0044[6:4],0x0044,4,3,No,R/W
MS3_DIVBY4_1,0x0044[3],0x0044,3,1,No,R/W
MS3_DIVBY4_0,0x0044[2],0x0044,2,1,No,R/W
MS3_P1,0x0044[17:0],0x0044,0,18,No,R/W
MS3_P4,0x0047[23:4],0x0047,4,20,No,R/W
MS3_P2,0x0047[19:0],0x0047,0,20,No,R/W
R4_DIV,0x004C[6:4],0x004C,4,3,No,R/W
MS4_DIVBY4_1,0x004C[3],0x004C,3,1,No,R/W
MS4_DIVBY4_0,0x004C[2],0x004C,2,1,No,R/W
MS4_P1,0x004C[17:0],0x004C,0,18,No,R/W
MS4_P4,0x004F[23:4],0x004F,4,20,No,R/W
MS4_P2,0x004F[19:0],0x004F,0,20,No,R/W
R5_DIV,0x0054[6:4],0x0054,4,3,No,R/W
MS5_DIVBY4_1,0x0054[3],0x0054,3,1,No,R/W
MS5_DIVBY4_0,0x0054[2],0x0054,2,1,No,R/W
MS5_P1,0x0054[17:0],0x0054,0,18,No,R/W
MS5_P4,0x0057[23:4],0x0057,4,20,No,R/W
MS5_P2,0x0057[19:0],0x0057,0,20,No,R/W
MS6_P2,0x005A[7:0],0x005A,0,8,Yes,R/W
MS7_P2,0x005B[7:0],0x005B,0,8,Yes,R/W
R7_DIV,0x005C[6:4],0x005C,4,3,No,R/W
R6_DIV,0x005C[2:0],0x005C,0,3,No,R/W
SSC_EN,0x0095[7],0x0095,7,1,Yes,R/W
SSDN_P2,0x0095[14:0],0x0095,0,15,Yes,R/W
SSC_MODE,0x0097[7],0x0097,7,1,Yes,R/W
SSDN_P3,0x0097[14:0],0x0097,0,15,Yes,R/W
SSDN_P1,0x0099[11:0],0x0099,0,12,Yes,R/W
SSUDP,0x009A[15:4],0x009A,4,12,Yes,R/W
SSUP_P2,0x009C[14:0],0x009C,0,15,No,R/W
SSUP_P3,0x009E[14:0],0x009E,0,15,No,R/W
SSUP_P1,0x00A0[11:0],0x00A0,0,12,No,R/W
SS_NCLK,0x00A1[7:4],0x00A1,4,4,No,R/W
VCXO_PARAM,0x00A2[21:0],0x00A2,0,22,Yes,R/W
CLK0_PHOFF,0x00A5[7:0],0x00A5,0,8,No,R/W
CLK1_PHOFF,0x00A6[7:0],0x00A6,0,8,No,R/W
CLK2_PHOFF,0x00A7[7:0],0x00A7,0,8,No,R/W
CLK3_PHOFF,0x00A8[7:0],0x00A8,0,8,No,R/W
CLK4_PHOFF,0x00A9[7:0],0x00A9,0,8,No,R/W
CLK5_PHOFF,0x00AA[7:0],0x00AA,0,8,No,R/W
PLLB_RST,0x00B1[7],0x00B1,7,1,No,R/W
PLLA_RST,0x00B1[5],0x00B1,5,1,No,R/W
XTAL_CL,0x00B7[7:6],0x00B7,6,2,Yes,R/W
