#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 10 14:40:18 2019
# Process ID: 13400
# Current directory: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13372 C:\Users\Zain\Documents\GitHub\Vivado-9-Bit-Processor\CA\CA.xpr
# Log file: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/vivado.log
# Journal file: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v w ]
add_files C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fetchTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source fetchTestBench.tcl
current_wave_config {Untitled 1}
add_wave {{/fetchTestBench/dog/pcReg}} 
close_sim
launch_simulation
source fetchTestBench.tcl
add_force {/fetchTestBench/ins} -radix bin {000000000 0ns}
run all
run all
run all
close_sim
file mkdir C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v w ]
add_files -fileset sim_1 C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v
update_compile_order -fileset sim_1
launch_simulation
source fetchTestBench.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pcTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source pcTestBench.tcl
close_sim
launch_simulation
source pcTestBench.tcl
close_sim
launch_simulation
source pcTestBench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source pcTestBench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source pcTestBench.tcl
add_force {/pcTestBench/add} -radix bin {000000000 0ns}
add_force {/pcTestBench/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
remove_forces { {/pcTestBench/add} }
add_force {/pcTestBench/add} -radix bin {000000000 0ns}
add_force {/pcTestBench/add} -radix bin {000000000 0ns} -cancel_after 200ns
restart
add_force {/pcTestBench/add} -radix bin {1 0ns}
add_force {/pcTestBench/add} -radix bin {000000000 0ns} -cancel_after 200ns
add_force {/pcTestBench/increment} -radix bin {1 0ns}
add_force {/pcTestBench/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 25 ms
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v w ]
add_files -fileset sim_1 C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v
update_compile_order -fileset sim_1
move_files [get_files  C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v]
