Generating HDL for page 16.20.20.1 ADDER CARRY LATCH CONT-ACC at 10/3/2020 6:54:22 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_16_20_20_1_ADDER_CARRY_LATCH_CONT_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 1A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 4A with output pin(s) of OUT_4A_D
	and inputs of MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4,MB_MPLY_DOT_MQ_DOT_B_DOT_B0
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_C
	and inputs of MS_MPLY_DOT_X_DOT_B_DOT_T,MS_MPLY_DOT_D_DOT_T,OUT_4G_R
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_K
	and inputs of MS_LB_OP_DOT_LIROC,MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_B
	and inputs of MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9,MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_G
	and inputs of MS_DIV_DOT_LAST_INSN_RO_CYCLE,MS_DIV_DOT_2_DOT_D
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of MS_MPLY_DOT_D_DOT_S,MS_MPLY_DOT_X_DOT_B_DOT_S,OUT_4F_C
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_C
	and inputs of PS_ADDER_CARRY,OUT_DOT_4H
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_D
	and inputs of MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_R
	and inputs of PS_ADDER_NO_CARRY,OUT_DOT_4H
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_G
	and inputs of MS_MPLY_DOT_U_OR_Y_DOT_B,MS_DIV_DOT_U_OR_Y_DOT_B
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_G
	and inputs of MS_X_CYCLE,MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_C
	and inputs of MB_DIV_DOT_X_DOT_B,MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_4A_D,OUT_1A_C,OUT_1C_K
	and logic function of OR
Generating Statement for block at 3D with output pin(s) of OUT_DOT_3D
	and inputs of OUT_4D_B,OUT_3D_G,OUT_3E_G,OUT_3F_D
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H, OUT_DOT_4H
	and inputs of OUT_5H_G,OUT_5I_G,OUT_4I_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_SET_NO_CARRY
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_SET_CARRY_LATCH
	from gate output OUT_DOT_3D
