###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID en4192789rl)
#  Generated on:      Sat Mar 30 18:30:15 2024
#  Design:            adder32
#  Command:           report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

-----------------------------------------------------------
Cell type                     Count    Area     Capacitance
-----------------------------------------------------------
Buffers                         1      4.199       1.642
Inverters                       0      0.000       0.000
Integrated Clock Gates          0      0.000       0.000
Non-Integrated Clock Gates      0      0.000       0.000
Clock Logic                     0      0.000       0.000
All                             1      4.199       1.642
-----------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      124.916
Leaf       205.776
Total      330.692
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top           0.000
Trunk         0.000
Leaf        136.944
Total       136.944
-----------------------


Clock DAG capacitances:
=======================

----------------------------------
Type     Gate      Wire     Total
----------------------------------
Top       0.000    0.000     0.000
Trunk     1.642    2.743     4.385
Leaf     10.876    5.107    15.984
Total    12.518    7.850    20.368
----------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------------
Count    Total     Average    Std. Dev.    Min      Max
---------------------------------------------------------
 33      10.876     0.330       0.000      0.330    0.330
---------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                          Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       1       21.2         0.0       21.2    21.2    {1 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
Leaf        100.0       1       25.2         0.0       25.2    25.2    {1 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------------
Name                   Type      Inst     Inst Area 
                                 Count    (um^2)
----------------------------------------------------
BUFx12f_ASAP7_75t_R    buffer      1        4.199
----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree   # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max      Max          Standard   Wire   Gate    Clock Tree Root
Name         Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap     
                                   Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)     Resistance   (um^2)     (fF)   (fF)    
                                                                                                                                                    (Ohms)                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
adder16_clk     33          0        0       0           0           0        0       1       0        0         0          1        33    124.916    21580.2      4.199    7.850  12.518  clk
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)   (fF)
                                                                                                                                                          (Ohms)                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   33          0        0       0           0           0        0       1       0        0         0          1         1        33      33     124.916   2158.020      4.199    7.850  12.518
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

--------------------------------------------------------------------------
Metric                               Minimum   Average   Maximum   Std.dev
--------------------------------------------------------------------------
Source-sink routed net length (um)     72.936    98.926   124.916   25.990
Source-sink manhattan distance (um)    74.304    99.666   125.028   25.362
Source-sink resistance (Ohm)         1290.486  1724.253  2158.020  433.767
--------------------------------------------------------------------------

Transition distribution for half-corner delayCorner_slow:setup.late:
====================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                          Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       1       21.2         0.0       21.2    21.2    {1 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
Leaf        100.0       1       25.2         0.0       25.2    25.2    {1 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

----------------------------------------------------------------------------------------
Clock Tree   # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name         violations         violations        violations    violations    violations
----------------------------------------------------------------------------------------
adder16_clk          0                 0               0             0            0
----------------------------------------------------------------------------------------
Total                0                 0               0             0            0
----------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: adder16_clk
==================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 1
# Inverters           : 0
  Total               : 1
Minimum depth         : 1
Maximum depth         : 1
Buffering area (um^2) : 4.199

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0        33          0        0       0           0           0
---------------------------------------------------------------------------
Total    0        33          0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ps):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
delayCorner_fast:hold.early       21.7          21.1           19.0          17.1       ignored          -      ignored          -
delayCorner_fast:hold.late        25.2          24.4           21.2          19.0       ignored          -      ignored          -
delayCorner_slow:setup.early      21.7          21.1           19.0          17.1       ignored          -      ignored          -
delayCorner_slow:setup.late       25.2          24.4           21.2          19.0       explicit      100.0     explicit      100.0
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

