synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jan 07 16:05:24 2020


Command Line:  synthesis -f FPGA_DSP_Impl1_lattice.synproj -gui -msgset C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6 (searchpath added)
-p F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/Impl1 (searchpath added)
-p C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6 (searchpath added)
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/top.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/key_check.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/smg_scan.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/smart_abs.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/encoder_check.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/abz_phase.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/crc_8.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/dsp_com.v
NGD file = FPGA_DSP_Impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/key_check.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smg_scan.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smart_abs.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v. VERI-1482
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(44): tbaud_reg is already declared. VERI-1116
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(44): second declaration of tbaud_reg ignored. VERI-1329
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(30): tbaud_reg is declared here. VERI-1310
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(147): identifier crc_out is used before its declaration. VERI-1875
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/encoder_check.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/crc_8.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/dsp_com.v. VERI-1482
Analyzing Verilog file F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v(1): compiling module top. VERI-1018
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/dsp_com.v(1): compiling module dsp_com. VERI-1018
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smg_scan.v(1): compiling module smg_scan. VERI-1018
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/key_check.v(1): compiling module key_check. VERI-1018
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smart_abs.v(3): compiling module smart_abs. VERI-1018
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(3): compiling module rs485_com. VERI-1018
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(157): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/crc_8.v(20): compiling module crc_8. VERI-1018
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(179): expression size 13 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v(3): compiling module abz_phase. VERI-1018
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v(1): compiling module out_pulse_check. VERI-1018
INFO - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/encoder_check.v(1): compiling module encoder_check. VERI-1018
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v(197): net ENC_W does not have a driver. VDB-1002
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v(59): net pulse_en does not have a driver. VDB-1002
######## Missing driver on net pulse_en. Patching with GND.
######## Missing driver on net ENC_W. Patching with GND.
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/encoder_check.v(52): Register \ENCODER_CHECK/input_w_r_26 is stuck at Zero. VDB-5013
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v(78): Register \SMART_ABS/ABZ_PHASE_M/b_phase_48 is stuck at Zero. VDB-5013
WARNING - synthesis: c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v(103): Register \SMART_ABS/ABZ_PHASE_M/z_phase_51 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\OUT_PULSE_CHECK/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 000 

 001 

 010 

original encoding -> new encoding (one-hot encoding)

 000 -> 001

 001 -> 010

 010 -> 100




WARNING - synthesis: Bit 0 of Register \KEY_CHECK/key_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \KEY_CHECK/key_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \KEY_CHECK/key_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \KEY_CHECK/key_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \SMART_ABS/RS485_COM_M/com_error is stuck at Zero
WARNING - synthesis: Bit 7 of Register \SMART_ABS/RS485_COM_M/com_error is stuck at Zero
GSR instance connected to net rst_n_in_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file FPGA_DSP_Impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 394 of 2352 (16 % )
BB => 8
CCU2D => 62
FD1P3AX => 179
FD1P3AY => 13
FD1P3IX => 107
FD1S3AX => 22
FD1S3AY => 5
FD1S3IX => 68
GSR => 1
IB => 24
L6MUX21 => 1
LUT4 => 483
OB => 23
PFUMX => 43
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_in_c, loads : 394
Clock Enable Nets
Number of Clock Enables: 25
Top 10 highest fanout Clock Enables:
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_264, loads : 50
  Net : DSP_COM/clk_in_c_enable_125, loads : 50
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_255, loads : 50
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_193, loads : 30
  Net : KEY_CHECK/cnt_19__N_367, loads : 28
  Net : SMART_ABS/RS485_COM_M/time_interval_reg_13__N_788, loads : 24
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_67, loads : 14
  Net : SMG_SCAN/clk_in_c_enable_266, loads : 13
  Net : OUT_PULSE_CHECK/clk_in_c_enable_43, loads : 8
  Net : DSP_COM/clk_in_c_enable_87, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : BUS_A_c_0, loads : 66
  Net : SMART_ABS/RS485_COM_M/n319, loads : 56
  Net : DSP_COM/clk_in_c_enable_125, loads : 50
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_264, loads : 50
  Net : SMART_ABS/RS485_COM_M/com_error_7, loads : 50
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_255, loads : 50
  Net : BUS_A_c_2, loads : 43
  Net : BUS_A_c_1, loads : 33
  Net : BUS_A_c_3, loads : 31
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_193, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |  200.000 MHz|   18.974 MHz|    33 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 89.078  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.714  secs
--------------------------------------------------------------
