0.7
2020.2
Nov  8 2024
22:36:55
/media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sim_1/new/tb.v,1736227826,verilog,,,,tb_fa_decoder,,,,,,,,
/media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sources_1/new/fa.v,1736227227,verilog,,/media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sim_1/new/tb.v,,decoder;fa_decoder,,,,,,,,
