// Seed: 2946799924
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    output wor id_4,
    input tri id_5,
    input wand id_6,
    output wand id_7,
    output tri id_8,
    input tri id_9,
    output wire id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wand id_13,
    input uwire id_14,
    input supply0 id_15,
    input uwire id_16,
    input wire id_17,
    output supply1 id_18,
    input uwire id_19
    , id_22,
    input tri id_20
);
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input  tri  id_2,
    output wor  id_3
);
  wire id_5;
  ;
  assign id_1 = 1;
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_14 = 0;
  wire id_7;
  ;
endmodule
