// Seed: 44937414
module module_0;
  wor  id_1;
  wire id_2;
  wire id_3;
  assign module_2.id_6   = 0;
  assign module_1.type_6 = 0;
  id_4 :
  assert property (@(posedge id_1) 1 + 1 - 1)
  else;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign id_1 = 1;
  always begin : LABEL_0
    id_1 = id_1;
  end
  wor  id_3 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_7(
      .id_0(!1'b0), .id_1(1)
  );
  assign id_4 = id_7;
  assign id_6 = 1'b0;
  module_0 modCall_1 ();
endmodule
