Frontend:
  impl: SimpleO3
  memory_access_cycles_recorded_core_6: 1123
  memory_access_cycles_recorded_core_7: 1067
  cycles_recorded_core_7: 97377
  memory_access_cycles_recorded_core_5: 1230
  cycles_recorded_core_6: 94769
  cycles_recorded_core_5: 92993
  cycles_recorded_core_0: 83009
  llc_write_misses: 0
  llc_eviction: 64
  memory_access_cycles_recorded_core_1: 1255
  llc_mshr_unavailable: 0
  memory_access_cycles_recorded_core_4: 1062
  llc_write_access: 0
  llc_read_misses: 70358
  cycles_recorded_core_1: 84705
  cycles_recorded_core_4: 86385
  llc_read_access: 70358
  memory_access_cycles_recorded_core_2: 1187
  memory_access_cycles_recorded_core_0: 1176
  cycles_recorded_core_2: 87169
  cycles_recorded_core_3: 91313
  num_expected_insts: 1000000
  memory_access_cycles_recorded_core_3: 1408
  Translation:
    impl: RandomTranslation


MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 0
  memory_system_cycles: 6086
  total_num_read_requests: 80

  DRAM:
    impl: DDR5
    total_rfm_cycles_rank1: 0
    total_rfm_cycles_rank0: 0
  AddrMapper:
    impl: RoBaRaCoCh


  Controller:
    impl: Generic
    id: Channel 0
    avg_read_latency_0: 118.849998
    write_queue_len_avg_0: 0
    priority_queue_len_0: 0
    read_latency_0: 9508
    write_queue_len_0: 0
    read_queue_len_avg_0: 1.10910285
    read_queue_len_0: 6750
    queue_len_0: 6750
    read_row_conflicts_core_3: 0
    read_row_conflicts_core_0: 0
    read_row_hits_core_7: 0
    read_row_misses_core_1: 10
    read_row_conflicts_core_1: 0
    write_row_misses_0: 0
    row_hits_0: 0
    read_row_hits_core_4: 0
    read_row_conflicts_core_2: 0
    read_row_conflicts_core_7: 0
    read_row_conflicts_core_4: 0
    read_row_hits_core_5: 0
    row_conflicts_0: 0
    write_row_hits_0: 0
    read_row_hits_core_3: 0
    read_row_misses_core_3: 10
    read_row_hits_core_0: 0
    read_row_hits_0: 0
    read_row_hits_core_1: 0
    read_row_misses_0: 80
    queue_len_avg_0: 1.10910285
    write_row_conflicts_0: 0
    priority_queue_len_avg_0: 0
    read_row_conflicts_0: 0
    read_row_hits_core_2: 0
    read_row_misses_core_2: 10
    read_row_misses_core_4: 10
    num_other_reqs_0: 0
    read_row_misses_core_5: 10
    row_misses_0: 80
    read_row_conflicts_core_5: 0
    num_read_reqs_0: 80
    read_row_hits_core_6: 0
    read_row_misses_core_0: 10
    read_row_misses_core_6: 10
    read_row_conflicts_core_6: 0
    read_row_misses_core_7: 10
    num_write_reqs_0: 0
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank


    RowPolicy:
      impl: ClosedRowPolicy
      num_close_reqs: 0



