// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "lab9")
  (DATE "05/09/2024 18:35:07")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1359:1359:1359) (1566:1566:1566))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1532:1532:1532) (1783:1783:1783))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1062:1062:1062) (1223:1223:1223))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1455:1455:1455) (1687:1687:1687))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1431:1431:1431) (1653:1653:1653))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1502:1502:1502) (1735:1735:1735))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1864:1864:1864) (1613:1613:1613))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1508:1508:1508) (1742:1742:1742))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1244:1244:1244) (1443:1443:1443))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1468:1468:1468) (1692:1692:1692))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1134:1134:1134) (1322:1322:1322))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1490:1490:1490) (1718:1718:1718))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1330:1330:1330) (1550:1550:1550))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1396:1396:1396) (1195:1195:1195))
        (IOPATH i o (2527:2527:2527) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2847:2847:2847) (3215:3215:3215))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2706:2706:2706) (3069:3069:3069))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2844:2844:2844) (3212:3212:3212))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2690:2690:2690) (3049:3049:3049))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3058:3058:3058) (3471:3471:3471))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2590:2590:2590) (2929:2929:2929))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3053:3053:3053) (3462:3462:3462))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2694:2694:2694) (3054:3054:3054))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1725:1725:1725) (2007:2007:2007))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3255:3255:3255) (3715:3715:3715))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1717:1717:1717) (1996:1996:1996))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3255:3255:3255) (3715:3715:3715))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1710:1710:1710) (1990:1990:1990))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3152:3152:3152) (3598:3598:3598))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1597:1597:1597) (1852:1852:1852))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3135:3135:3135) (3577:3577:3577))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3267:3267:3267) (3736:3736:3736))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2590:2590:2590) (2964:2964:2964))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3221:3221:3221) (3700:3700:3700))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2563:2563:2563) (2921:2921:2921))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3228:3228:3228) (3677:3677:3677))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2740:2740:2740) (3152:3152:3152))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3221:3221:3221) (3700:3700:3700))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2740:2740:2740) (3152:3152:3152))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1492:1492:1492) (1726:1726:1726))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (533:533:533) (482:482:482))
        (IOPATH i o (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (742:742:742) (825:825:825))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (278:278:278) (321:321:321))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1800:1800:1800) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1800:1800:1800) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1746:1746:1746) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1840:1840:1840) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1800:1800:1800) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1756:1756:1756) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1766:1766:1766) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1756:1756:1756) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1820:1820:1820) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_ADDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_BA\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1756:1756:1756) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_BA\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1800:1800:1800) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQM\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1840:1840:1840) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQM\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1820:1820:1820) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQM\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1830:1830:1830) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQM\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1746:1746:1746) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_RAS_N\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1800:1800:1800) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_CAS_N\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_WE_N\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1820:1820:1820) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_CS_N\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1820:1820:1820) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1056:1056:1056) (1058:1058:1058))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1820:1820:1820) (1780:1780:1780))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1840:1840:1840) (1800:1800:1800))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1840:1840:1840) (1800:1800:1800))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1850:1850:1850) (1810:1810:1810))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1830:1830:1830) (1790:1790:1790))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1850:1850:1850) (1810:1810:1810))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1860:1860:1860) (1820:1820:1820))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1840:1840:1840) (1800:1800:1800))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1830:1830:1830) (1790:1790:1790))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1840:1840:1840) (1800:1800:1800))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1870:1870:1870) (1830:1830:1830))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1830:1830:1830) (1790:1790:1790))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1850:1850:1850) (1810:1810:1810))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1880:1880:1880) (1840:1840:1840))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1796:1796:1796) (1736:1736:1736))
        (IOPATH oe o (1692:1692:1692) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1860:1860:1860) (1820:1820:1820))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1830:1830:1830) (1790:1790:1790))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1830:1830:1830) (1790:1790:1790))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1820:1820:1820) (1780:1780:1780))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1820:1820:1820) (1780:1780:1780))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1820:1820:1820) (1780:1780:1780))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1800:1800:1800) (1760:1760:1760))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1800:1800:1800) (1760:1760:1760))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1800:1800:1800) (1760:1760:1760))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1830:1830:1830) (1790:1790:1790))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1830:1830:1830) (1790:1790:1790))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1810:1810:1810) (1770:1770:1770))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1840:1840:1840) (1800:1800:1800))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_DQ\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1850:1850:1850) (1810:1810:1810))
        (IOPATH oe o (1747:1747:1747) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1691:1691:1691) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (360:360:360))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (956:956:956) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datac (732:732:732) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (465:465:465))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (956:956:956) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (746:746:746))
        (PORT datac (337:337:337) (397:397:397))
        (PORT datad (478:478:478) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (380:380:380))
        (PORT datac (733:733:733) (606:606:606))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (746:746:746))
        (PORT datad (475:475:475) (562:562:562))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1043:1043:1043) (873:873:873))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1099:1099:1099) (1302:1302:1302))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1099:1099:1099) (1302:1302:1302))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (746:746:746))
        (PORT datab (219:219:219) (273:273:273))
        (PORT datad (341:341:341) (407:407:407))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (777:777:777) (641:641:641))
        (PORT datad (449:449:449) (527:527:527))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (999:999:999) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (774:774:774) (638:638:638))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (999:999:999) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (796:796:796) (655:655:655))
        (PORT datac (129:129:129) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datac (778:778:778) (641:641:641))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (105:105:105) (128:128:128))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (498:498:498))
        (PORT datab (458:458:458) (551:551:551))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (999:999:999) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (500:500:500))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (773:773:773) (637:637:637))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (640:640:640))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT asdata (1766:1766:1766) (1529:1529:1529))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (234:234:234))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (173:173:173))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (801:801:801) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (143:143:143) (195:195:195))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (765:765:765) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (604:604:604))
        (PORT datab (349:349:349) (431:431:431))
        (PORT datac (337:337:337) (397:397:397))
        (PORT datad (149:149:149) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (435:435:435))
        (PORT datac (336:336:336) (396:396:396))
        (PORT datad (478:478:478) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (604:604:604))
        (PORT datab (468:468:468) (543:543:543))
        (PORT datac (341:341:341) (413:413:413))
        (PORT datad (449:449:449) (518:518:518))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (724:724:724) (604:604:604))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (139:139:139))
        (PORT datad (149:149:149) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (633:633:633) (709:709:709))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (692:692:692))
        (PORT datad (476:476:476) (556:556:556))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (691:691:691))
        (PORT datac (132:132:132) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1005:1005:1005) (1121:1121:1121))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (694:694:694))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1005:1005:1005) (1121:1121:1121))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (363:363:363))
        (PORT datab (513:513:513) (617:617:617))
        (PORT datac (335:335:335) (399:399:399))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (439:439:439))
        (PORT datab (441:441:441) (509:509:509))
        (PORT datac (333:333:333) (397:397:397))
        (PORT datad (287:287:287) (330:330:330))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (441:441:441))
        (PORT datab (248:248:248) (313:313:313))
        (PORT datac (492:492:492) (595:595:595))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datac (362:362:362) (431:431:431))
        (PORT datad (535:535:535) (658:658:658))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (351:351:351) (413:413:413))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (617:617:617) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (211:211:211))
        (PORT datab (420:420:420) (518:518:518))
        (PORT datac (646:646:646) (768:768:768))
        (PORT datad (397:397:397) (481:481:481))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (321:321:321) (385:385:385))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (597:597:597) (698:698:698))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (444:444:444))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datac (309:309:309) (366:366:366))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (351:351:351) (420:420:420))
        (PORT datac (646:646:646) (769:769:769))
        (PORT datad (399:399:399) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (617:617:617) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_agent\|hold_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (746:746:746))
        (PORT datac (335:335:335) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (746:746:746))
        (PORT datac (310:310:310) (366:366:366))
        (PORT datad (476:476:476) (562:562:562))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (170:170:170))
        (PORT datab (723:723:723) (603:603:603))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (152:152:152) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (114:114:114) (144:144:144))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (570:570:570) (503:503:503))
        (PORT ena (765:765:765) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (169:169:169))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (201:201:201) (251:251:251))
        (PORT datad (461:461:461) (541:541:541))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (170:170:170))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (336:336:336) (407:407:407))
        (PORT datad (461:461:461) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (633:633:633) (709:709:709))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (743:743:743))
        (PORT datac (597:597:597) (695:695:695))
        (PORT datad (503:503:503) (579:579:579))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (603:603:603))
        (PORT datac (497:497:497) (587:587:587))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (311:311:311))
        (PORT datac (494:494:494) (596:596:596))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (311:311:311))
        (PORT datac (494:494:494) (596:596:596))
        (PORT datad (290:290:290) (334:334:334))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (441:441:441))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (334:334:334) (399:399:399))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (621:621:621) (685:685:685))
        (PORT ena (608:608:608) (657:657:657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (612:612:612))
        (PORT datac (336:336:336) (396:396:396))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (587:587:587) (676:676:676))
        (PORT datad (477:477:477) (559:559:559))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (440:440:440))
        (PORT datac (333:333:333) (398:398:398))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (417:417:417))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (166:166:166) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (621:621:621) (685:685:685))
        (PORT ena (596:596:596) (633:633:633))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (603:603:603))
        (PORT datac (499:499:499) (585:585:585))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (621:621:621) (685:685:685))
        (PORT ena (608:608:608) (657:657:657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (609:609:609))
        (PORT datac (337:337:337) (398:398:398))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (621:621:621) (685:685:685))
        (PORT ena (596:596:596) (633:633:633))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (550:550:550))
        (PORT datab (932:932:932) (1093:1093:1093))
        (PORT datad (739:739:739) (848:848:848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (577:577:577) (664:664:664))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (745:745:745))
        (PORT datac (598:598:598) (696:696:696))
        (PORT datad (490:490:490) (574:574:574))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (545:545:545) (617:617:617))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT asdata (295:295:295) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (131:131:131) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (450:450:450) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT asdata (766:766:766) (859:859:859))
        (PORT ena (450:450:450) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (740:740:740))
        (PORT datac (595:595:595) (694:694:694))
        (PORT datad (487:487:487) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1422:1422:1422))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1422:1422:1422))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1422:1422:1422))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (131:131:131) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1422:1422:1422))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT asdata (767:767:767) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (202:202:202))
        (PORT datac (134:134:134) (184:184:184))
        (PORT datad (129:129:129) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (717:717:717))
        (PORT datab (1275:1275:1275) (1075:1075:1075))
        (PORT datac (612:612:612) (714:714:714))
        (PORT datad (505:505:505) (582:582:582))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (738:738:738))
        (PORT datac (594:594:594) (692:692:692))
        (PORT datad (479:479:479) (568:568:568))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (154:154:154))
        (PORT datab (391:391:391) (471:471:471))
        (PORT datac (365:365:365) (446:446:446))
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (424:424:424))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[27\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datac (782:782:782) (918:918:918))
        (PORT datad (1014:1014:1014) (1168:1168:1168))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (550:550:550))
        (PORT datab (1346:1346:1346) (1142:1142:1142))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (783:783:783) (919:919:919))
        (PORT datad (1014:1014:1014) (1168:1168:1168))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT asdata (280:280:280) (299:299:299))
        (PORT ena (665:665:665) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (739:739:739))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (594:594:594) (693:693:693))
        (PORT datad (505:505:505) (582:582:582))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datab (1350:1350:1350) (1145:1145:1145))
        (PORT datad (356:356:356) (427:427:427))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (205:205:205))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (205:205:205))
        (PORT datac (116:116:116) (158:158:158))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datac (189:189:189) (236:236:236))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_reset_req)
    (DELAY
      (ABSOLUTE
        (PORT datab (833:833:833) (977:977:977))
        (PORT datac (592:592:592) (693:693:693))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (101:101:101) (122:122:122))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (495:495:495))
        (PORT datab (390:390:390) (472:472:472))
        (PORT datac (158:158:158) (215:215:215))
        (PORT datad (206:206:206) (259:259:259))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (338:338:338) (398:398:398))
        (PORT datac (321:321:321) (380:380:380))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (763:763:763) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (253:253:253))
        (PORT datad (360:360:360) (430:430:430))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (274:274:274))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (421:421:421) (487:487:487))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (425:425:425))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (485:485:485))
        (PORT datab (318:318:318) (384:384:384))
        (PORT datac (652:652:652) (774:774:774))
        (PORT datad (588:588:588) (677:677:677))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (566:566:566))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (508:508:508) (602:602:602))
        (PORT datad (484:484:484) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_002\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_002\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1134:1134:1134) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_002\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1134:1134:1134) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|rst_controller_002\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2091:2091:2091) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1107:1107:1107))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1233:1233:1233) (1199:1199:1199))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (286:286:286))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (170:170:170) (202:202:202))
        (PORT datad (141:141:141) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (279:279:279))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (139:139:139) (172:172:172))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (286:286:286))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datad (141:141:141) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (270:270:270))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datad (141:141:141) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (283:283:283))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datad (138:138:138) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\[8\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (273:273:273))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (210:210:210))
        (PORT datad (139:139:139) (170:170:170))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (277:277:277))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (139:139:139) (170:170:170))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (289:289:289))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (208:208:208))
        (PORT datad (143:143:143) (176:176:176))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (292:292:292))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (139:139:139) (170:170:170))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (143:143:143) (175:175:175))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (267:267:267))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (264:264:264))
        (PORT datab (211:211:211) (265:265:265))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (193:193:193) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (276:276:276))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (210:210:210) (269:269:269))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (158:158:158) (185:185:185))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (316:316:316))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_state\.001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (229:229:229))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (209:209:209) (262:262:262))
        (PORT datad (215:215:215) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (217:217:217))
        (PORT datad (205:205:205) (259:259:259))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_refs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (805:805:805) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (196:196:196))
        (PORT datab (163:163:163) (218:218:218))
        (PORT datad (204:204:204) (258:258:258))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_refs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (805:805:805) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (201:201:201))
        (PORT datab (217:217:217) (272:272:272))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (209:209:209) (264:264:264))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (413:413:413))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_refs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (805:805:805) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (128:128:128) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (300:300:300))
        (PORT datab (327:327:327) (390:390:390))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_next\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_count\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (297:297:297))
        (PORT datab (145:145:145) (198:198:198))
        (PORT datac (142:142:142) (190:190:190))
        (PORT datad (160:160:160) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_count\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (265:265:265))
        (PORT datad (215:215:215) (264:264:264))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_count\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (207:207:207))
        (PORT datac (142:142:142) (189:189:189))
        (PORT datad (159:159:159) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_count\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (113:113:113) (144:144:144))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (208:208:208))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (211:211:211) (261:261:261))
        (PORT datad (203:203:203) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_state\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_count\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (194:194:194))
        (PORT datac (218:218:218) (280:280:280))
        (PORT datad (155:155:155) (204:204:204))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_count\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (115:115:115) (147:147:147))
        (PORT datad (110:110:110) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (191:191:191))
        (PORT datac (145:145:145) (193:193:193))
        (PORT datad (153:153:153) (202:202:202))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (282:282:282))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (235:235:235))
        (PORT datab (228:228:228) (288:288:288))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (214:214:214) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (232:232:232))
        (PORT datac (217:217:217) (279:279:279))
        (PORT datad (161:161:161) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_next\.111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (204:204:204))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (208:208:208) (257:257:257))
        (PORT datad (205:205:205) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_state\.111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (207:207:207))
        (PORT datab (327:327:327) (390:390:390))
        (PORT datac (143:143:143) (190:190:190))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (219:219:219) (281:281:281))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_state\.011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_next\.000\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (293:293:293))
        (PORT datab (157:157:157) (213:213:213))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_next\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (294:294:294) (337:337:337))
        (PORT datad (192:192:192) (224:224:224))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_state\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (147:147:147) (196:196:196))
        (PORT datad (217:217:217) (270:270:270))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (293:293:293))
        (PORT datab (115:115:115) (147:147:147))
        (PORT datad (227:227:227) (278:278:278))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_next\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_state\.101\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (189:189:189) (221:221:221))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_state\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|init_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (363:363:363))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|init_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (244:244:244))
        (PORT datab (385:385:385) (464:464:464))
        (PORT datad (414:414:414) (497:497:497))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|ack_refresh_request)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|refresh_request\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (240:240:240))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|refresh_request)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (242:242:242))
        (PORT datad (413:413:413) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (188:188:188))
        (PORT datab (117:117:117) (151:151:151))
        (PORT datad (310:310:310) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (478:478:478))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (597:597:597))
        (PORT datab (526:526:526) (626:626:626))
        (PORT datac (462:462:462) (541:541:541))
        (PORT datad (367:367:367) (447:447:447))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|cfgrom_readdata\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (633:633:633))
        (PORT datac (487:487:487) (576:576:576))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (204:204:204))
        (PORT datab (149:149:149) (203:203:203))
        (PORT datac (127:127:127) (175:175:175))
        (PORT datad (221:221:221) (276:276:276))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (429:429:429) (528:528:528))
        (PORT datac (372:372:372) (446:446:446))
        (PORT datad (384:384:384) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (202:202:202))
        (PORT datac (131:131:131) (180:180:180))
        (PORT datad (132:132:132) (178:178:178))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (685:685:685) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT asdata (544:544:544) (619:619:619))
        (PORT ena (893:893:893) (987:987:987))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (478:478:478) (556:556:556))
        (PORT datad (385:385:385) (465:465:465))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (685:685:685) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datac (328:328:328) (401:401:401))
        (PORT datad (196:196:196) (230:230:230))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (348:348:348) (409:409:409))
        (PORT datad (457:457:457) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (446:446:446))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (440:440:440) (496:496:496))
        (PORT datad (490:490:490) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[27\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (157:157:157))
        (PORT datab (389:389:389) (469:469:469))
        (PORT datac (364:364:364) (444:444:444))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (672:672:672))
        (PORT datab (551:551:551) (664:664:664))
        (PORT datac (721:721:721) (852:852:852))
        (PORT datad (745:745:745) (885:885:885))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (633:633:633))
        (PORT datab (724:724:724) (857:857:857))
        (PORT datac (543:543:543) (656:656:656))
        (PORT datad (716:716:716) (845:845:845))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (666:666:666))
        (PORT datab (547:547:547) (660:660:660))
        (PORT datac (727:727:727) (859:859:859))
        (PORT datad (751:751:751) (892:892:892))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (731:731:731))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (184:184:184) (217:217:217))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (634:634:634))
        (PORT datab (723:723:723) (856:856:856))
        (PORT datac (544:544:544) (656:656:656))
        (PORT datad (716:716:716) (844:844:844))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (801:801:801))
        (PORT datad (716:716:716) (848:848:848))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (638:638:638))
        (PORT datab (721:721:721) (854:854:854))
        (PORT datac (546:546:546) (659:659:659))
        (PORT datad (713:713:713) (841:841:841))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (668:668:668))
        (PORT datab (548:548:548) (661:661:661))
        (PORT datac (726:726:726) (857:857:857))
        (PORT datad (749:749:749) (890:890:890))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (416:416:416))
        (PORT datab (353:353:353) (408:408:408))
        (PORT datac (1091:1091:1091) (1263:1263:1263))
        (PORT datad (829:829:829) (970:970:970))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (388:388:388))
        (PORT datab (337:337:337) (394:394:394))
        (PORT datac (335:335:335) (394:394:394))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (959:959:959))
        (PORT datab (353:353:353) (407:407:407))
        (PORT datac (337:337:337) (385:385:385))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (622:622:622))
        (PORT datab (519:519:519) (616:616:616))
        (PORT datac (465:465:465) (549:549:549))
        (PORT datad (479:479:479) (565:565:565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (389:389:389))
        (PORT datac (687:687:687) (818:818:818))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (841:841:841))
        (PORT datab (955:955:955) (1141:1141:1141))
        (PORT datac (984:984:984) (1139:1139:1139))
        (PORT datad (1022:1022:1022) (1212:1212:1212))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (836:836:836))
        (PORT datab (957:957:957) (1143:1143:1143))
        (PORT datac (987:987:987) (1142:1142:1142))
        (PORT datad (1026:1026:1026) (1217:1217:1217))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (907:907:907) (1037:1037:1037))
        (PORT datad (775:775:775) (893:893:893))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (911:911:911) (1041:1041:1041))
        (PORT datad (773:773:773) (891:891:891))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (422:422:422))
        (PORT datab (361:361:361) (429:429:429))
        (PORT datac (115:115:115) (142:142:142))
        (PORT datad (277:277:277) (312:312:312))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (423:423:423))
        (PORT datab (728:728:728) (869:869:869))
        (PORT datac (163:163:163) (196:196:196))
        (PORT datad (794:794:794) (923:923:923))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (637:637:637))
        (PORT datab (629:629:629) (733:733:733))
        (PORT datac (531:531:531) (635:635:635))
        (PORT datad (703:703:703) (829:829:829))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (877:877:877))
        (PORT datac (540:540:540) (653:653:653))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (640:640:640))
        (PORT datab (722:722:722) (855:855:855))
        (PORT datac (548:548:548) (661:661:661))
        (PORT datad (713:713:713) (841:841:841))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (535:535:535) (640:640:640))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (633:633:633))
        (PORT datab (202:202:202) (239:239:239))
        (PORT datac (340:340:340) (387:387:387))
        (PORT datad (312:312:312) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (428:428:428))
        (PORT datac (675:675:675) (798:798:798))
        (PORT datad (715:715:715) (847:847:847))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1038:1038:1038))
        (PORT datab (1052:1052:1052) (1206:1206:1206))
        (PORT datac (887:887:887) (1063:1063:1063))
        (PORT datad (811:811:811) (934:934:934))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (978:978:978))
        (PORT datab (379:379:379) (448:448:448))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (897:897:897) (1070:1070:1070))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (459:459:459) (541:541:541))
        (PORT datad (355:355:355) (430:430:430))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (638:638:638))
        (PORT datab (769:769:769) (918:918:918))
        (PORT datac (725:725:725) (857:857:857))
        (PORT datad (538:538:538) (641:641:641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (733:733:733))
        (PORT datab (548:548:548) (661:661:661))
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (420:420:420))
        (PORT datab (340:340:340) (397:397:397))
        (PORT datac (1092:1092:1092) (1264:1264:1264))
        (PORT datad (831:831:831) (973:973:973))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (976:976:976))
        (PORT datab (921:921:921) (1101:1101:1101))
        (PORT datac (883:883:883) (1058:1058:1058))
        (PORT datad (813:813:813) (936:936:936))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (976:976:976))
        (PORT datab (918:918:918) (1097:1097:1097))
        (PORT datac (885:885:885) (1061:1061:1061))
        (PORT datad (810:810:810) (933:933:933))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (891:891:891) (1022:1022:1022))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (837:837:837))
        (PORT datab (956:956:956) (1143:1143:1143))
        (PORT datac (986:986:986) (1142:1142:1142))
        (PORT datad (1025:1025:1025) (1216:1216:1216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (845:845:845))
        (PORT datab (953:953:953) (1139:1139:1139))
        (PORT datac (981:981:981) (1136:1136:1136))
        (PORT datad (1019:1019:1019) (1209:1209:1209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (433:433:433))
        (PORT datac (327:327:327) (385:385:385))
        (PORT datad (772:772:772) (890:890:890))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1186:1186:1186))
        (PORT datab (355:355:355) (416:416:416))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (801:801:801))
        (PORT datab (452:452:452) (516:516:516))
        (PORT datac (422:422:422) (471:471:471))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (1092:1092:1092) (1264:1264:1264))
        (PORT datad (326:326:326) (373:373:373))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (559:559:559))
        (PORT datab (287:287:287) (338:338:338))
        (PORT datac (437:437:437) (507:507:507))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (444:444:444))
        (PORT datab (344:344:344) (405:405:405))
        (PORT datad (781:781:781) (905:905:905))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (403:403:403))
        (PORT datab (1089:1089:1089) (1250:1250:1250))
        (PORT datac (314:314:314) (362:362:362))
        (PORT datad (786:786:786) (910:910:910))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (444:444:444))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (471:471:471) (542:542:542))
        (PORT datad (781:781:781) (905:905:905))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (447:447:447) (513:513:513))
        (PORT datac (339:339:339) (388:388:388))
        (PORT datad (277:277:277) (320:320:320))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (964:964:964))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (336:336:336) (383:383:383))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (619:619:619) (719:719:719))
        (PORT datad (445:445:445) (521:521:521))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1026:1026:1026))
        (PORT datab (577:577:577) (657:657:657))
        (PORT datac (353:353:353) (410:410:410))
        (PORT datad (340:340:340) (399:399:399))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (794:794:794))
        (PORT datad (589:589:589) (693:693:693))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (551:551:551))
        (PORT datab (481:481:481) (568:568:568))
        (PORT datac (340:340:340) (413:413:413))
        (PORT datad (601:601:601) (702:702:702))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (624:624:624))
        (PORT datab (536:536:536) (638:638:638))
        (PORT datac (482:482:482) (570:570:570))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1271:1271:1271))
        (PORT datab (219:219:219) (268:268:268))
        (PORT datad (642:642:642) (739:739:739))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (121:121:121) (152:152:152))
        (PORT datad (116:116:116) (140:140:140))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (303:303:303))
        (PORT datad (115:115:115) (138:138:138))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (590:590:590) (654:654:654))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1330:1330:1330))
        (PORT datab (219:219:219) (277:277:277))
        (PORT datad (412:412:412) (483:483:483))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (865:865:865))
        (PORT datab (528:528:528) (615:615:615))
        (PORT datac (319:319:319) (366:366:366))
        (PORT datad (191:191:191) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (741:741:741))
        (PORT datab (498:498:498) (594:594:594))
        (PORT datac (596:596:596) (694:694:694))
        (PORT datad (504:504:504) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (669:669:669))
        (PORT datab (549:549:549) (662:662:662))
        (PORT datac (725:725:725) (857:857:857))
        (PORT datad (749:749:749) (890:890:890))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (690:690:690) (822:822:822))
        (PORT datad (516:516:516) (604:604:604))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (418:418:418))
        (PORT datab (355:355:355) (409:409:409))
        (PORT datac (338:338:338) (387:387:387))
        (PORT datad (828:828:828) (970:970:970))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (421:421:421))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1092:1092:1092) (1264:1264:1264))
        (PORT datad (832:832:832) (974:974:974))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (835:835:835))
        (PORT datab (957:957:957) (1144:1144:1144))
        (PORT datac (987:987:987) (1143:1143:1143))
        (PORT datad (1027:1027:1027) (1218:1218:1218))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (439:439:439))
        (PORT datab (796:796:796) (922:922:922))
        (PORT datac (333:333:333) (392:392:392))
        (PORT datad (905:905:905) (1038:1038:1038))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (839:839:839))
        (PORT datab (956:956:956) (1142:1142:1142))
        (PORT datac (985:985:985) (1140:1140:1140))
        (PORT datad (1023:1023:1023) (1214:1214:1214))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (157:157:157))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (329:329:329) (388:388:388))
        (PORT datad (335:335:335) (396:396:396))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datac (107:107:107) (130:130:130))
        (PORT datad (276:276:276) (310:310:310))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (344:344:344) (402:402:402))
        (PORT datac (297:297:297) (340:340:340))
        (PORT datad (834:834:834) (977:977:977))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (648:648:648))
        (PORT datab (366:366:366) (438:438:438))
        (PORT datac (529:529:529) (614:614:614))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (188:188:188))
        (PORT datab (666:666:666) (787:787:787))
        (PORT datad (704:704:704) (796:796:796))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (1020:1020:1020) (1146:1146:1146))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (636:636:636))
        (PORT datab (764:764:764) (912:912:912))
        (PORT datac (720:720:720) (852:852:852))
        (PORT datad (541:541:541) (645:645:645))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (637:637:637))
        (PORT datac (536:536:536) (643:643:643))
        (PORT datad (742:742:742) (882:882:882))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (147:147:147))
        (PORT datab (552:552:552) (666:666:666))
        (PORT datac (723:723:723) (855:855:855))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_new_inst\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (199:199:199))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (999:999:999))
        (PORT datab (389:389:389) (472:472:472))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (677:677:677))
        (PORT datab (553:553:553) (666:666:666))
        (PORT datac (718:718:718) (849:849:849))
        (PORT datad (742:742:742) (882:882:882))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (935:935:935))
        (PORT datab (449:449:449) (514:514:514))
        (PORT datac (1098:1098:1098) (1273:1273:1273))
        (PORT datad (425:425:425) (479:479:479))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (834:834:834))
        (PORT datab (958:958:958) (1144:1144:1144))
        (PORT datac (988:988:988) (1143:1143:1143))
        (PORT datad (1028:1028:1028) (1218:1218:1218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (529:529:529))
        (PORT datab (901:901:901) (1037:1037:1037))
        (PORT datac (478:478:478) (563:563:563))
        (PORT datad (1017:1017:1017) (1161:1161:1161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (583:583:583))
        (PORT datab (472:472:472) (540:540:540))
        (PORT datac (309:309:309) (364:364:364))
        (PORT datad (293:293:293) (330:330:330))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (257:257:257))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (332:332:332) (387:387:387))
        (PORT datac (909:909:909) (1039:1039:1039))
        (PORT datad (739:739:739) (849:849:849))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1111:1111:1111) (1119:1119:1119))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (655:655:655) (724:724:724))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (628:628:628) (736:736:736))
        (PORT datad (905:905:905) (1039:1039:1039))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (817:817:817) (954:954:954))
        (PORT datad (455:455:455) (539:539:539))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (535:535:535))
        (PORT datab (897:897:897) (1033:1033:1033))
        (PORT datac (473:473:473) (557:557:557))
        (PORT datad (1021:1021:1021) (1165:1165:1165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (417:417:417))
        (PORT datac (89:89:89) (112:112:112))
        (PORT datad (456:456:456) (508:508:508))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (674:674:674))
        (PORT datab (552:552:552) (665:665:665))
        (PORT datac (721:721:721) (852:852:852))
        (PORT datad (744:744:744) (885:885:885))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (352:352:352))
        (PORT datab (442:442:442) (509:509:509))
        (PORT datac (430:430:430) (486:486:486))
        (PORT datad (663:663:663) (772:772:772))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (587:587:587))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (307:307:307) (362:362:362))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (976:976:976))
        (PORT datab (922:922:922) (1102:1102:1102))
        (PORT datac (883:883:883) (1058:1058:1058))
        (PORT datad (813:813:813) (936:936:936))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1040:1040:1040))
        (PORT datab (1051:1051:1051) (1205:1205:1205))
        (PORT datac (360:360:360) (427:427:427))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (472:472:472))
        (PORT datad (387:387:387) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (769:769:769))
        (PORT datab (508:508:508) (597:597:597))
        (PORT datac (477:477:477) (557:557:557))
        (PORT datad (459:459:459) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (308:308:308))
        (PORT datab (348:348:348) (419:419:419))
        (PORT datac (159:159:159) (217:217:217))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1167:1167:1167))
        (PORT asdata (297:297:297) (337:337:337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1167:1167:1167))
        (PORT asdata (297:297:297) (337:337:337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1155:1155:1155) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (654:654:654))
        (PORT datab (212:212:212) (256:256:256))
        (PORT datac (399:399:399) (483:483:483))
        (PORT datad (125:125:125) (146:146:146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (488:488:488))
        (PORT datab (410:410:410) (500:500:500))
        (PORT datac (536:536:536) (632:632:632))
        (PORT datad (197:197:197) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (576:576:576))
        (PORT datab (124:124:124) (162:162:162))
        (PORT datad (108:108:108) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (125:125:125) (171:171:171))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (158:158:158))
        (PORT datab (133:133:133) (171:171:171))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (462:462:462) (541:541:541))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (506:506:506))
        (PORT datac (361:361:361) (423:423:423))
        (PORT datad (368:368:368) (435:435:435))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (448:448:448) (518:518:518))
        (PORT datad (116:116:116) (146:146:146))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (549:549:549))
        (PORT datab (131:131:131) (170:170:170))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (989:989:989))
        (PORT datab (756:756:756) (860:860:860))
        (PORT datac (453:453:453) (523:523:523))
        (PORT datad (107:107:107) (133:133:133))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (990:990:990))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datad (741:741:741) (835:835:835))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (572:572:572))
        (PORT datab (129:129:129) (168:168:168))
        (PORT datac (483:483:483) (561:561:561))
        (PORT datad (107:107:107) (131:131:131))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (563:563:563))
        (PORT datab (504:504:504) (593:593:593))
        (PORT datac (326:326:326) (392:392:392))
        (PORT datad (341:341:341) (406:406:406))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (163:163:163) (191:191:191))
        (PORT datad (177:177:177) (205:205:205))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (485:485:485))
        (PORT datab (568:568:568) (664:664:664))
        (PORT datac (709:709:709) (834:834:834))
        (PORT datad (310:310:310) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (501:501:501) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_003\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (595:595:595))
        (PORT datac (343:343:343) (406:406:406))
        (PORT datad (455:455:455) (537:537:537))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (535:535:535))
        (PORT datac (462:462:462) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (1034:1034:1034))
        (PORT datad (590:590:590) (683:683:683))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (660:660:660))
        (PORT datac (490:490:490) (580:580:580))
        (PORT datad (1189:1189:1189) (1384:1384:1384))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (363:363:363))
        (PORT datab (428:428:428) (524:524:524))
        (PORT datac (133:133:133) (183:183:183))
        (PORT datad (137:137:137) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (602:602:602))
        (PORT datab (500:500:500) (575:575:575))
        (PORT datac (227:227:227) (285:285:285))
        (PORT datad (486:486:486) (547:547:547))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (287:287:287))
        (PORT datab (235:235:235) (280:280:280))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (604:604:604))
        (PORT datab (231:231:231) (275:275:275))
        (PORT datac (223:223:223) (280:280:280))
        (PORT datad (479:479:479) (552:552:552))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (234:234:234) (279:279:279))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (234:234:234) (279:279:279))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (407:407:407))
        (PORT datab (234:234:234) (278:278:278))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (393:393:393))
        (PORT datab (232:232:232) (277:277:277))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (395:395:395))
        (PORT datab (335:335:335) (401:401:401))
        (PORT datac (319:319:319) (389:389:389))
        (PORT datad (323:323:323) (385:385:385))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (169:169:169))
        (PORT datab (723:723:723) (603:603:603))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (114:114:114) (143:143:143))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (633:633:633) (709:709:709))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (618:618:618))
        (PORT datad (484:484:484) (578:578:578))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (609:609:609))
        (PORT datab (519:519:519) (623:623:623))
        (PORT datac (149:149:149) (198:198:198))
        (PORT datad (498:498:498) (593:593:593))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (230:230:230))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (803:803:803) (935:935:935))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (781:781:781) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (639:639:639))
        (PORT datab (164:164:164) (221:221:221))
        (PORT datac (1651:1651:1651) (1398:1398:1398))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (1005:1005:1005))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (605:605:605))
        (PORT datab (517:517:517) (621:621:621))
        (PORT datac (803:803:803) (935:935:935))
        (PORT datad (501:501:501) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (1008:1008:1008))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (1007:1007:1007))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (1005:1005:1005))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (1007:1007:1007))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (1006:1006:1006))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (1007:1007:1007))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (1004:1004:1004))
        (PORT datac (119:119:119) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (1006:1006:1006))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (1007:1007:1007))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (637:637:637))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (149:149:149) (198:198:198))
        (PORT datad (775:775:775) (886:886:886))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (191:191:191) (222:222:222))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (644:644:644) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (385:385:385) (460:460:460))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|t_dav\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (251:251:251))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1610:1610:1610) (1371:1371:1371))
        (PORT datad (844:844:844) (975:975:975))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (524:524:524) (614:614:614))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (781:781:781) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (479:479:479))
        (PORT datab (693:693:693) (574:574:574))
        (PORT datad (364:364:364) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (287:287:287))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (634:634:634) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (372:372:372) (448:448:448))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (634:634:634) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (471:471:471))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (388:388:388) (467:467:467))
        (PORT datad (359:359:359) (431:431:431))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (304:304:304) (347:347:347))
        (PORT clrn (1159:1159:1159) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|rst2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (188:188:188) (236:236:236))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|t_ena\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (398:398:398))
        (PORT datab (407:407:407) (496:496:496))
        (PORT datac (321:321:321) (381:381:381))
        (PORT datad (317:317:317) (374:374:374))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (358:358:358))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT datac (149:149:149) (195:195:195))
        (PORT datad (388:388:388) (470:470:470))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (143:143:143) (184:184:184))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (413:413:413))
        (PORT datab (235:235:235) (294:294:294))
        (PORT datac (179:179:179) (216:216:216))
        (PORT datad (106:106:106) (123:123:123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datac (148:148:148) (194:194:194))
        (PORT datad (388:388:388) (471:471:471))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (357:357:357))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (392:392:392))
        (PORT datab (491:491:491) (570:570:570))
        (PORT datad (478:478:478) (562:562:562))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (146:146:146) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (418:418:418))
        (PORT datab (477:477:477) (544:544:544))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (129:129:129) (171:171:171))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (677:677:677))
        (PORT datab (524:524:524) (614:614:614))
        (PORT datac (334:334:334) (397:397:397))
        (PORT datad (108:108:108) (134:134:134))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (212:212:212))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (723:723:723))
        (PORT datab (851:851:851) (995:995:995))
        (PORT datac (811:811:811) (950:950:950))
        (PORT datad (606:606:606) (700:700:700))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (163:163:163))
        (PORT datab (339:339:339) (405:405:405))
        (PORT datad (457:457:457) (517:517:517))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (210:210:210))
        (PORT datad (133:133:133) (177:177:177))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (164:164:164))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (631:631:631) (726:726:726))
        (PORT datad (457:457:457) (517:517:517))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (510:510:510))
        (PORT datab (478:478:478) (545:545:545))
        (PORT datac (134:134:134) (183:183:183))
        (PORT datad (131:131:131) (175:175:175))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (PORT datab (478:478:478) (545:545:545))
        (PORT datac (632:632:632) (728:728:728))
        (PORT datad (463:463:463) (532:532:532))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (462:462:462) (522:522:522))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1405:1405:1405))
        (PORT datab (876:876:876) (1030:1030:1030))
        (PORT datac (384:384:384) (452:452:452))
        (PORT datad (405:405:405) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (528:528:528))
        (PORT datab (143:143:143) (195:195:195))
        (PORT datac (131:131:131) (180:180:180))
        (PORT datad (457:457:457) (517:517:517))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|keycode\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (774:774:774) (879:879:879))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (PORT ena (592:592:592) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (789:789:789))
        (PORT datac (648:648:648) (763:763:763))
        (PORT datad (202:202:202) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1404:1404:1404))
        (PORT datab (138:138:138) (175:175:175))
        (PORT datac (402:402:402) (480:480:480))
        (PORT datad (115:115:115) (138:138:138))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (670:670:670) (562:562:562))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (634:634:634) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (653:653:653) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (653:653:653) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (653:653:653) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (653:653:653) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (653:653:653) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (262:262:262))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (653:653:653) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1141:1141:1141))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (511:511:511))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (218:218:218))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|r_val)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (143:143:143) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datac (194:194:194) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1135:1135:1135))
        (PORT ena (858:858:858) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1135:1135:1135))
        (PORT ena (858:858:858) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1135:1135:1135))
        (PORT ena (858:858:858) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1135:1135:1135))
        (PORT ena (858:858:858) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1135:1135:1135))
        (PORT ena (858:858:858) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (262:262:262))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1135:1135:1135))
        (PORT ena (858:858:858) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (270:270:270))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (PORT ena (522:522:522) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (262:262:262))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (PORT ena (522:522:522) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (267:267:267))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (PORT ena (522:522:522) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (PORT ena (522:522:522) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (264:264:264))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (PORT ena (522:522:522) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (270:270:270))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (PORT ena (522:522:522) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (547:547:547))
        (PORT datac (619:619:619) (719:719:719))
        (PORT datad (355:355:355) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (736:736:736))
        (PORT datab (378:378:378) (466:466:466))
        (PORT datac (479:479:479) (563:563:563))
        (PORT datad (821:821:821) (950:950:950))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1111:1111:1111) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (634:634:634))
        (PORT datab (488:488:488) (586:586:586))
        (PORT datac (371:371:371) (448:448:448))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (326:326:326))
        (PORT datab (421:421:421) (516:516:516))
        (PORT datad (271:271:271) (311:311:311))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1038:1038:1038))
        (PORT datab (918:918:918) (1097:1097:1097))
        (PORT datac (887:887:887) (1063:1063:1063))
        (PORT datad (810:810:810) (933:933:933))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (977:977:977))
        (PORT datab (377:377:377) (445:445:445))
        (PORT datac (1030:1030:1030) (1176:1176:1176))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (977:977:977))
        (PORT datab (924:924:924) (1104:1104:1104))
        (PORT datac (882:882:882) (1058:1058:1058))
        (PORT datad (814:814:814) (938:938:938))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (847:847:847))
        (PORT datac (980:980:980) (1135:1135:1135))
        (PORT datad (1017:1017:1017) (1207:1207:1207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (358:358:358))
        (PORT datab (928:928:928) (1066:1066:1066))
        (PORT datac (338:338:338) (397:397:397))
        (PORT datad (326:326:326) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (794:794:794) (920:920:920))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (200:200:200) (233:233:233))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1111:1111:1111) (1119:1119:1119))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (288:288:288))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datad (703:703:703) (839:839:839))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (169:169:169) (199:199:199))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (406:406:406))
        (PORT datab (502:502:502) (590:590:590))
        (PORT datac (496:496:496) (588:588:588))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (532:532:532))
        (PORT datac (451:451:451) (524:524:524))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (327:327:327))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (531:531:531))
        (PORT datab (465:465:465) (544:544:544))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (502:502:502) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (278:278:278))
        (PORT datad (461:461:461) (544:544:544))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (946:946:946))
        (PORT datab (979:979:979) (1138:1138:1138))
        (PORT datac (799:799:799) (935:935:935))
        (PORT datad (464:464:464) (548:548:548))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (668:668:668))
        (PORT datab (917:917:917) (1060:1060:1060))
        (PORT datac (323:323:323) (383:383:383))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (435:435:435))
        (PORT datac (640:640:640) (749:749:749))
        (PORT datad (554:554:554) (659:659:659))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (590:590:590))
        (PORT datad (487:487:487) (578:578:578))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (421:421:421))
        (PORT datad (491:491:491) (582:582:582))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (586:586:586))
        (PORT datad (913:913:913) (1050:1050:1050))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (848:848:848))
        (PORT datad (911:911:911) (1049:1049:1049))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (271:271:271))
        (PORT datab (148:148:148) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (464:464:464))
        (PORT datad (485:485:485) (576:576:576))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1024:1024:1024))
        (PORT datab (473:473:473) (543:543:543))
        (PORT datac (488:488:488) (565:565:565))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT asdata (992:992:992) (1116:1116:1116))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (650:650:650))
        (PORT datab (643:643:643) (767:767:767))
        (PORT datad (634:634:634) (734:734:734))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[8\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (794:794:794))
        (PORT datab (658:658:658) (758:758:758))
        (PORT datac (691:691:691) (824:824:824))
        (PORT datad (516:516:516) (604:604:604))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (443:443:443))
        (PORT datad (461:461:461) (544:544:544))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (774:774:774))
        (PORT datac (365:365:365) (445:445:445))
        (PORT datad (554:554:554) (659:659:659))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[9\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (846:846:846))
        (PORT datab (495:495:495) (573:573:573))
        (PORT datac (513:513:513) (585:585:585))
        (PORT datad (517:517:517) (606:606:606))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (769:769:769))
        (PORT datad (711:711:711) (821:821:821))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[10\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (838:838:838))
        (PORT datab (530:530:530) (606:606:606))
        (PORT datac (460:460:460) (523:523:523))
        (PORT datad (520:520:520) (610:610:610))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (477:477:477) (563:563:563))
        (PORT datad (486:486:486) (577:577:577))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (523:523:523))
        (PORT datad (491:491:491) (581:581:581))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (561:561:561))
        (PORT datad (492:492:492) (583:583:583))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (661:661:661))
        (PORT datad (912:912:912) (1050:1050:1050))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (863:863:863))
        (PORT datad (911:911:911) (1049:1049:1049))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (595:595:595))
        (PORT datad (489:489:489) (580:580:580))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (640:640:640))
        (PORT datad (913:913:913) (1051:1051:1051))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (845:845:845))
        (PORT datad (913:913:913) (1050:1050:1050))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ien_AE\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (644:644:644) (764:764:764))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ien_AE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1410:1410:1410))
        (PORT datab (138:138:138) (174:174:174))
        (PORT datac (389:389:389) (457:457:457))
        (PORT datad (119:119:119) (142:142:142))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1326:1326:1326))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (466:466:466))
        (PORT datab (367:367:367) (447:447:447))
        (PORT datac (356:356:356) (431:431:431))
        (PORT datad (351:351:351) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (393:393:393) (476:476:476))
        (PORT datac (499:499:499) (596:596:596))
        (PORT datad (360:360:360) (440:440:440))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (267:267:267))
        (PORT datad (503:503:503) (587:587:587))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (738:738:738))
        (PORT datab (893:893:893) (1039:1039:1039))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (810:810:810))
        (PORT datab (774:774:774) (879:879:879))
        (PORT datad (576:576:576) (643:643:643))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (864:864:864) (945:945:945))
        (PORT clrn (1115:1115:1115) (1122:1122:1122))
        (PORT sload (876:876:876) (965:965:965))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (503:503:503))
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (783:783:783))
        (PORT datab (760:760:760) (863:863:863))
        (PORT datad (576:576:576) (643:643:643))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (898:898:898) (999:999:999))
        (PORT clrn (1115:1115:1115) (1122:1122:1122))
        (PORT sload (876:876:876) (965:965:965))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (726:726:726))
        (PORT datad (911:911:911) (1048:1048:1048))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (642:642:642))
        (PORT datab (113:113:113) (144:144:144))
        (PORT datac (647:647:647) (764:764:764))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|jupdate\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (781:781:781) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|jupdate1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (539:539:539) (630:630:630))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (187:187:187))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (196:196:196))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (490:490:490))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (362:362:362) (445:445:445))
        (PORT datad (360:360:360) (432:432:432))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (197:197:197) (247:247:247))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|t_pause\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (277:277:277))
        (PORT datac (131:131:131) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (398:398:398))
        (PORT datab (353:353:353) (417:417:417))
        (PORT datad (538:538:538) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (621:621:621) (696:696:696))
        (PORT clrn (1372:1372:1372) (1338:1338:1338))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (1081:1081:1081))
        (PORT datac (573:573:573) (643:643:643))
        (PORT datad (747:747:747) (844:844:844))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (981:981:981) (1103:1103:1103))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rd_ptr\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (303:303:303))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datad (119:119:119) (143:143:143))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|rd_ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|rd_ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (207:207:207))
        (PORT datad (120:120:120) (144:144:144))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rd_ptr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (302:302:302))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1137:1137:1137))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1251:1251:1251) (1217:1217:1217))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~106feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (485:485:485))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (262:262:262))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1142:1142:1142))
        (PORT ena (657:657:657) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (266:266:266))
        (PORT datab (182:182:182) (246:246:246))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1142:1142:1142))
        (PORT ena (657:657:657) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~423)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (269:269:269))
        (PORT datab (184:184:184) (248:248:248))
        (PORT datac (346:346:346) (414:414:414))
        (PORT datad (221:221:221) (276:276:276))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~106)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (666:666:666) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~420)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (258:258:258))
        (PORT datab (181:181:181) (245:245:245))
        (PORT datac (334:334:334) (401:401:401))
        (PORT datad (227:227:227) (282:282:282))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~74)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (842:842:842) (932:932:932))
        (PORT ena (755:755:755) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~421)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (265:265:265))
        (PORT datab (181:181:181) (245:245:245))
        (PORT datac (341:341:341) (408:408:408))
        (PORT datad (224:224:224) (278:278:278))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~42)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (622:622:622) (682:682:682))
        (PORT ena (1039:1039:1039) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~422)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (260:260:260))
        (PORT datab (182:182:182) (246:246:246))
        (PORT datac (333:333:333) (399:399:399))
        (PORT datad (228:228:228) (284:284:284))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (623:623:623) (683:683:683))
        (PORT ena (782:782:782) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (584:584:584))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (384:384:384) (452:452:452))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~384)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (402:402:402))
        (PORT datab (407:407:407) (479:479:479))
        (PORT datad (163:163:163) (193:193:193))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~170feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (487:487:487))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~170)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (918:918:918) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~419)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (258:258:258))
        (PORT datab (180:180:180) (244:244:244))
        (PORT datac (337:337:337) (403:403:403))
        (PORT datad (226:226:226) (281:281:281))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~234)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (745:745:745) (826:826:826))
        (PORT ena (1061:1061:1061) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~202feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (543:543:543) (613:613:613))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~417)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (259:259:259))
        (PORT datab (182:182:182) (246:246:246))
        (PORT datac (334:334:334) (400:400:400))
        (PORT datad (228:228:228) (283:283:283))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~202)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~418)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (267:267:267))
        (PORT datab (183:183:183) (247:247:247))
        (PORT datac (345:345:345) (413:413:413))
        (PORT datad (221:221:221) (276:276:276))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~138)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (745:745:745) (826:826:826))
        (PORT ena (991:991:991) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (262:262:262))
        (PORT datab (493:493:493) (581:581:581))
        (PORT datad (387:387:387) (455:455:455))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (574:574:574))
        (PORT datab (416:416:416) (489:489:489))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~385)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (438:438:438))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (159:159:159) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (522:522:522))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (939:939:939) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_to_in_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (402:402:402) (467:467:467))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_to_in_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_to_in_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|take_in_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (359:359:359))
        (PORT datab (374:374:374) (443:443:443))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (628:628:628) (708:708:708))
        (PORT clrn (1356:1356:1356) (1325:1325:1325))
        (PORT ena (768:768:768) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (481:481:481))
        (PORT datab (650:650:650) (761:761:761))
        (PORT datac (523:523:523) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT asdata (903:903:903) (1025:1025:1025))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (607:607:607))
        (PORT datab (782:782:782) (927:927:927))
        (PORT datad (645:645:645) (745:745:745))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (450:450:450))
        (PORT datab (400:400:400) (495:495:495))
        (PORT datac (965:965:965) (1135:1135:1135))
        (PORT datad (758:758:758) (868:868:868))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (485:485:485))
        (PORT datad (466:466:466) (548:548:548))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1028:1028:1028))
        (PORT datac (451:451:451) (515:515:515))
        (PORT datad (585:585:585) (667:667:667))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT asdata (1096:1096:1096) (1227:1227:1227))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (203:203:203))
        (PORT datab (362:362:362) (431:431:431))
        (PORT datac (120:120:120) (149:149:149))
        (PORT datad (345:345:345) (405:405:405))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (772:772:772))
        (PORT datac (349:349:349) (418:418:418))
        (PORT datad (553:553:553) (657:657:657))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (367:367:367) (423:423:423))
        (PORT d[1] (370:370:370) (419:419:419))
        (PORT d[2] (372:372:372) (431:431:431))
        (PORT d[3] (461:461:461) (523:523:523))
        (PORT d[4] (362:362:362) (417:417:417))
        (PORT d[5] (205:205:205) (237:237:237))
        (PORT d[6] (203:203:203) (236:236:236))
        (PORT d[7] (359:359:359) (411:411:411))
        (PORT d[9] (203:203:203) (234:234:234))
        (PORT d[10] (204:204:204) (235:235:235))
        (PORT d[11] (359:359:359) (415:415:415))
        (PORT d[12] (606:606:606) (691:691:691))
        (PORT d[13] (203:203:203) (235:235:235))
        (PORT d[14] (204:204:204) (235:235:235))
        (PORT d[15] (205:205:205) (238:238:238))
        (PORT d[16] (206:206:206) (233:233:233))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (1172:1172:1172) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (373:373:373) (432:432:432))
        (PORT d[1] (342:342:342) (393:393:393))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1169:1169:1169) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (682:682:682) (657:657:657))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1169:1169:1169) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (652:652:652) (687:687:687))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1169:1169:1169) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (518:518:518) (579:579:579))
        (PORT d[1] (519:519:519) (585:585:585))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (1172:1172:1172) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (1172:1172:1172) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1146:1146:1146))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1259:1259:1259) (1226:1226:1226))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~127feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (717:717:717) (816:816:816))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~127)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~95)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT asdata (972:972:972) (1070:1070:1070))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~63)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (612:612:612) (677:677:677))
        (PORT ena (883:883:883) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~31)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (612:612:612) (677:677:677))
        (PORT ena (768:768:768) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (260:260:260))
        (PORT datab (415:415:415) (494:494:494))
        (PORT datad (390:390:390) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (581:581:581))
        (PORT datab (311:311:311) (373:373:373))
        (PORT datad (274:274:274) (307:307:307))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~191feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (815:815:815))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~191)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (939:939:939) (1044:1044:1044))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~255)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT asdata (1154:1154:1154) (1286:1286:1286))
        (PORT ena (1160:1160:1160) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~223feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (838:838:838))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~223)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (760:760:760) (825:825:825))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~159)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (1152:1152:1152) (1284:1284:1284))
        (PORT ena (742:742:742) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (595:595:595))
        (PORT datab (598:598:598) (689:689:689))
        (PORT datad (496:496:496) (577:577:577))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (717:717:717))
        (PORT datab (402:402:402) (474:474:474))
        (PORT datad (160:160:160) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~360)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (364:364:364) (429:429:429))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (314:314:314) (373:373:373))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (774:774:774) (838:838:838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_toggle_flopped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1443:1443:1443))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_to_in_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_to_in_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_to_in_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|take_in_data\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (358:358:358))
        (PORT datab (373:373:373) (441:441:441))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (758:758:758) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (932:932:932))
        (PORT datab (203:203:203) (262:262:262))
        (PORT datac (736:736:736) (849:849:849))
        (PORT datad (363:363:363) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (186:186:186))
        (PORT datab (312:312:312) (375:375:375))
        (PORT datac (595:595:595) (694:694:694))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datad (493:493:493) (579:579:579))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (796:796:796))
        (PORT datac (605:605:605) (707:707:707))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (763:763:763))
        (PORT datab (401:401:401) (480:480:480))
        (PORT datac (576:576:576) (671:671:671))
        (PORT datad (894:894:894) (1047:1047:1047))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (751:751:751) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (296:296:296))
        (PORT datac (290:290:290) (345:345:345))
        (PORT datad (194:194:194) (244:244:244))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (739:739:739))
        (PORT datab (211:211:211) (268:268:268))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (574:574:574))
        (PORT datab (468:468:468) (540:540:540))
        (PORT datac (532:532:532) (631:631:631))
        (PORT datad (245:245:245) (306:306:306))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (654:654:654) (779:779:779))
        (PORT datad (675:675:675) (795:795:795))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (744:744:744))
        (PORT datac (196:196:196) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|cfgrom_readdata\[28\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (623:623:623))
        (PORT datab (529:529:529) (630:630:630))
        (PORT datac (489:489:489) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[28\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (706:706:706))
        (PORT datab (669:669:669) (788:788:788))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[28\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (153:153:153))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (759:759:759) (852:852:852))
        (PORT sload (785:785:785) (871:871:871))
        (PORT ena (640:640:640) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (659:659:659))
        (PORT datac (629:629:629) (745:745:745))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (600:600:600) (696:696:696))
        (PORT datac (658:658:658) (773:773:773))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (471:471:471))
        (PORT datab (524:524:524) (624:624:624))
        (PORT datad (647:647:647) (759:759:759))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (614:614:614))
        (PORT datab (806:806:806) (946:946:946))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (691:691:691) (782:782:782))
        (PORT sload (700:700:700) (791:791:791))
        (PORT ena (751:751:751) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (390:390:390))
        (PORT datab (164:164:164) (214:214:214))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (808:808:808))
        (PORT datac (611:611:611) (706:706:706))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (832:832:832) (976:976:976))
        (PORT datac (327:327:327) (396:396:396))
        (PORT datad (298:298:298) (355:355:355))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (841:841:841))
        (PORT datac (866:866:866) (993:993:993))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (618:618:618))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (508:508:508))
        (PORT datab (647:647:647) (760:760:760))
        (PORT datac (634:634:634) (738:738:738))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (525:525:525) (623:623:623))
        (PORT datad (198:198:198) (248:248:248))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (626:626:626) (707:707:707))
        (PORT d[1] (598:598:598) (671:671:671))
        (PORT d[2] (586:586:586) (659:659:659))
        (PORT d[3] (736:736:736) (865:865:865))
        (PORT d[4] (855:855:855) (995:995:995))
        (PORT d[5] (483:483:483) (544:544:544))
        (PORT d[6] (602:602:602) (669:669:669))
        (PORT d[7] (473:473:473) (531:531:531))
        (PORT d[9] (443:443:443) (499:499:499))
        (PORT d[10] (553:553:553) (616:616:616))
        (PORT d[11] (585:585:585) (655:655:655))
        (PORT d[12] (705:705:705) (790:790:790))
        (PORT d[13] (586:586:586) (656:656:656))
        (PORT d[14] (676:676:676) (777:777:777))
        (PORT d[15] (580:580:580) (640:640:640))
        (PORT d[16] (491:491:491) (554:554:554))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (1020:1020:1020) (1061:1061:1061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (501:501:501) (565:565:565))
        (PORT d[1] (762:762:762) (858:858:858))
        (PORT d[2] (651:651:651) (742:742:742))
        (PORT d[3] (592:592:592) (666:666:666))
        (PORT d[4] (647:647:647) (734:734:734))
        (PORT d[5] (743:743:743) (830:830:830))
        (PORT d[6] (731:731:731) (862:862:862))
        (PORT d[7] (745:745:745) (835:835:835))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (1017:1017:1017) (1060:1060:1060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (766:766:766) (804:804:804))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (1017:1017:1017) (1060:1060:1060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (771:771:771))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (1017:1017:1017) (1060:1060:1060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (734:734:734) (818:818:818))
        (PORT d[1] (718:718:718) (797:797:797))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (1020:1020:1020) (1061:1061:1061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (1020:1020:1020) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (643:643:643))
        (PORT datac (585:585:585) (664:664:664))
        (PORT datad (684:684:684) (795:795:795))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT asdata (801:801:801) (913:913:913))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1119:1119:1119))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1225:1225:1225) (1191:1191:1191))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~109feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (596:596:596) (672:672:672))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~109)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~77)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT asdata (959:959:959) (1052:1052:1052))
        (PORT ena (1188:1188:1188) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~45)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1438:1438:1438))
        (PORT asdata (778:778:778) (861:861:861))
        (PORT ena (922:922:922) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT asdata (777:777:777) (860:860:860))
        (PORT ena (497:497:497) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (440:440:440))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (336:336:336) (393:393:393))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (360:360:360) (436:436:436))
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~173feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (607:607:607) (687:687:687))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~173)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~237)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (890:890:890) (985:985:985))
        (PORT ena (626:626:626) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~205)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (665:665:665) (732:732:732))
        (PORT ena (507:507:507) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~141)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (890:890:890) (984:984:984))
        (PORT ena (700:700:700) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (507:507:507))
        (PORT datab (341:341:341) (414:414:414))
        (PORT datad (226:226:226) (268:268:268))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (647:647:647))
        (PORT datab (354:354:354) (429:429:429))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~295)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (395:395:395))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (474:474:474) (526:526:526))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (PORT ena (434:434:434) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (640:640:640) (715:715:715))
        (PORT clrn (1378:1378:1378) (1341:1341:1341))
        (PORT ena (768:768:768) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (722:722:722))
        (PORT datab (764:764:764) (890:890:890))
        (PORT datad (493:493:493) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (712:712:712))
        (PORT datab (604:604:604) (701:701:701))
        (PORT datad (268:268:268) (307:307:307))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (621:621:621))
        (PORT datab (613:613:613) (724:724:724))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (604:604:604))
        (PORT datab (538:538:538) (632:632:632))
        (PORT datad (261:261:261) (296:296:296))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (446:446:446))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (467:467:467))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (456:456:456))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (447:447:447))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (473:473:473))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (465:465:465))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (486:486:486) (544:544:544))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (PORT sload (823:823:823) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1025:1025:1025))
        (PORT datac (454:454:454) (518:518:518))
        (PORT datad (470:470:470) (533:533:533))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT asdata (1017:1017:1017) (1153:1153:1153))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (647:647:647))
        (PORT datab (643:643:643) (767:767:767))
        (PORT datad (633:633:633) (733:733:733))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1107:1107:1107))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1221:1221:1221) (1187:1187:1187))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~110feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (594:594:594) (690:690:690))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~110)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~78)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1416:1416:1416))
        (PORT asdata (764:764:764) (857:857:857))
        (PORT ena (1039:1039:1039) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~46)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (766:766:766) (861:861:861))
        (PORT ena (1048:1048:1048) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (767:767:767) (862:862:862))
        (PORT ena (767:767:767) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~333)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (460:460:460))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (494:494:494) (575:575:575))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (502:502:502))
        (PORT datab (491:491:491) (584:584:584))
        (PORT datad (268:268:268) (305:305:305))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~174feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (592:592:592) (685:685:685))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~174)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (914:914:914) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~238)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1417:1417:1417))
        (PORT asdata (771:771:771) (867:867:867))
        (PORT ena (756:756:756) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~206feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (594:594:594) (688:688:688))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~206)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~142)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT asdata (773:773:773) (869:869:869))
        (PORT ena (1158:1158:1158) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~331)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (626:626:626))
        (PORT datab (368:368:368) (451:451:451))
        (PORT datad (376:376:376) (442:442:442))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~332)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (624:624:624))
        (PORT datab (360:360:360) (439:439:439))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~335)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (458:458:458))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (159:159:159) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT asdata (627:627:627) (705:705:705))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (419:419:419))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (PORT ena (774:774:774) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (342:342:342))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1408:1408:1408))
        (PORT datab (137:137:137) (173:173:173))
        (PORT datac (387:387:387) (455:455:455))
        (PORT datad (118:118:118) (141:141:141))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (503:503:503) (599:599:599))
        (PORT datad (311:311:311) (356:356:356))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (480:480:480))
        (PORT datab (579:579:579) (678:678:678))
        (PORT datad (480:480:480) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (744:744:744))
        (PORT datab (620:620:620) (709:709:709))
        (PORT datac (630:630:630) (726:726:726))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (606:606:606))
        (PORT datab (537:537:537) (630:630:630))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (642:642:642))
        (PORT datab (343:343:343) (395:395:395))
        (PORT datac (678:678:678) (807:807:807))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (831:831:831))
        (PORT datab (434:434:434) (535:535:535))
        (PORT datac (505:505:505) (574:574:574))
        (PORT datad (605:605:605) (697:697:697))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (643:643:643))
        (PORT datad (353:353:353) (425:425:425))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (647:647:647))
        (PORT datab (643:643:643) (767:767:767))
        (PORT datad (634:634:634) (734:734:734))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1125:1125:1125))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~183)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (1041:1041:1041) (1172:1172:1172))
        (PORT ena (493:493:493) (525:525:525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~215)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (1044:1044:1044) (1175:1175:1175))
        (PORT ena (507:507:507) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~151)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (916:916:916) (1029:1029:1029))
        (PORT ena (700:700:700) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (362:362:362))
        (PORT datab (344:344:344) (418:418:418))
        (PORT datad (226:226:226) (268:268:268))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~247)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (918:918:918) (1030:1030:1030))
        (PORT ena (626:626:626) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (385:385:385))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (304:304:304) (356:356:356))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~119)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (1033:1033:1033) (1161:1161:1161))
        (PORT ena (435:435:435) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~87)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT asdata (1070:1070:1070) (1193:1193:1193))
        (PORT ena (1188:1188:1188) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~55)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1438:1438:1438))
        (PORT asdata (1045:1045:1045) (1181:1181:1181))
        (PORT ena (922:922:922) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~23)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT asdata (1047:1047:1047) (1182:1182:1182))
        (PORT ena (497:497:497) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (444:444:444))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (336:336:336) (392:392:392))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (727:727:727) (849:849:849))
        (PORT datad (155:155:155) (181:181:181))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~270)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (316:316:316) (369:369:369))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (343:343:343))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (792:792:792) (886:886:886))
        (PORT clrn (1371:1371:1371) (1336:1336:1336))
        (PORT ena (724:724:724) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (760:760:760))
        (PORT datab (766:766:766) (891:891:891))
        (PORT datad (737:737:737) (864:864:864))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1124:1124:1124))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~56)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1438:1438:1438))
        (PORT asdata (729:729:729) (811:811:811))
        (PORT ena (922:922:922) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~24)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT asdata (728:728:728) (810:810:810))
        (PORT ena (497:497:497) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (434:434:434))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~88)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT asdata (962:962:962) (1060:1060:1060))
        (PORT ena (1188:1188:1188) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~120)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT asdata (774:774:774) (854:854:854))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (172:172:172) (206:206:206))
        (PORT datad (441:441:441) (517:517:517))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~184)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (737:737:737) (825:825:825))
        (PORT ena (493:493:493) (525:525:525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~248)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (747:747:747) (828:828:828))
        (PORT ena (626:626:626) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~216)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (734:734:734) (822:822:822))
        (PORT ena (507:507:507) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~152)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (746:746:746) (827:827:827))
        (PORT ena (700:700:700) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (386:386:386))
        (PORT datab (346:346:346) (420:420:420))
        (PORT datad (225:225:225) (267:267:267))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (395:395:395))
        (PORT datab (352:352:352) (427:427:427))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~275)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (390:390:390))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (341:341:341))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (851:851:851) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (PORT ena (774:774:774) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (367:367:367))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (592:592:592))
        (PORT datab (205:205:205) (265:265:265))
        (PORT datac (1009:1009:1009) (1167:1167:1167))
        (PORT datad (369:369:369) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (664:664:664))
        (PORT datab (273:273:273) (318:318:318))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (486:486:486) (567:567:567))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1153:1153:1153))
        (PORT ena (676:676:676) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (837:837:837))
        (PORT datab (609:609:609) (691:691:691))
        (PORT datad (402:402:402) (491:491:491))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (936:936:936))
        (PORT datab (448:448:448) (512:512:512))
        (PORT datac (1098:1098:1098) (1273:1273:1273))
        (PORT datad (428:428:428) (484:484:484))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (676:676:676))
        (PORT datab (553:553:553) (666:666:666))
        (PORT datac (719:719:719) (851:851:851))
        (PORT datad (743:743:743) (883:883:883))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (821:821:821))
        (PORT datac (336:336:336) (381:381:381))
        (PORT datad (340:340:340) (391:391:391))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (329:329:329))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (105:105:105) (126:126:126))
        (PORT datad (717:717:717) (850:850:850))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (451:451:451) (538:538:538))
        (PORT datad (322:322:322) (384:384:384))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1035:1035:1035) (1157:1157:1157))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[25\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (271:271:271))
        (PORT datab (537:537:537) (638:638:638))
        (PORT datac (498:498:498) (589:589:589))
        (PORT datad (501:501:501) (603:603:603))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (713:713:713))
        (PORT datab (360:360:360) (428:428:428))
        (PORT datad (330:330:330) (380:380:380))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1066:1066:1066))
        (PORT datab (793:793:793) (919:919:919))
        (PORT datac (339:339:339) (395:395:395))
        (PORT datad (326:326:326) (377:377:377))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (370:370:370))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (758:758:758) (874:874:874))
        (PORT datad (900:900:900) (1026:1026:1026))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (423:423:423))
        (PORT datab (359:359:359) (427:427:427))
        (PORT datac (115:115:115) (142:142:142))
        (PORT datad (435:435:435) (503:503:503))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (381:381:381))
        (PORT datac (558:558:558) (636:636:636))
        (PORT datad (319:319:319) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (515:515:515) (567:567:567))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (1006:1006:1006) (1150:1150:1150))
        (PORT sload (1295:1295:1295) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1151:1151:1151))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1258:1258:1258) (1223:1223:1223))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~185feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (561:561:561))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~185)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (493:493:493) (525:525:525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~249)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (793:793:793) (879:879:879))
        (PORT ena (626:626:626) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~217feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (561:561:561))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~217)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~153)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (793:793:793) (878:878:878))
        (PORT ena (700:700:700) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (734:734:734))
        (PORT datab (355:355:355) (430:430:430))
        (PORT datad (224:224:224) (266:266:266))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (383:383:383))
        (PORT datab (389:389:389) (461:461:461))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~121feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (753:753:753) (850:850:850))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~121)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~89)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT asdata (1197:1197:1197) (1326:1326:1326))
        (PORT ena (1188:1188:1188) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~57)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1438:1438:1438))
        (PORT asdata (771:771:771) (847:847:847))
        (PORT ena (922:922:922) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~25)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT asdata (771:771:771) (847:847:847))
        (PORT ena (497:497:497) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (437:437:437))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (564:564:564) (655:655:655))
        (PORT datad (159:159:159) (184:184:184))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~280)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (319:319:319) (373:373:373))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (398:398:398) (458:458:458))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (851:851:851) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (PORT ena (774:774:774) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (569:569:569) (648:648:648))
        (PORT datac (456:456:456) (529:529:529))
        (PORT datad (906:906:906) (1051:1051:1051))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (922:922:922))
        (PORT datab (320:320:320) (390:390:390))
        (PORT datac (632:632:632) (742:742:742))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (653:653:653))
        (PORT datac (465:465:465) (534:534:534))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (PORT ena (656:656:656) (615:615:615))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[25\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1071:1071:1071))
        (PORT datab (732:732:732) (837:837:837))
        (PORT datac (309:309:309) (373:373:373))
        (PORT datad (711:711:711) (843:843:843))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1151:1151:1151))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1258:1258:1258) (1223:1223:1223))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~186)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (669:669:669) (741:741:741))
        (PORT ena (493:493:493) (525:525:525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~250)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (893:893:893) (996:996:996))
        (PORT ena (626:626:626) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~218)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (672:672:672) (744:744:744))
        (PORT ena (507:507:507) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~154)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (895:895:895) (998:998:998))
        (PORT ena (700:700:700) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (384:384:384))
        (PORT datab (315:315:315) (380:380:380))
        (PORT datad (225:225:225) (266:266:266))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (731:731:731))
        (PORT datab (342:342:342) (415:415:415))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~58)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1438:1438:1438))
        (PORT asdata (794:794:794) (881:881:881))
        (PORT ena (922:922:922) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~26)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT asdata (797:797:797) (885:885:885))
        (PORT ena (497:497:497) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (443:443:443))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (336:336:336) (392:392:392))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~90)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT asdata (763:763:763) (842:842:842))
        (PORT ena (1188:1188:1188) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~122feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (599:599:599) (684:684:684))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~122)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (343:343:343) (400:400:400))
        (PORT datad (735:735:735) (849:849:849))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (222:222:222))
        (PORT datac (318:318:318) (372:372:372))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (851:851:851) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (636:636:636) (705:705:705))
        (PORT clrn (1356:1356:1356) (1325:1325:1325))
        (PORT ena (768:768:768) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (750:750:750))
        (PORT datab (575:575:575) (658:658:658))
        (PORT datad (455:455:455) (523:523:523))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (714:714:714))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (755:755:755) (875:875:875))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (658:658:658))
        (PORT datab (510:510:510) (599:599:599))
        (PORT datac (171:171:171) (205:205:205))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1153:1153:1153))
        (PORT ena (676:676:676) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (832:832:832))
        (PORT datab (432:432:432) (533:533:533))
        (PORT datad (603:603:603) (686:686:686))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1119:1119:1119) (1261:1261:1261))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (610:610:610))
        (PORT datac (508:508:508) (603:603:603))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (600:600:600))
        (PORT datab (784:784:784) (929:929:929))
        (PORT datad (643:643:643) (743:743:743))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1151:1151:1151))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1258:1258:1258) (1223:1223:1223))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~187feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (717:717:717) (811:811:811))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~187)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (931:931:931) (1029:1029:1029))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~251)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (620:620:620) (677:677:677))
        (PORT ena (1061:1061:1061) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~219feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (717:717:717) (812:812:812))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~219)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~155)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (618:618:618) (674:674:674))
        (PORT ena (991:991:991) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (574:574:574))
        (PORT datab (215:215:215) (271:271:271))
        (PORT datad (386:386:386) (454:454:454))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~377)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (375:375:375))
        (PORT datab (498:498:498) (587:587:587))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~123feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (690:690:690) (777:777:777))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~123)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~91)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (763:763:763) (841:841:841))
        (PORT ena (755:755:755) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~59)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (618:618:618) (676:676:676))
        (PORT ena (1039:1039:1039) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~27)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (615:615:615) (673:673:673))
        (PORT ena (782:782:782) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (584:584:584))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (383:383:383) (450:450:450))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (368:368:368))
        (PORT datab (407:407:407) (478:478:478))
        (PORT datad (275:275:275) (314:314:314))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~380)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (441:441:441))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT asdata (628:628:628) (701:701:701))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (534:534:534) (604:604:604))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (PORT ena (774:774:774) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (230:230:230))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1194:1194:1194))
        (PORT datab (603:603:603) (714:714:714))
        (PORT datac (464:464:464) (527:527:527))
        (PORT datad (372:372:372) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (655:655:655))
        (PORT datab (512:512:512) (601:601:601))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1153:1153:1153))
        (PORT ena (676:676:676) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[27\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (PORT datab (731:731:731) (870:870:870))
        (PORT datac (975:975:975) (1140:1140:1140))
        (PORT datad (720:720:720) (815:815:815))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (650:650:650))
        (PORT datab (643:643:643) (767:767:767))
        (PORT datad (634:634:634) (734:734:734))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1151:1151:1151))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1266:1266:1266) (1231:1231:1231))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~188)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (723:723:723) (797:797:797))
        (PORT ena (914:914:914) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~252)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT asdata (709:709:709) (776:776:776))
        (PORT ena (1160:1160:1160) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~220)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (722:722:722) (796:796:796))
        (PORT ena (792:792:792) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~156)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT ena (742:742:742) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (722:722:722))
        (PORT datab (410:410:410) (485:485:485))
        (PORT datad (496:496:496) (576:576:576))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (257:257:257))
        (PORT datab (599:599:599) (689:689:689))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~124feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (552:552:552) (625:625:625))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~124)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~92)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT asdata (700:700:700) (762:762:762))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~60)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (616:616:616) (672:672:672))
        (PORT ena (883:883:883) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~28)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (618:618:618) (674:674:674))
        (PORT ena (768:768:768) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (417:417:417) (496:496:496))
        (PORT datad (390:390:390) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (583:583:583))
        (PORT datab (622:622:622) (730:730:730))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~375)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (205:205:205))
        (PORT datac (364:364:364) (429:429:429))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (348:348:348))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (774:774:774) (838:838:838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (377:377:377) (429:429:429))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (763:763:763) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (429:429:429))
        (PORT datab (578:578:578) (659:659:659))
        (PORT datac (1006:1006:1006) (1164:1164:1164))
        (PORT datad (367:367:367) (431:431:431))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (337:337:337))
        (PORT datab (507:507:507) (596:596:596))
        (PORT datac (483:483:483) (572:572:572))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1153:1153:1153))
        (PORT ena (676:676:676) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (767:767:767))
        (PORT datab (771:771:771) (896:896:896))
        (PORT datad (738:738:738) (864:864:864))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (535:535:535))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1350:1350:1350) (1322:1322:1322))
        (PORT ena (741:741:741) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (605:605:605) (670:670:670))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (374:374:374))
        (PORT datab (480:480:480) (566:566:566))
        (PORT datad (623:623:623) (708:708:708))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (657:657:657))
        (PORT datab (511:511:511) (599:599:599))
        (PORT datac (261:261:261) (297:297:297))
        (PORT datad (320:320:320) (373:373:373))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1153:1153:1153))
        (PORT ena (676:676:676) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (819:819:819))
        (PORT datab (217:217:217) (258:258:258))
        (PORT datac (525:525:525) (622:622:622))
        (PORT datad (385:385:385) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datac (450:450:450) (536:536:536))
        (PORT datad (324:324:324) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (443:443:443))
        (PORT datab (805:805:805) (936:936:936))
        (PORT datac (1073:1073:1073) (1229:1229:1229))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (937:937:937))
        (PORT datab (471:471:471) (538:538:538))
        (PORT datac (431:431:431) (488:488:488))
        (PORT datad (426:426:426) (479:479:479))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (784:784:784) (904:904:904))
        (PORT datac (805:805:805) (946:946:946))
        (PORT datad (327:327:327) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (460:460:460))
        (PORT datac (475:475:475) (561:561:561))
        (PORT datad (351:351:351) (422:422:422))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (754:754:754))
        (PORT d[1] (532:532:532) (607:607:607))
        (PORT d[2] (394:394:394) (452:452:452))
        (PORT d[3] (386:386:386) (448:448:448))
        (PORT d[4] (525:525:525) (599:599:599))
        (PORT d[5] (657:657:657) (752:752:752))
        (PORT d[6] (549:549:549) (626:626:626))
        (PORT d[7] (538:538:538) (617:617:617))
        (PORT d[8] (546:546:546) (624:624:624))
        (PORT d[9] (374:374:374) (432:432:432))
        (PORT d[10] (376:376:376) (433:433:433))
        (PORT d[11] (370:370:370) (425:425:425))
        (PORT d[12] (384:384:384) (444:444:444))
        (PORT d[13] (553:553:553) (633:633:633))
        (PORT d[14] (565:565:565) (647:647:647))
        (PORT d[15] (398:398:398) (464:464:464))
        (PORT d[16] (513:513:513) (583:583:583))
        (PORT d[17] (525:525:525) (602:602:602))
        (PORT d[18] (508:508:508) (576:576:576))
        (PORT d[19] (514:514:514) (583:583:583))
        (PORT d[20] (780:780:780) (875:875:875))
        (PORT d[21] (495:495:495) (561:561:561))
        (PORT d[22] (528:528:528) (604:604:604))
        (PORT d[23] (499:499:499) (565:565:565))
        (PORT d[24] (536:536:536) (616:616:616))
        (PORT d[25] (851:851:851) (969:969:969))
        (PORT d[26] (515:515:515) (583:583:583))
        (PORT d[27] (675:675:675) (762:762:762))
        (PORT d[28] (488:488:488) (553:553:553))
        (PORT d[29] (648:648:648) (743:743:743))
        (PORT d[30] (513:513:513) (587:587:587))
        (PORT d[31] (665:665:665) (753:753:753))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (931:931:931))
        (PORT d[1] (912:912:912) (1047:1047:1047))
        (PORT d[2] (826:826:826) (956:956:956))
        (PORT d[3] (774:774:774) (888:888:888))
        (PORT d[4] (801:801:801) (915:915:915))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (352:352:352) (353:353:353))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (988:988:988))
        (PORT d[1] (825:825:825) (943:943:943))
        (PORT d[2] (1027:1027:1027) (1181:1181:1181))
        (PORT d[3] (938:938:938) (1107:1107:1107))
        (PORT d[4] (1130:1130:1130) (1292:1292:1292))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[31\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (983:983:983))
        (PORT datab (960:960:960) (1091:1091:1091))
        (PORT datac (463:463:463) (528:528:528))
        (PORT datad (527:527:527) (618:618:618))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (352:352:352) (423:423:423))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (264:264:264))
        (PORT datab (399:399:399) (493:493:493))
        (PORT datad (670:670:670) (790:790:790))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (687:687:687))
        (PORT datab (543:543:543) (643:643:643))
        (PORT datac (660:660:660) (766:766:766))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT asdata (1010:1010:1010) (1135:1135:1135))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[20\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (356:356:356))
        (PORT datac (208:208:208) (252:252:252))
        (PORT datad (365:365:365) (415:415:415))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (551:551:551) (638:638:638))
        (PORT datad (484:484:484) (574:574:574))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[21\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (617:617:617))
        (PORT datac (202:202:202) (245:245:245))
        (PORT datad (354:354:354) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (910:910:910))
        (PORT datad (913:913:913) (1051:1051:1051))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (728:728:728))
        (PORT datac (203:203:203) (247:247:247))
        (PORT datad (352:352:352) (397:397:397))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (668:668:668))
        (PORT datad (912:912:912) (1050:1050:1050))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (639:639:639) (736:736:736))
        (PORT d[1] (525:525:525) (603:603:603))
        (PORT d[2] (516:516:516) (576:576:576))
        (PORT d[3] (380:380:380) (440:440:440))
        (PORT d[4] (531:531:531) (608:608:608))
        (PORT d[5] (650:650:650) (745:745:745))
        (PORT d[6] (563:563:563) (648:648:648))
        (PORT d[7] (821:821:821) (929:929:929))
        (PORT d[8] (211:211:211) (246:246:246))
        (PORT d[9] (216:216:216) (254:254:254))
        (PORT d[10] (379:379:379) (439:439:439))
        (PORT d[11] (374:374:374) (433:433:433))
        (PORT d[12] (519:519:519) (583:583:583))
        (PORT d[13] (568:568:568) (654:654:654))
        (PORT d[14] (548:548:548) (625:625:625))
        (PORT d[15] (370:370:370) (427:427:427))
        (PORT d[16] (380:380:380) (436:436:436))
        (PORT d[17] (384:384:384) (440:440:440))
        (PORT d[18] (367:367:367) (409:409:409))
        (PORT d[19] (656:656:656) (741:741:741))
        (PORT d[20] (504:504:504) (570:570:570))
        (PORT d[21] (507:507:507) (577:577:577))
        (PORT d[22] (519:519:519) (594:594:594))
        (PORT d[23] (676:676:676) (768:768:768))
        (PORT d[24] (363:363:363) (416:416:416))
        (PORT d[25] (704:704:704) (799:799:799))
        (PORT d[26] (508:508:508) (576:576:576))
        (PORT d[27] (684:684:684) (778:778:778))
        (PORT d[28] (481:481:481) (551:551:551))
        (PORT d[29] (624:624:624) (711:711:711))
        (PORT d[30] (517:517:517) (592:592:592))
        (PORT d[31] (359:359:359) (407:407:407))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1245:1245:1245))
        (PORT d[1] (653:653:653) (753:753:753))
        (PORT d[2] (1094:1094:1094) (1251:1251:1251))
        (PORT d[3] (783:783:783) (901:901:901))
        (PORT d[4] (664:664:664) (768:768:768))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (508:508:508) (530:530:530))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (564:564:564) (662:662:662))
        (PORT d[1] (573:573:573) (672:672:672))
        (PORT d[2] (839:839:839) (969:969:969))
        (PORT d[3] (825:825:825) (951:951:951))
        (PORT d[4] (825:825:825) (951:951:951))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[23\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (249:249:249))
        (PORT datac (325:325:325) (381:381:381))
        (PORT datad (346:346:346) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (628:628:628))
        (PORT datad (912:912:912) (1049:1049:1049))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (480:480:480) (556:556:556))
        (PORT datac (330:330:330) (390:390:390))
        (PORT datad (319:319:319) (371:371:371))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (772:772:772))
        (PORT datac (496:496:496) (585:585:585))
        (PORT datad (553:553:553) (658:658:658))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (362:362:362) (407:407:407))
        (PORT d[1] (348:348:348) (400:400:400))
        (PORT d[2] (363:363:363) (417:417:417))
        (PORT d[3] (203:203:203) (235:235:235))
        (PORT d[4] (204:204:204) (237:237:237))
        (PORT d[5] (370:370:370) (418:418:418))
        (PORT d[6] (359:359:359) (404:404:404))
        (PORT d[7] (205:205:205) (238:238:238))
        (PORT d[9] (203:203:203) (235:235:235))
        (PORT d[10] (367:367:367) (411:411:411))
        (PORT d[11] (202:202:202) (233:233:233))
        (PORT d[12] (370:370:370) (428:428:428))
        (PORT d[13] (374:374:374) (432:432:432))
        (PORT d[14] (213:213:213) (248:248:248))
        (PORT d[15] (213:213:213) (247:247:247))
        (PORT d[16] (209:209:209) (238:238:238))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (1172:1172:1172) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (373:373:373) (433:433:433))
        (PORT d[1] (342:342:342) (393:393:393))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1169:1169:1169) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (682:682:682) (657:657:657))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1169:1169:1169) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (652:652:652) (687:687:687))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1169:1169:1169) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (534:534:534) (605:605:605))
        (PORT d[1] (517:517:517) (585:585:585))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (1172:1172:1172) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (1172:1172:1172) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1129:1129:1129))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~180)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT asdata (1009:1009:1009) (1129:1129:1129))
        (PORT ena (931:931:931) (1029:1029:1029))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~244)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (1002:1002:1002) (1125:1125:1125))
        (PORT ena (1061:1061:1061) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~212)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT asdata (1007:1007:1007) (1127:1127:1127))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~148)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (1002:1002:1002) (1125:1125:1125))
        (PORT ena (991:991:991) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~406)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (490:490:490) (579:579:579))
        (PORT datad (390:390:390) (458:458:458))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~407)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (574:574:574))
        (PORT datab (199:199:199) (256:256:256))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~116)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (1013:1013:1013) (1139:1139:1139))
        (PORT ena (666:666:666) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~84)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (911:911:911) (1028:1028:1028))
        (PORT ena (755:755:755) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~52)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (924:924:924) (1037:1037:1037))
        (PORT ena (1039:1039:1039) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~20)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (926:926:926) (1039:1039:1039))
        (PORT ena (782:782:782) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~408)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (586:586:586))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (376:376:376) (443:443:443))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~409)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (399:399:399))
        (PORT datab (405:405:405) (477:477:477))
        (PORT datad (264:264:264) (304:304:304))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~410)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datac (350:350:350) (411:411:411))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (522:522:522) (595:595:595))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (PORT ena (434:434:434) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (361:361:361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT asdata (513:513:513) (583:583:583))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (876:876:876))
        (PORT datab (1088:1088:1088) (1247:1247:1247))
        (PORT datad (350:350:350) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (557:557:557))
        (PORT datab (574:574:574) (669:669:669))
        (PORT datac (441:441:441) (509:509:509))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1187:1187:1187) (1338:1338:1338))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT sload (838:838:838) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT datac (616:616:616) (721:721:721))
        (PORT datad (345:345:345) (413:413:413))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (358:358:358))
        (PORT datab (434:434:434) (534:534:534))
        (PORT datad (675:675:675) (798:798:798))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (902:902:902) (1008:1008:1008))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (616:616:616) (721:721:721))
        (PORT datad (355:355:355) (427:427:427))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[27\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (414:414:414))
        (PORT datab (963:963:963) (1111:1111:1111))
        (PORT datad (474:474:474) (540:540:540))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[25\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (378:378:378))
        (PORT datab (121:121:121) (150:150:150))
        (PORT datac (278:278:278) (315:315:315))
        (PORT datad (579:579:579) (652:652:652))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT ena (1251:1251:1251) (1394:1394:1394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (402:402:402) (496:496:496))
        (PORT datad (466:466:466) (543:543:543))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (421:421:421))
        (PORT datab (488:488:488) (571:571:571))
        (PORT datad (1169:1169:1169) (1325:1325:1325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (894:894:894))
        (PORT datab (125:125:125) (158:158:158))
        (PORT datac (346:346:346) (405:405:405))
        (PORT datad (900:900:900) (1026:1026:1026))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (836:836:836))
        (PORT datab (579:579:579) (668:668:668))
        (PORT datac (989:989:989) (1145:1145:1145))
        (PORT datad (1029:1029:1029) (1220:1220:1220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (796:796:796))
        (PORT datac (583:583:583) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT asdata (436:436:436) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (720:720:720))
        (PORT datac (657:657:657) (771:771:771))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (370:370:370))
        (PORT datab (318:318:318) (383:383:383))
        (PORT datad (341:341:341) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (636:636:636) (741:741:741))
        (PORT datad (565:565:565) (649:649:649))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT asdata (619:619:619) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (592:592:592))
        (PORT datab (492:492:492) (568:568:568))
        (PORT datac (476:476:476) (549:549:549))
        (PORT datad (239:239:239) (300:300:300))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (581:581:581))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (603:603:603))
        (PORT datad (477:477:477) (561:561:561))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (385:385:385))
        (PORT datab (435:435:435) (509:509:509))
        (PORT datac (539:539:539) (651:651:651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (780:780:780))
        (PORT datad (717:717:717) (823:823:823))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (624:624:624))
        (PORT datab (534:534:534) (636:636:636))
        (PORT datac (485:485:485) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (885:885:885))
        (PORT datab (1171:1171:1171) (1358:1358:1358))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT asdata (376:376:376) (423:423:423))
        (PORT ena (929:929:929) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (435:435:435))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (531:531:531) (642:642:642))
        (PORT datad (301:301:301) (361:361:361))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (736:736:736) (847:847:847))
        (PORT datad (681:681:681) (768:768:768))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (483:483:483))
        (PORT datab (650:650:650) (750:750:750))
        (PORT datac (419:419:419) (490:490:490))
        (PORT datad (307:307:307) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (501:501:501) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (532:532:532) (644:644:644))
        (PORT datad (460:460:460) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (769:769:769))
        (PORT datad (715:715:715) (820:820:820))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (537:537:537) (649:649:649))
        (PORT datad (468:468:468) (551:551:551))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (598:598:598))
        (PORT datad (476:476:476) (555:555:555))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (614:614:614))
        (PORT datac (335:335:335) (402:402:402))
        (PORT datad (536:536:536) (613:613:613))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (517:517:517) (606:606:606))
        (PORT datad (595:595:595) (685:685:685))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (466:466:466))
        (PORT datab (919:919:919) (1079:1079:1079))
        (PORT datac (565:565:565) (647:647:647))
        (PORT datad (388:388:388) (458:458:458))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (751:751:751) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (217:217:217))
        (PORT datac (566:566:566) (646:646:646))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (758:758:758))
        (PORT datac (628:628:628) (732:732:732))
        (PORT datad (679:679:679) (778:778:778))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (524:524:524) (623:623:623))
        (PORT datad (188:188:188) (230:230:230))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (424:424:424) (472:472:472))
        (PORT d[1] (445:445:445) (495:495:495))
        (PORT d[2] (592:592:592) (660:660:660))
        (PORT d[3] (749:749:749) (838:838:838))
        (PORT d[4] (805:805:805) (897:897:897))
        (PORT d[5] (532:532:532) (590:590:590))
        (PORT d[6] (554:554:554) (618:618:618))
        (PORT d[7] (584:584:584) (651:651:651))
        (PORT d[9] (446:446:446) (500:500:500))
        (PORT d[10] (746:746:746) (827:827:827))
        (PORT d[11] (549:549:549) (612:612:612))
        (PORT d[12] (694:694:694) (772:772:772))
        (PORT d[13] (742:742:742) (836:836:836))
        (PORT d[14] (684:684:684) (758:758:758))
        (PORT d[15] (433:433:433) (481:481:481))
        (PORT d[16] (442:442:442) (491:491:491))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (1020:1020:1020) (1061:1061:1061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (634:634:634) (709:709:709))
        (PORT d[1] (762:762:762) (858:858:858))
        (PORT d[2] (651:651:651) (742:742:742))
        (PORT d[3] (592:592:592) (666:666:666))
        (PORT d[4] (647:647:647) (734:734:734))
        (PORT d[5] (743:743:743) (830:830:830))
        (PORT d[6] (731:731:731) (862:862:862))
        (PORT d[7] (745:745:745) (835:835:835))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (1017:1017:1017) (1060:1060:1060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (766:766:766) (804:804:804))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (1017:1017:1017) (1060:1060:1060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (771:771:771))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (1017:1017:1017) (1060:1060:1060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (720:720:720) (831:831:831))
        (PORT d[1] (734:734:734) (816:816:816))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (1020:1020:1020) (1061:1061:1061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (1020:1020:1020) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (574:574:574))
        (PORT datab (492:492:492) (569:569:569))
        (PORT datac (476:476:476) (549:549:549))
        (PORT datad (241:241:241) (301:301:301))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (778:778:778))
        (PORT datad (1166:1166:1166) (1329:1329:1329))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (473:473:473))
        (PORT datac (314:314:314) (384:384:384))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (572:572:572))
        (PORT datab (260:260:260) (326:326:326))
        (PORT datac (589:589:589) (679:679:679))
        (PORT datad (957:957:957) (1100:1100:1100))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (833:833:833) (977:977:977))
        (PORT datad (316:316:316) (382:382:382))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (624:624:624))
        (PORT datab (535:535:535) (637:637:637))
        (PORT datac (484:484:484) (572:572:572))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1270:1270:1270))
        (PORT datab (580:580:580) (662:662:662))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (600:600:600) (675:675:675))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (661:661:661) (776:776:776))
        (PORT datad (709:709:709) (821:821:821))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (472:472:472))
        (PORT datac (451:451:451) (535:535:535))
        (PORT datad (201:201:201) (243:243:243))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (1026:1026:1026))
        (PORT datab (470:470:470) (540:540:540))
        (PORT datac (461:461:461) (527:527:527))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT asdata (1000:1000:1000) (1131:1131:1131))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1121:1121:1121))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1241:1241:1241) (1208:1208:1208))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~113feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (873:873:873) (1009:1009:1009))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~113)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~81)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT asdata (954:954:954) (1080:1080:1080))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~49)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (1046:1046:1046) (1180:1180:1180))
        (PORT ena (883:883:883) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (1046:1046:1046) (1180:1180:1180))
        (PORT ena (768:768:768) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (261:261:261))
        (PORT datab (411:411:411) (490:490:490))
        (PORT datad (392:392:392) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (590:590:590))
        (PORT datab (336:336:336) (404:404:404))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~177feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (874:874:874) (1012:1012:1012))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~177)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (914:914:914) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~241)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT asdata (958:958:958) (1092:1092:1092))
        (PORT ena (1160:1160:1160) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~209feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (874:874:874) (1012:1012:1012))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~209)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~145)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (958:958:958) (1092:1092:1092))
        (PORT ena (742:742:742) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~351)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (723:723:723))
        (PORT datab (200:200:200) (256:256:256))
        (PORT datad (495:495:495) (576:576:576))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (720:720:720))
        (PORT datab (214:214:214) (269:269:269))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datac (366:366:366) (431:431:431))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (774:774:774) (838:838:838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (758:758:758) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (921:921:921))
        (PORT datab (217:217:217) (275:275:275))
        (PORT datac (737:737:737) (850:850:850))
        (PORT datad (363:363:363) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (447:447:447))
        (PORT datab (290:290:290) (335:335:335))
        (PORT datac (594:594:594) (693:693:693))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (187:187:187))
        (PORT datab (126:126:126) (163:163:163))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (834:834:834) (971:971:971))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (430:430:430))
        (PORT datab (402:402:402) (496:496:496))
        (PORT datac (799:799:799) (915:915:915))
        (PORT datad (759:759:759) (868:868:868))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (395:395:395) (489:489:489))
        (PORT datad (467:467:467) (549:549:549))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1544:1544:1544))
        (PORT datab (489:489:489) (573:573:573))
        (PORT datad (341:341:341) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (411:411:411))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (760:760:760))
        (PORT datab (216:216:216) (259:259:259))
        (PORT datad (802:802:802) (921:921:921))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1134:1134:1134))
        (PORT datab (522:522:522) (613:613:613))
        (PORT datac (312:312:312) (355:355:355))
        (PORT datad (551:551:551) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1644:1644:1644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (286:286:286))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (288:288:288))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (274:274:274))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (655:655:655))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (411:411:411))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (595:595:595))
        (PORT datab (361:361:361) (416:416:416))
        (PORT datad (817:817:817) (946:946:946))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (515:515:515) (558:558:558))
        (PORT clrn (1111:1111:1111) (1118:1118:1118))
        (PORT sload (519:519:519) (574:574:574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (726:726:726))
        (PORT datab (310:310:310) (362:362:362))
        (PORT datac (788:788:788) (912:912:912))
        (PORT datad (403:403:403) (492:492:492))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (424:424:424))
        (PORT datad (356:356:356) (430:430:430))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (412:412:412))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (425:425:425))
        (PORT datad (458:458:458) (541:541:541))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1124:1124:1124))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~168feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (878:878:878))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~168)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (784:784:784) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~232)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (898:898:898) (993:993:993))
        (PORT ena (1061:1061:1061) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~200feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (606:606:606) (689:689:689))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~200)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~136)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (895:895:895) (990:990:990))
        (PORT ena (991:991:991) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (258:258:258))
        (PORT datab (496:496:496) (586:586:586))
        (PORT datad (382:382:382) (450:450:450))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (574:574:574))
        (PORT datab (574:574:574) (668:668:668))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~104feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (882:882:882))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~104)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~72)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (909:909:909) (1012:1012:1012))
        (PORT ena (755:755:755) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~40)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (913:913:913) (1017:1017:1017))
        (PORT ena (1039:1039:1039) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (914:914:914) (1018:1018:1018))
        (PORT ena (782:782:782) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~393)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (585:585:585))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (382:382:382) (449:449:449))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (540:540:540))
        (PORT datab (414:414:414) (487:487:487))
        (PORT datad (278:278:278) (313:313:313))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~395)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (206:206:206))
        (PORT datac (353:353:353) (415:415:415))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (434:434:434))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (PORT ena (434:434:434) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (366:366:366))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (376:376:376) (427:427:427))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (551:551:551))
        (PORT datab (630:630:630) (724:724:724))
        (PORT datad (321:321:321) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (746:746:746))
        (PORT datab (302:302:302) (355:355:355))
        (PORT datac (899:899:899) (1021:1021:1021))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (PORT ena (614:614:614) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (408:408:408))
        (PORT datab (550:550:550) (641:641:641))
        (PORT datad (639:639:639) (744:744:744))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (483:483:483) (517:517:517))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT sload (821:821:821) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (913:913:913))
        (PORT datab (359:359:359) (424:424:424))
        (PORT datac (352:352:352) (409:409:409))
        (PORT datad (648:648:648) (754:754:754))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (426:426:426))
        (PORT datad (495:495:495) (581:581:581))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (642:642:642))
        (PORT datac (586:586:586) (665:665:665))
        (PORT datad (749:749:749) (860:860:860))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT asdata (905:905:905) (1032:1032:1032))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (669:669:669))
        (PORT datab (770:770:770) (896:896:896))
        (PORT datac (628:628:628) (742:742:742))
        (PORT datad (737:737:737) (864:864:864))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1140:1140:1140))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~102feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (614:614:614) (714:714:714))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~102)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~70)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (628:628:628) (694:694:694))
        (PORT ena (755:755:755) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~38)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (692:692:692) (772:772:772))
        (PORT ena (1039:1039:1039) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (692:692:692) (771:771:771))
        (PORT ena (782:782:782) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~403)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (584:584:584))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (386:386:386) (453:453:453))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~404)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (540:540:540))
        (PORT datab (408:408:408) (480:480:480))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~166feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (619:619:619) (714:714:714))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~166)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (931:931:931) (1029:1029:1029))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~230)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (954:954:954) (1077:1077:1077))
        (PORT ena (1061:1061:1061) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~198feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (619:619:619) (714:714:714))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~198)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~134)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (953:953:953) (1077:1077:1077))
        (PORT ena (991:991:991) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~401)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (359:359:359))
        (PORT datab (495:495:495) (585:585:585))
        (PORT datad (384:384:384) (451:451:451))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~402)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datab (496:496:496) (585:585:585))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~405)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (352:352:352) (413:413:413))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (613:613:613) (683:683:683))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (939:939:939) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (355:355:355))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1039:1039:1039))
        (PORT datab (1109:1109:1109) (1258:1258:1258))
        (PORT datac (203:203:203) (259:259:259))
        (PORT datad (365:365:365) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (223:223:223))
        (PORT datab (645:645:645) (745:745:745))
        (PORT datac (476:476:476) (557:557:557))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (420:420:420))
        (PORT datab (893:893:893) (1062:1062:1062))
        (PORT datad (487:487:487) (565:565:565))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (651:651:651) (720:720:720))
        (PORT clrn (1115:1115:1115) (1123:1123:1123))
        (PORT sload (431:431:431) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1030:1030:1030))
        (PORT datab (510:510:510) (589:589:589))
        (PORT datac (350:350:350) (407:407:407))
        (PORT datad (341:341:341) (401:401:401))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (578:578:578))
        (PORT datad (337:337:337) (402:402:402))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (423:423:423))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (458:458:458))
        (PORT datab (104:104:104) (132:132:132))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (233:233:233))
        (PORT datab (370:370:370) (449:449:449))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (416:416:416))
        (PORT datab (355:355:355) (432:432:432))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (439:439:439))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (388:388:388) (467:467:467))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (398:398:398))
        (PORT datab (375:375:375) (449:449:449))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (443:443:443))
        (PORT datab (273:273:273) (316:316:316))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (374:374:374) (449:449:449))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (392:392:392))
        (PORT datab (329:329:329) (390:390:390))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (701:701:701))
        (PORT datab (130:130:130) (164:164:164))
        (PORT datac (108:108:108) (131:131:131))
        (PORT datad (426:426:426) (488:488:488))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT ena (1251:1251:1251) (1394:1394:1394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (292:292:292))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (491:491:491) (532:532:532))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT sload (821:821:821) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (221:221:221))
        (PORT datab (519:519:519) (612:612:612))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (453:453:453))
        (PORT datab (445:445:445) (513:513:513))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[8\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (352:352:352))
        (PORT datab (587:587:587) (683:683:683))
        (PORT datac (952:952:952) (1103:1103:1103))
        (PORT datad (553:553:553) (646:646:646))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1644:1644:1644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (298:298:298))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (506:506:506) (547:547:547))
        (PORT clrn (1111:1111:1111) (1118:1118:1118))
        (PORT sload (519:519:519) (574:574:574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (218:218:218))
        (PORT datab (367:367:367) (445:445:445))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (393:393:393))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (706:706:706))
        (PORT datab (571:571:571) (670:670:670))
        (PORT datac (959:959:959) (1112:1112:1112))
        (PORT datad (287:287:287) (326:326:326))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1644:1644:1644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (652:652:652))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (378:378:378))
        (PORT datab (736:736:736) (858:858:858))
        (PORT datac (576:576:576) (645:645:645))
        (PORT datad (482:482:482) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[10\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (602:602:602))
        (PORT datab (124:124:124) (157:157:157))
        (PORT datac (327:327:327) (386:386:386))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT ena (1251:1251:1251) (1394:1394:1394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (392:392:392))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (420:420:420))
        (PORT datab (923:923:923) (1064:1064:1064))
        (PORT datad (521:521:521) (606:606:606))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (503:503:503) (552:552:552))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT sload (842:842:842) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (906:906:906))
        (PORT datab (376:376:376) (444:444:444))
        (PORT datac (1197:1197:1197) (1373:1373:1373))
        (PORT datad (632:632:632) (728:728:728))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (644:644:644) (758:758:758))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (237:237:237))
        (PORT datab (227:227:227) (283:283:283))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (469:469:469))
        (PORT datab (324:324:324) (377:377:377))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (729:729:729))
        (PORT datab (337:337:337) (395:395:395))
        (PORT datac (606:606:606) (699:699:699))
        (PORT datad (327:327:327) (375:375:375))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT ena (1418:1418:1418) (1589:1589:1589))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (455:455:455))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[14\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1305:1305:1305))
        (PORT datab (650:650:650) (752:752:752))
        (PORT datac (990:990:990) (1128:1128:1128))
        (PORT datad (757:757:757) (880:880:880))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (519:519:519))
        (PORT datac (341:341:341) (404:404:404))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (441:441:441))
        (PORT datab (190:190:190) (230:230:230))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (728:728:728))
        (PORT datab (624:624:624) (723:723:723))
        (PORT datac (461:461:461) (525:525:525))
        (PORT datad (433:433:433) (498:498:498))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT ena (1418:1418:1418) (1589:1589:1589))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (277:277:277))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (729:729:729))
        (PORT datab (623:623:623) (723:723:723))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (333:333:333) (388:388:388))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT ena (1418:1418:1418) (1589:1589:1589))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (299:299:299))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (244:244:244))
        (PORT datab (399:399:399) (493:493:493))
        (PORT datad (669:669:669) (789:789:789))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1052:1052:1052) (1213:1213:1213))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT sload (838:838:838) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (644:644:644))
        (PORT datad (366:366:366) (440:440:440))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[16\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1306:1306:1306))
        (PORT datab (523:523:523) (605:605:605))
        (PORT datad (519:519:519) (604:604:604))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (472:472:472) (511:511:511))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT sload (842:842:842) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (375:375:375) (450:450:450))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (361:361:361) (435:435:435))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (728:728:728))
        (PORT datab (310:310:310) (358:358:358))
        (PORT datac (610:610:610) (703:703:703))
        (PORT datad (315:315:315) (357:357:357))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT ena (1418:1418:1418) (1589:1589:1589))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (274:274:274))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[15\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (773:773:773))
        (PORT datab (647:647:647) (752:752:752))
        (PORT datac (279:279:279) (325:325:325))
        (PORT datad (430:430:430) (489:489:489))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT ena (1433:1433:1433) (1607:1607:1607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (287:287:287))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[16\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (774:774:774))
        (PORT datab (645:645:645) (750:750:750))
        (PORT datac (261:261:261) (298:298:298))
        (PORT datad (433:433:433) (497:497:497))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT ena (1433:1433:1433) (1607:1607:1607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (269:269:269))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (774:774:774))
        (PORT datab (195:195:195) (236:236:236))
        (PORT datac (628:628:628) (728:728:728))
        (PORT datad (653:653:653) (753:753:753))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT ena (1433:1433:1433) (1607:1607:1607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (284:284:284))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (755:755:755))
        (PORT datad (507:507:507) (598:598:598))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (734:734:734))
        (PORT datab (452:452:452) (517:517:517))
        (PORT datad (921:921:921) (1061:1061:1061))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (346:346:346) (380:380:380))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT sload (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (834:834:834))
        (PORT datab (360:360:360) (418:418:418))
        (PORT datad (407:407:407) (497:497:497))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1096:1096:1096) (1235:1235:1235))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (510:510:510))
        (PORT datac (349:349:349) (419:419:419))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (412:412:412))
        (PORT datab (406:406:406) (500:500:500))
        (PORT datad (665:665:665) (784:784:784))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (951:951:951) (1067:1067:1067))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT sload (838:838:838) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (647:647:647))
        (PORT datad (351:351:351) (423:423:423))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (413:413:413))
        (PORT datab (427:427:427) (526:526:526))
        (PORT datad (678:678:678) (802:802:802))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1120:1120:1120) (1271:1271:1271))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (646:646:646))
        (PORT datad (367:367:367) (444:444:444))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (435:435:435))
        (PORT datab (172:172:172) (206:206:206))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (463:463:463))
        (PORT datab (171:171:171) (208:208:208))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (569:569:569))
        (PORT datab (189:189:189) (226:226:226))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (381:381:381))
        (PORT datab (470:470:470) (549:549:549))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[18\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (773:773:773))
        (PORT datab (182:182:182) (224:224:224))
        (PORT datac (630:630:630) (731:731:731))
        (PORT datad (428:428:428) (490:490:490))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT ena (1433:1433:1433) (1607:1607:1607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[19\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (774:774:774))
        (PORT datab (644:644:644) (749:749:749))
        (PORT datac (180:180:180) (218:218:218))
        (PORT datad (435:435:435) (496:496:496))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT ena (1433:1433:1433) (1607:1607:1607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (454:454:454))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (657:657:657) (718:718:718))
        (PORT clrn (1111:1111:1111) (1118:1118:1118))
        (PORT sload (519:519:519) (574:574:574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[21\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (739:739:739))
        (PORT datab (455:455:455) (529:529:529))
        (PORT datad (903:903:903) (1037:1037:1037))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (357:357:357) (394:394:394))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT sload (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (236:236:236))
        (PORT datab (468:468:468) (549:549:549))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datab (474:474:474) (561:561:561))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[20\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (457:457:457))
        (PORT datab (477:477:477) (551:551:551))
        (PORT datac (674:674:674) (787:787:787))
        (PORT datad (559:559:559) (630:630:630))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT ena (1463:1463:1463) (1646:1646:1646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (271:271:271))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[23\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (453:453:453))
        (PORT datab (1090:1090:1090) (1251:1251:1251))
        (PORT datad (526:526:526) (612:612:612))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (345:345:345) (373:373:373))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT sload (842:842:842) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (819:819:819))
        (PORT datab (401:401:401) (496:496:496))
        (PORT datad (345:345:345) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (972:972:972) (1098:1098:1098))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT sload (838:838:838) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (604:604:604))
        (PORT datad (369:369:369) (445:445:445))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (1013:1013:1013))
        (PORT datab (440:440:440) (504:504:504))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (331:331:331))
        (PORT datab (647:647:647) (752:752:752))
        (PORT datac (637:637:637) (749:749:749))
        (PORT datad (431:431:431) (487:487:487))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT ena (1433:1433:1433) (1607:1607:1607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (285:285:285))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[22\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (773:773:773))
        (PORT datab (195:195:195) (235:235:235))
        (PORT datac (631:631:631) (731:731:731))
        (PORT datad (439:439:439) (505:505:505))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT ena (1433:1433:1433) (1607:1607:1607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (471:471:471))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (473:473:473))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[24\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (813:813:813))
        (PORT datab (346:346:346) (405:405:405))
        (PORT datac (361:361:361) (430:430:430))
        (PORT datad (622:622:622) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT ena (1463:1463:1463) (1646:1646:1646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (743:743:743))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (667:667:667) (739:739:739))
        (PORT clrn (1100:1100:1100) (1106:1106:1106))
        (PORT sload (1134:1134:1134) (1260:1260:1260))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (610:610:610))
        (PORT datac (616:616:616) (720:720:720))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (453:453:453))
        (PORT datab (430:430:430) (530:530:530))
        (PORT datad (677:677:677) (800:800:800))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1224:1224:1224) (1375:1375:1375))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (466:466:466))
        (PORT datac (508:508:508) (602:602:602))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (638:638:638))
        (PORT datab (174:174:174) (212:212:212))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (270:270:270))
        (PORT datab (177:177:177) (218:218:218))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (348:348:348) (414:414:414))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (330:330:330) (392:392:392))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (229:229:229) (284:284:284))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (386:386:386))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (451:451:451))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (342:342:342))
        (PORT datab (274:274:274) (320:320:320))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[31\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (389:389:389) (480:480:480))
        (PORT datac (471:471:471) (557:557:557))
        (PORT datad (469:469:469) (555:555:555))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (198:198:198) (240:240:240))
        (PORT datad (392:392:392) (478:478:478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (503:503:503) (561:561:561))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT sclr (846:846:846) (969:969:969))
        (PORT sload (684:684:684) (776:776:776))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[31\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (868:868:868))
        (PORT datab (542:542:542) (645:645:645))
        (PORT datac (505:505:505) (613:613:613))
        (PORT datad (511:511:511) (601:601:601))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[30\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (648:648:648))
        (PORT datab (654:654:654) (752:752:752))
        (PORT datac (946:946:946) (1071:1071:1071))
        (PORT datad (833:833:833) (956:956:956))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[30\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (622:622:622))
        (PORT datab (363:363:363) (441:441:441))
        (PORT datac (333:333:333) (400:400:400))
        (PORT datad (648:648:648) (763:763:763))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (436:436:436))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datad (576:576:576) (654:654:654))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (676:676:676) (764:764:764))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT sclr (694:694:694) (802:802:802))
        (PORT sload (811:811:811) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (922:922:922))
        (PORT datac (632:632:632) (742:742:742))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1151:1151:1151))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1266:1266:1266) (1231:1231:1231))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~126)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (762:762:762) (850:850:850))
        (PORT ena (658:658:658) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~94)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT asdata (637:637:637) (705:705:705))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~62)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (643:643:643) (714:714:714))
        (PORT ena (883:883:883) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~30)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (646:646:646) (718:718:718))
        (PORT ena (768:768:768) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (263:263:263))
        (PORT datab (412:412:412) (491:491:491))
        (PORT datad (392:392:392) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (589:589:589))
        (PORT datab (707:707:707) (815:815:815))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~190)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (754:754:754) (844:844:844))
        (PORT ena (914:914:914) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~254)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT asdata (758:758:758) (846:846:846))
        (PORT ena (1160:1160:1160) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~222)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (750:750:750) (840:840:840))
        (PORT ena (792:792:792) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~158)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (754:754:754) (842:842:842))
        (PORT ena (742:742:742) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (595:595:595) (686:686:686))
        (PORT datad (498:498:498) (579:579:579))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (713:713:713))
        (PORT datab (215:215:215) (271:271:271))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datac (366:366:366) (431:431:431))
        (PORT datad (156:156:156) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (375:375:375))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (774:774:774) (838:838:838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (534:534:534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1325:1325:1325))
        (PORT ena (768:768:768) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT asdata (378:378:378) (431:431:431))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (664:664:664))
        (PORT datab (924:924:924) (1079:1079:1079))
        (PORT datad (427:427:427) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (658:658:658))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (462:462:462) (531:531:531))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (PORT ena (656:656:656) (615:615:615))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[30\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (485:485:485) (566:566:566))
        (PORT datac (761:761:761) (876:876:876))
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[29\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (647:647:647))
        (PORT datab (488:488:488) (560:560:560))
        (PORT datac (945:945:945) (1069:1069:1069))
        (PORT datad (831:831:831) (954:954:954))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (632:632:632))
        (PORT datab (537:537:537) (638:638:638))
        (PORT datac (306:306:306) (361:361:361))
        (PORT datad (357:357:357) (430:430:430))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (428:428:428))
        (PORT datab (232:232:232) (296:296:296))
        (PORT datad (323:323:323) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (815:815:815) (928:928:928))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT sclr (694:694:694) (802:802:802))
        (PORT sload (811:811:811) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1149:1149:1149))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1265:1265:1265) (1229:1229:1229))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~125feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (300:300:300))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~125)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~93)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT asdata (608:608:608) (674:674:674))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~61)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (540:540:540) (581:581:581))
        (PORT ena (883:883:883) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~29)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (539:539:539) (580:580:580))
        (PORT ena (768:768:768) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (380:380:380))
        (PORT datab (410:410:410) (488:488:488))
        (PORT datad (393:393:393) (462:462:462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (589:589:589))
        (PORT datab (677:677:677) (785:785:785))
        (PORT datad (266:266:266) (306:306:306))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~189feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (321:321:321))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~189)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (914:914:914) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~253)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT asdata (611:611:611) (679:679:679))
        (PORT ena (1160:1160:1160) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~221feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (319:319:319))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~221)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~157)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (610:610:610) (678:678:678))
        (PORT ena (742:742:742) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (PORT datab (597:597:597) (688:688:688))
        (PORT datad (497:497:497) (578:578:578))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (600:600:600) (691:691:691))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~370)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (366:366:366) (432:432:432))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (336:336:336))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (774:774:774) (838:838:838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (534:534:534) (599:599:599))
        (PORT clrn (1356:1356:1356) (1325:1325:1325))
        (PORT ena (768:768:768) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (733:733:733))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datac (456:456:456) (528:528:528))
        (PORT datad (906:906:906) (1052:1052:1052))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (920:920:920))
        (PORT datab (218:218:218) (277:277:277))
        (PORT datac (632:632:632) (741:741:741))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (661:661:661))
        (PORT datac (461:461:461) (530:530:530))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (PORT ena (656:656:656) (615:615:615))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[29\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (217:217:217))
        (PORT datab (693:693:693) (821:821:821))
        (PORT datac (467:467:467) (544:544:544))
        (PORT datad (660:660:660) (777:777:777))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[28\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (414:414:414))
        (PORT datab (612:612:612) (716:716:716))
        (PORT datad (352:352:352) (406:406:406))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datad (734:734:734) (853:853:853))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (652:652:652) (712:712:712))
        (PORT clrn (1100:1100:1100) (1106:1106:1106))
        (PORT sload (1134:1134:1134) (1260:1260:1260))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[28\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (482:482:482))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (492:492:492) (584:584:584))
        (PORT datad (517:517:517) (611:611:611))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (332:332:332))
        (PORT datab (411:411:411) (503:503:503))
        (PORT datad (165:165:165) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (475:475:475) (532:532:532))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT sclr (846:846:846) (969:969:969))
        (PORT sload (684:684:684) (776:776:776))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[28\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (685:685:685))
        (PORT datab (494:494:494) (591:591:591))
        (PORT datac (774:774:774) (894:894:894))
        (PORT datad (522:522:522) (625:625:625))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (415:415:415))
        (PORT datab (913:913:913) (1084:1084:1084))
        (PORT datad (359:359:359) (414:414:414))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (655:655:655) (721:721:721))
        (PORT clrn (1100:1100:1100) (1106:1106:1106))
        (PORT sload (1134:1134:1134) (1260:1260:1260))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[26\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (276:276:276))
        (PORT datab (509:509:509) (611:611:611))
        (PORT datac (491:491:491) (583:583:583))
        (PORT datad (518:518:518) (611:611:611))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (711:711:711))
        (PORT datab (346:346:346) (405:405:405))
        (PORT datad (327:327:327) (383:383:383))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (393:393:393) (443:443:443))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (1006:1006:1006) (1150:1150:1150))
        (PORT sload (1295:1295:1295) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[26\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (685:685:685))
        (PORT datab (540:540:540) (650:650:650))
        (PORT datac (366:366:366) (445:445:445))
        (PORT datad (629:629:629) (729:729:729))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[24\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (535:535:535))
        (PORT datab (968:968:968) (1112:1112:1112))
        (PORT datad (523:523:523) (609:609:609))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (493:493:493) (544:544:544))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT sload (842:842:842) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[24\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (633:633:633))
        (PORT datab (384:384:384) (466:466:466))
        (PORT datac (488:488:488) (580:580:580))
        (PORT datad (519:519:519) (613:613:613))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (713:713:713))
        (PORT datab (611:611:611) (705:705:705))
        (PORT datad (328:328:328) (383:383:383))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (525:525:525) (584:584:584))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (1006:1006:1006) (1150:1150:1150))
        (PORT sload (1295:1295:1295) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[24\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (869:869:869))
        (PORT datab (529:529:529) (621:621:621))
        (PORT datac (505:505:505) (614:614:614))
        (PORT datad (743:743:743) (851:851:851))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[19\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (381:381:381))
        (PORT datac (210:210:210) (254:254:254))
        (PORT datad (346:346:346) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (483:483:483) (567:567:567))
        (PORT datad (487:487:487) (577:577:577))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (374:374:374))
        (PORT datab (481:481:481) (566:566:566))
        (PORT datad (464:464:464) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (594:594:594))
        (PORT datab (386:386:386) (471:471:471))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (630:630:630))
        (PORT datab (331:331:331) (389:389:389))
        (PORT datad (157:157:157) (182:182:182))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1001:1001:1001) (1129:1129:1129))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (652:652:652) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (863:863:863))
        (PORT datab (384:384:384) (467:467:467))
        (PORT datac (493:493:493) (585:585:585))
        (PORT datad (517:517:517) (611:611:611))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (390:390:390))
        (PORT datab (786:786:786) (897:897:897))
        (PORT datad (580:580:580) (685:685:685))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (518:518:518) (579:579:579))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (1006:1006:1006) (1150:1150:1150))
        (PORT sload (1295:1295:1295) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[23\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (768:768:768))
        (PORT datab (788:788:788) (920:920:920))
        (PORT datac (318:318:318) (385:385:385))
        (PORT datad (464:464:464) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (425:425:425))
        (PORT datab (430:430:430) (529:529:529))
        (PORT datad (677:677:677) (800:800:800))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (975:975:975) (1093:1093:1093))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (635:635:635))
        (PORT datab (488:488:488) (578:578:578))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (473:473:473) (559:559:559))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (579:579:579))
        (PORT datab (476:476:476) (550:550:550))
        (PORT datad (579:579:579) (685:685:685))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (520:520:520) (577:577:577))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (1006:1006:1006) (1150:1150:1150))
        (PORT sload (1295:1295:1295) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[22\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (584:584:584))
        (PORT datab (789:789:789) (921:921:921))
        (PORT datac (317:317:317) (384:384:384))
        (PORT datad (640:640:640) (738:738:738))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (836:836:836))
        (PORT datab (369:369:369) (422:422:422))
        (PORT datad (404:404:404) (494:494:494))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1448:1448:1448) (1652:1652:1652))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (520:520:520))
        (PORT datac (361:361:361) (433:433:433))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (453:453:453))
        (PORT datab (408:408:408) (499:499:499))
        (PORT datac (511:511:511) (599:599:599))
        (PORT datad (629:629:629) (748:748:748))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (712:712:712))
        (PORT datab (509:509:509) (596:596:596))
        (PORT datad (491:491:491) (572:572:572))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (393:393:393) (444:444:444))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (1006:1006:1006) (1150:1150:1150))
        (PORT sload (1295:1295:1295) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[21\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (595:595:595))
        (PORT datab (787:787:787) (919:919:919))
        (PORT datac (320:320:320) (388:388:388))
        (PORT datad (528:528:528) (618:618:618))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (836:836:836))
        (PORT datab (383:383:383) (440:440:440))
        (PORT datad (405:405:405) (494:494:494))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (800:800:800) (901:901:901))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (PORT sclr (404:404:404) (463:463:463))
        (PORT sload (835:835:835) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (630:630:630))
        (PORT datab (386:386:386) (469:469:469))
        (PORT datac (612:612:612) (705:705:705))
        (PORT datad (520:520:520) (615:615:615))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (712:712:712))
        (PORT datab (358:358:358) (424:424:424))
        (PORT datad (477:477:477) (550:550:550))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (376:376:376) (424:424:424))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (1006:1006:1006) (1150:1150:1150))
        (PORT sload (1295:1295:1295) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (627:627:627) (701:701:701))
        (PORT clrn (1378:1378:1378) (1341:1341:1341))
        (PORT ena (768:768:768) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (907:907:907))
        (PORT datab (797:797:797) (916:916:916))
        (PORT datac (288:288:288) (347:347:347))
        (PORT datad (480:480:480) (553:553:553))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (738:738:738))
        (PORT datab (895:895:895) (1041:1041:1041))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (495:495:495) (563:563:563))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (PORT sload (823:823:823) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (463:463:463) (547:547:547))
        (PORT datac (501:501:501) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (619:619:619))
        (PORT datab (528:528:528) (621:621:621))
        (PORT datad (157:157:157) (183:183:183))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (617:617:617))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[20\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (405:405:405))
        (PORT datab (791:791:791) (923:923:923))
        (PORT datac (467:467:467) (550:550:550))
        (PORT datad (678:678:678) (787:787:787))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[19\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (734:734:734))
        (PORT datab (480:480:480) (555:555:555))
        (PORT datad (849:849:849) (985:985:985))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (358:358:358) (395:395:395))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT sload (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (630:630:630))
        (PORT datab (376:376:376) (458:458:458))
        (PORT datac (515:515:515) (608:608:608))
        (PORT datad (520:520:520) (615:615:615))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (771:771:771))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (580:580:580) (686:686:686))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (527:527:527) (595:595:595))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (1006:1006:1006) (1150:1150:1150))
        (PORT sload (1295:1295:1295) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (504:504:504) (571:571:571))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (PORT sload (823:823:823) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1129:1129:1129))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1253:1253:1253) (1218:1218:1218))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~115feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (730:730:730) (832:832:832))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~115)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~83)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (803:803:803) (892:892:892))
        (PORT ena (755:755:755) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~51)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (916:916:916) (1023:1023:1023))
        (PORT ena (1039:1039:1039) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~19)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (920:920:920) (1027:1027:1027))
        (PORT ena (782:782:782) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~413)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (585:585:585))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (380:380:380) (447:447:447))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~414)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (369:369:369))
        (PORT datab (406:406:406) (477:477:477))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~179feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (820:820:820))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~179)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (931:931:931) (1029:1029:1029))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~243)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (805:805:805) (901:901:901))
        (PORT ena (1061:1061:1061) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~211feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (722:722:722) (823:823:823))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~211)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~147)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (806:806:806) (903:903:903))
        (PORT ena (991:991:991) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~411)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (731:731:731))
        (PORT datab (497:497:497) (587:587:587))
        (PORT datad (381:381:381) (448:448:448))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~412)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (271:271:271))
        (PORT datab (493:493:493) (582:582:582))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~415)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (445:445:445))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (372:372:372))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (851:851:851) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (481:481:481) (562:562:562))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (763:763:763) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (907:907:907))
        (PORT datab (702:702:702) (813:813:813))
        (PORT datad (481:481:481) (553:553:553))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (738:738:738))
        (PORT datab (891:891:891) (1036:1036:1036))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (617:617:617))
        (PORT datab (473:473:473) (567:567:567))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (617:617:617))
        (PORT datab (530:530:530) (622:622:622))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (499:499:499) (562:562:562))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[19\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (573:573:573))
        (PORT datab (768:768:768) (894:894:894))
        (PORT datac (534:534:534) (622:622:622))
        (PORT datad (503:503:503) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (738:738:738))
        (PORT datab (484:484:484) (558:558:558))
        (PORT datad (612:612:612) (708:708:708))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (439:439:439) (474:474:474))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT sload (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (450:450:450))
        (PORT datab (497:497:497) (602:602:602))
        (PORT datac (527:527:527) (638:638:638))
        (PORT datad (370:370:370) (433:433:433))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (222:222:222))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (502:502:502) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (696:696:696) (784:784:784))
        (PORT clrn (1106:1106:1106) (1112:1112:1112))
        (PORT sclr (986:986:986) (1133:1133:1133))
        (PORT sload (1463:1463:1463) (1648:1648:1648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (485:485:485) (538:538:538))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (PORT sload (823:823:823) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (738:738:738))
        (PORT datab (894:894:894) (1040:1040:1040))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1137:1137:1137))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1255:1255:1255) (1221:1221:1221))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~114feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (586:586:586) (671:671:671))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~114)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~82)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT asdata (966:966:966) (1072:1072:1072))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~50)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (962:962:962) (1068:1068:1068))
        (PORT ena (883:883:883) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~18)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (961:961:961) (1066:1066:1066))
        (PORT ena (768:768:768) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (381:381:381))
        (PORT datab (414:414:414) (493:493:493))
        (PORT datad (391:391:391) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (582:582:582))
        (PORT datab (317:317:317) (380:380:380))
        (PORT datad (269:269:269) (307:307:307))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~178feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (585:585:585) (670:670:670))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~178)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (914:914:914) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~242)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT asdata (790:790:790) (893:893:893))
        (PORT ena (1160:1160:1160) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~210feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (586:586:586) (671:671:671))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~210)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~146)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (790:790:790) (893:893:893))
        (PORT ena (742:742:742) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (715:715:715))
        (PORT datab (306:306:306) (372:372:372))
        (PORT datad (499:499:499) (580:580:580))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (594:594:594) (684:684:684))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~350)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (452:452:452))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (158:158:158) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (372:372:372))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (774:774:774) (838:838:838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (384:384:384) (432:432:432))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (763:763:763) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (908:908:908))
        (PORT datab (674:674:674) (778:778:778))
        (PORT datad (480:480:480) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (497:497:497))
        (PORT datab (380:380:380) (462:462:462))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (621:621:621))
        (PORT datab (527:527:527) (619:619:619))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (518:518:518) (584:584:584))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[18\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (653:653:653))
        (PORT datab (522:522:522) (634:634:634))
        (PORT datac (514:514:514) (603:603:603))
        (PORT datad (752:752:752) (872:872:872))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[17\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (740:740:740))
        (PORT datab (634:634:634) (744:744:744))
        (PORT datad (541:541:541) (610:610:610))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (452:452:452) (496:496:496))
        (PORT clrn (1116:1116:1116) (1122:1122:1122))
        (PORT sload (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (664:664:664))
        (PORT datab (385:385:385) (468:468:468))
        (PORT datac (358:358:358) (428:428:428))
        (PORT datad (484:484:484) (580:580:580))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (355:355:355))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (505:505:505) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (707:707:707) (785:785:785))
        (PORT clrn (1106:1106:1106) (1112:1112:1112))
        (PORT sclr (986:986:986) (1133:1133:1133))
        (PORT sload (1463:1463:1463) (1648:1648:1648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (763:763:763))
        (PORT datab (768:768:768) (893:893:893))
        (PORT datad (737:737:737) (864:864:864))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (495:495:495) (553:553:553))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (PORT sload (823:823:823) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (525:525:525) (592:592:592))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (PORT ena (774:774:774) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (356:356:356))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (721:721:721))
        (PORT datab (561:561:561) (664:664:664))
        (PORT datac (204:204:204) (260:260:260))
        (PORT datad (366:366:366) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (340:340:340))
        (PORT datab (721:721:721) (834:834:834))
        (PORT datac (1007:1007:1007) (1164:1164:1164))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (667:667:667))
        (PORT datab (504:504:504) (592:592:592))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (487:487:487) (549:549:549))
        (PORT clrn (1144:1144:1144) (1153:1153:1153))
        (PORT sload (602:602:602) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[17\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (643:643:643))
        (PORT datab (519:519:519) (630:630:630))
        (PORT datac (525:525:525) (618:618:618))
        (PORT datad (750:750:750) (870:870:870))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (403:403:403))
        (PORT datac (205:205:205) (245:245:245))
        (PORT datad (342:342:342) (387:387:387))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (651:651:651))
        (PORT datad (910:910:910) (1048:1048:1048))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1132:1132:1132))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~112)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT asdata (887:887:887) (994:994:994))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~80)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1416:1416:1416))
        (PORT asdata (779:779:779) (872:872:872))
        (PORT ena (1039:1039:1039) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~48)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (792:792:792) (894:894:894))
        (PORT ena (1048:1048:1048) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (788:788:788) (889:889:889))
        (PORT ena (767:767:767) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (461:461:461))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (491:491:491) (572:572:572))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (495:495:495))
        (PORT datab (322:322:322) (386:386:386))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~176)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (807:807:807) (913:913:913))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~240)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1417:1417:1417))
        (PORT asdata (799:799:799) (905:905:905))
        (PORT ena (756:756:756) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~208)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (813:813:813) (919:919:919))
        (PORT ena (760:760:760) (825:825:825))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~144)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT asdata (802:802:802) (908:908:908))
        (PORT ena (1158:1158:1158) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (620:620:620))
        (PORT datab (212:212:212) (266:266:266))
        (PORT datad (382:382:382) (448:448:448))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (271:271:271))
        (PORT datab (502:502:502) (592:592:592))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~300)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (370:370:370) (435:435:435))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (339:339:339))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (621:621:621) (723:723:723))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1325:1325:1325))
        (PORT ena (768:768:768) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (371:371:371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (404:404:404) (458:458:458))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (PORT sload (823:823:823) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (268:268:268))
        (PORT datab (558:558:558) (660:660:660))
        (PORT datac (577:577:577) (674:674:674))
        (PORT datad (371:371:371) (435:435:435))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (340:340:340))
        (PORT datab (516:516:516) (599:599:599))
        (PORT datac (1010:1010:1010) (1168:1168:1168))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (665:665:665))
        (PORT datab (505:505:505) (593:593:593))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1144:1144:1144) (1153:1153:1153))
        (PORT sload (602:602:602) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[16\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (660:660:660))
        (PORT datab (496:496:496) (601:601:601))
        (PORT datac (361:361:361) (435:435:435))
        (PORT datad (364:364:364) (437:437:437))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (179:179:179) (218:218:218))
        (PORT datad (503:503:503) (596:596:596))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (685:685:685) (765:765:765))
        (PORT clrn (1106:1106:1106) (1112:1112:1112))
        (PORT sclr (986:986:986) (1133:1133:1133))
        (PORT sload (1463:1463:1463) (1648:1648:1648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[16\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (649:649:649))
        (PORT datab (523:523:523) (635:635:635))
        (PORT datac (524:524:524) (624:624:624))
        (PORT datad (753:753:753) (873:873:873))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[15\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (657:657:657))
        (PORT datab (1213:1213:1213) (1395:1395:1395))
        (PORT datad (524:524:524) (609:609:609))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (350:350:350) (382:382:382))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT sload (842:842:842) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (454:454:454))
        (PORT datab (374:374:374) (449:449:449))
        (PORT datac (525:525:525) (635:635:635))
        (PORT datad (482:482:482) (577:577:577))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (359:359:359))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datad (507:507:507) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (951:951:951) (1068:1068:1068))
        (PORT clrn (1106:1106:1106) (1112:1112:1112))
        (PORT sclr (986:986:986) (1133:1133:1133))
        (PORT sload (1463:1463:1463) (1648:1648:1648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[15\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (586:586:586))
        (PORT datab (542:542:542) (645:645:645))
        (PORT datac (683:683:683) (807:807:807))
        (PORT datad (445:445:445) (551:551:551))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (343:343:343))
        (PORT datac (205:205:205) (248:248:248))
        (PORT datad (343:343:343) (386:386:386))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (765:765:765))
        (PORT datad (712:712:712) (822:822:822))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (583:583:583))
        (PORT datab (685:685:685) (810:810:810))
        (PORT datad (485:485:485) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1132:1132:1132))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1257:1257:1257) (1222:1222:1222))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~182feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (832:832:832))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~182)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (493:493:493) (525:525:525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~246)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (1121:1121:1121) (1248:1248:1248))
        (PORT ena (626:626:626) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~214feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (734:734:734) (835:835:835))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~214)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~150)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (1118:1118:1118) (1245:1245:1245))
        (PORT ena (700:700:700) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (387:387:387))
        (PORT datab (349:349:349) (424:424:424))
        (PORT datad (225:225:225) (267:267:267))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (369:369:369))
        (PORT datab (356:356:356) (431:431:431))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~118feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (617:617:617) (708:708:708))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~118)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~86)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT asdata (993:993:993) (1097:1097:1097))
        (PORT ena (1188:1188:1188) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~54)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1438:1438:1438))
        (PORT asdata (896:896:896) (995:995:995))
        (PORT ena (922:922:922) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~22)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT asdata (898:898:898) (997:997:997))
        (PORT ena (497:497:497) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (296:296:296) (350:350:350))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (440:440:440) (526:526:526))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (235:235:235))
        (PORT datac (315:315:315) (369:369:369))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (367:367:367))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (851:851:851) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (540:540:540))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1325:1325:1325))
        (PORT ena (768:768:768) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (615:615:615))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (328:328:328) (372:372:372))
        (PORT clrn (1170:1170:1170) (1151:1151:1151))
        (PORT sload (823:823:823) (941:941:941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (658:658:658))
        (PORT datab (353:353:353) (435:435:435))
        (PORT datac (745:745:745) (858:858:858))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (555:555:555))
        (PORT datab (695:695:695) (800:800:800))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (608:608:608))
        (PORT datab (536:536:536) (629:629:629))
        (PORT datad (341:341:341) (399:399:399))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (624:624:624) (700:700:700))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (703:703:703))
        (PORT datab (394:394:394) (482:482:482))
        (PORT datac (456:456:456) (521:521:521))
        (PORT datad (351:351:351) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (PORT ena (637:637:637) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[14\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (729:729:729))
        (PORT datab (862:862:862) (1004:1004:1004))
        (PORT datac (593:593:593) (717:717:717))
        (PORT datad (322:322:322) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[16\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (545:545:545))
        (PORT datac (631:631:631) (723:723:723))
        (PORT datad (441:441:441) (502:502:502))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (927:927:927) (1077:1077:1077))
        (PORT datad (491:491:491) (582:582:582))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1098:1098:1098))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1209:1209:1209) (1175:1175:1175))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~117feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (915:915:915) (1038:1038:1038))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~117)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~85)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT asdata (1066:1066:1066) (1191:1191:1191))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~53)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (919:919:919) (1020:1020:1020))
        (PORT ena (883:883:883) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~21)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (921:921:921) (1022:1022:1022))
        (PORT ena (768:768:768) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (258:258:258))
        (PORT datab (410:410:410) (489:489:489))
        (PORT datad (393:393:393) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (585:585:585))
        (PORT datab (468:468:468) (560:560:560))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~181)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (833:833:833) (936:936:936))
        (PORT ena (914:914:914) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~245)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT asdata (819:819:819) (915:915:915))
        (PORT ena (1160:1160:1160) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~213)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (832:832:832) (935:935:935))
        (PORT ena (792:792:792) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~149)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (820:820:820) (915:915:915))
        (PORT ena (742:742:742) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (716:716:716))
        (PORT datab (315:315:315) (382:382:382))
        (PORT datad (498:498:498) (579:579:579))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (719:719:719))
        (PORT datab (312:312:312) (378:378:378))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~345)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (450:450:450))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (564:564:564))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (441:441:441))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1378:1378:1378) (1341:1341:1341))
        (PORT ena (768:768:768) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (753:753:753))
        (PORT datab (765:765:765) (891:891:891))
        (PORT datad (492:492:492) (570:570:570))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (712:712:712))
        (PORT datab (606:606:606) (703:703:703))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (618:618:618))
        (PORT datab (487:487:487) (578:578:578))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (611:611:611))
        (PORT datab (534:534:534) (626:626:626))
        (PORT datad (259:259:259) (292:292:292))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (722:722:722) (801:801:801))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (PORT ena (637:637:637) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (781:781:781))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (654:654:654) (772:772:772))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (374:374:374))
        (PORT datab (342:342:342) (396:396:396))
        (PORT datad (500:500:500) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (653:653:653) (737:737:737))
        (PORT clrn (1106:1106:1106) (1112:1112:1112))
        (PORT sclr (986:986:986) (1133:1133:1133))
        (PORT sload (1463:1463:1463) (1648:1648:1648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (728:728:728))
        (PORT datab (340:340:340) (407:407:407))
        (PORT datac (592:592:592) (715:715:715))
        (PORT datad (838:838:838) (973:973:973))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1123:1123:1123))
        (PORT datab (655:655:655) (751:751:751))
        (PORT datad (518:518:518) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (913:913:913) (1010:1010:1010))
        (PORT clrn (1104:1104:1104) (1109:1109:1109))
        (PORT sload (1004:1004:1004) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (778:778:778))
        (PORT datab (408:408:408) (499:499:499))
        (PORT datac (202:202:202) (255:255:255))
        (PORT datad (466:466:466) (548:548:548))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (382:382:382))
        (PORT datab (422:422:422) (516:516:516))
        (PORT datad (321:321:321) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (397:397:397) (451:451:451))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[12\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (706:706:706))
        (PORT datab (467:467:467) (580:580:580))
        (PORT datac (482:482:482) (563:563:563))
        (PORT datad (554:554:554) (659:659:659))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (195:195:195))
        (PORT datab (475:475:475) (547:547:547))
        (PORT datad (353:353:353) (402:402:402))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (639:639:639) (709:709:709))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (PORT sload (431:431:431) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (929:929:929) (1079:1079:1079))
        (PORT datad (518:518:518) (612:612:612))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (758:758:758) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT asdata (527:527:527) (600:600:600))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (842:842:842))
        (PORT datab (580:580:580) (664:664:664))
        (PORT datad (616:616:616) (711:711:711))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (356:356:356))
        (PORT datab (642:642:642) (741:741:741))
        (PORT datac (472:472:472) (553:553:553))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (594:594:594))
        (PORT datab (374:374:374) (432:432:432))
        (PORT datad (783:783:783) (893:893:893))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (498:498:498) (537:537:537))
        (PORT clrn (1111:1111:1111) (1118:1118:1118))
        (PORT sload (519:519:519) (574:574:574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (772:772:772))
        (PORT datab (408:408:408) (500:500:500))
        (PORT datac (598:598:598) (708:708:708))
        (PORT datad (469:469:469) (552:552:552))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (411:411:411))
        (PORT datab (453:453:453) (521:521:521))
        (PORT datad (394:394:394) (480:480:480))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (496:496:496) (551:551:551))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[11\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (588:588:588))
        (PORT datab (468:468:468) (581:581:581))
        (PORT datac (627:627:627) (732:732:732))
        (PORT datad (523:523:523) (614:614:614))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (202:202:202))
        (PORT datab (523:523:523) (606:606:606))
        (PORT datad (451:451:451) (518:518:518))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (633:633:633) (691:691:691))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (PORT sload (431:431:431) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (636:636:636))
        (PORT datad (911:911:911) (1048:1048:1048))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (283:283:283))
        (PORT datab (470:470:470) (551:551:551))
        (PORT datac (596:596:596) (676:676:676))
        (PORT datad (304:304:304) (348:348:348))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (733:733:733))
        (PORT datab (892:892:892) (1030:1030:1030))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (569:569:569) (679:679:679))
        (PORT datad (161:161:161) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (610:610:610))
        (PORT datab (534:534:534) (627:627:627))
        (PORT datad (324:324:324) (375:375:375))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (307:307:307) (348:348:348))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (PORT ena (637:637:637) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[10\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1151:1151:1151))
        (PORT datab (497:497:497) (588:588:588))
        (PORT datac (481:481:481) (561:561:561))
        (PORT datad (445:445:445) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (546:546:546))
        (PORT datab (340:340:340) (393:393:393))
        (PORT datad (360:360:360) (412:412:412))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (488:488:488) (534:534:534))
        (PORT clrn (1117:1117:1117) (1124:1124:1124))
        (PORT sload (648:648:648) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (655:655:655))
        (PORT datad (913:913:913) (1051:1051:1051))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1124:1124:1124))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~105)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT asdata (967:967:967) (1084:1084:1084))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~73)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (1325:1325:1325) (1475:1475:1475))
        (PORT ena (755:755:755) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~41)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (920:920:920) (1020:1020:1020))
        (PORT ena (1039:1039:1039) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (919:919:919) (1019:1019:1019))
        (PORT ena (782:782:782) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (586:586:586))
        (PORT datab (202:202:202) (262:262:262))
        (PORT datad (379:379:379) (445:445:445))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (662:662:662))
        (PORT datab (414:414:414) (486:486:486))
        (PORT datad (175:175:175) (206:206:206))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~169feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (622:622:622) (710:710:710))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~169)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (931:931:931) (1029:1029:1029))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~233)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (1243:1243:1243) (1384:1384:1384))
        (PORT ena (1061:1061:1061) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~201feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (619:619:619) (707:707:707))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~201)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~137)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (1237:1237:1237) (1378:1378:1378))
        (PORT ena (991:991:991) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (362:362:362))
        (PORT datab (492:492:492) (580:580:580))
        (PORT datad (389:389:389) (456:456:456))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (PORT datab (499:499:499) (589:589:589))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~390)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (440:440:440))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (156:156:156) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (636:636:636) (709:709:709))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (939:939:939) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (419:419:419))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (763:763:763) (829:829:829))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (906:906:906))
        (PORT datab (780:780:780) (893:893:893))
        (PORT datad (482:482:482) (554:554:554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (554:554:554))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (503:503:503) (593:593:593))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (616:616:616))
        (PORT datab (530:530:530) (623:623:623))
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (534:534:534) (603:603:603))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (PORT ena (637:637:637) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (763:763:763))
        (PORT datab (655:655:655) (764:764:764))
        (PORT datac (546:546:546) (643:643:643))
        (PORT datad (385:385:385) (477:477:477))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (195:195:195))
        (PORT datab (527:527:527) (603:603:603))
        (PORT datad (445:445:445) (502:502:502))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (696:696:696))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (PORT sload (431:431:431) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (369:369:369) (450:450:450))
        (PORT datad (485:485:485) (575:575:575))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (403:403:403))
        (PORT datab (319:319:319) (380:380:380))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (388:388:388))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (417:417:417))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (412:412:412))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (389:389:389))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (302:302:302))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (323:323:323) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1171:1171:1171) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (463:463:463))
        (PORT datab (524:524:524) (632:632:632))
        (PORT datad (385:385:385) (460:460:460))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (1273:1273:1273) (1452:1452:1452))
        (PORT clrn (1356:1356:1356) (1326:1326:1326))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (614:614:614))
        (PORT datac (189:189:189) (241:241:241))
        (PORT datad (297:297:297) (356:356:356))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (529:529:529))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (PORT ena (774:774:774) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (829:829:829))
        (PORT datab (216:216:216) (275:275:275))
        (PORT datac (428:428:428) (497:497:497))
        (PORT datad (357:357:357) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (513:513:513) (592:592:592))
        (PORT datac (737:737:737) (842:842:842))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (615:615:615))
        (PORT datab (531:531:531) (624:624:624))
        (PORT datad (279:279:279) (321:321:321))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (527:527:527) (604:604:604))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (PORT ena (637:637:637) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (761:761:761))
        (PORT datab (716:716:716) (843:843:843))
        (PORT datac (653:653:653) (756:756:756))
        (PORT datad (386:386:386) (478:478:478))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (589:589:589) (672:672:672))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (594:594:594))
        (PORT datad (912:912:912) (1049:1049:1049))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (924:924:924))
        (PORT datab (919:919:919) (1075:1075:1075))
        (PORT datad (460:460:460) (524:524:524))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1151:1151:1151))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1266:1266:1266) (1231:1231:1231))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~103feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (683:683:683))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~103)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~71)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (770:770:770) (861:861:861))
        (PORT ena (755:755:755) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~39)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (797:797:797) (887:887:887))
        (PORT ena (1039:1039:1039) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT asdata (796:796:796) (886:886:886))
        (PORT ena (782:782:782) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~398)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (586:586:586))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (377:377:377) (444:444:444))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~399)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (380:380:380))
        (PORT datab (412:412:412) (485:485:485))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~167)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT asdata (779:779:779) (865:865:865))
        (PORT ena (931:931:931) (1029:1029:1029))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~231)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1421:1421:1421))
        (PORT asdata (685:685:685) (766:766:766))
        (PORT ena (1061:1061:1061) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~199)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT asdata (780:780:780) (866:866:866))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~135)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (686:686:686) (767:767:767))
        (PORT ena (991:991:991) (1082:1082:1082))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~396)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (261:261:261))
        (PORT datab (498:498:498) (588:588:588))
        (PORT datad (380:380:380) (447:447:447))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~397)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datab (497:497:497) (586:586:586))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~400)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (437:437:437))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (158:158:158) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (449:449:449) (526:526:526))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (484:484:484) (533:533:533))
        (PORT clrn (1371:1371:1371) (1336:1336:1336))
        (PORT ena (724:724:724) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|data_out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (464:464:464) (550:550:550))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|keycode\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (PORT ena (592:592:592) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (792:792:792))
        (PORT datac (645:645:645) (760:760:760))
        (PORT datad (228:228:228) (288:288:288))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1090:1090:1090))
        (PORT d[1] (832:832:832) (963:963:963))
        (PORT d[2] (722:722:722) (838:838:838))
        (PORT d[3] (842:842:842) (975:975:975))
        (PORT d[4] (729:729:729) (851:851:851))
        (PORT d[5] (767:767:767) (893:893:893))
        (PORT d[6] (743:743:743) (872:872:872))
        (PORT d[7] (720:720:720) (841:841:841))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (497:497:497) (579:579:579))
        (PORT d[1] (519:519:519) (609:609:609))
        (PORT d[2] (568:568:568) (666:666:666))
        (PORT d[3] (489:489:489) (569:569:569))
        (PORT d[4] (672:672:672) (786:786:786))
        (PORT d[5] (495:495:495) (581:581:581))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (674:674:674) (727:727:727))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (980:980:980) (1048:1048:1048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (493:493:493) (576:576:576))
        (PORT d[1] (511:511:511) (596:596:596))
        (PORT d[2] (691:691:691) (806:806:806))
        (PORT d[3] (752:752:752) (878:878:878))
        (PORT d[4] (493:493:493) (575:575:575))
        (PORT d[5] (496:496:496) (578:578:578))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (601:601:601) (608:608:608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT d[0] (601:601:601) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (PORT ena (559:559:559) (565:565:565))
        (PORT aclr (1316:1316:1316) (1300:1300:1300))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
        (IOPATH (posedge aclr) q (184:184:184) (186:186:186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (PORT datab (457:457:457) (523:523:523))
        (PORT datac (129:129:129) (171:171:171))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT sclr (1197:1197:1197) (1110:1110:1110))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (315:315:315))
        (PORT datab (387:387:387) (453:453:453))
        (PORT datac (185:185:185) (226:226:226))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (623:623:623) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (245:245:245))
        (PORT datab (375:375:375) (443:443:443))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (237:237:237) (293:293:293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (623:623:623) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (357:357:357) (407:407:407))
        (PORT datad (237:237:237) (294:294:294))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (550:550:550) (657:657:657))
        (PORT datac (817:817:817) (954:954:954))
        (PORT datad (332:332:332) (383:383:383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (623:623:623) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (344:344:344) (407:407:407))
        (PORT datad (238:238:238) (295:295:295))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (555:555:555) (663:663:663))
        (PORT datac (817:817:817) (954:954:954))
        (PORT datad (338:338:338) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (623:623:623) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (610:610:610))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (234:234:234) (290:290:290))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (643:643:643))
        (PORT datab (1670:1670:1670) (1414:1414:1414))
        (PORT datac (146:146:146) (194:194:194))
        (PORT datad (105:105:105) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (332:332:332) (407:407:407))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT sclr (1197:1197:1197) (1110:1110:1110))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (264:264:264))
        (PORT datab (225:225:225) (279:279:279))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (781:781:781) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (232:232:232) (287:287:287))
        (PORT datac (150:150:150) (199:199:199))
        (PORT datad (314:314:314) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (1007:1007:1007))
        (PORT datac (495:495:495) (584:584:584))
        (PORT datad (308:308:308) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (436:436:436))
        (PORT datab (207:207:207) (267:267:267))
        (PORT datac (183:183:183) (224:224:224))
        (PORT datad (235:235:235) (291:291:291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (623:623:623) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (463:463:463))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (233:233:233) (289:289:289))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (554:554:554) (662:662:662))
        (PORT datac (817:817:817) (954:954:954))
        (PORT datad (337:337:337) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (623:623:623) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (627:627:627) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (627:627:627) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (627:627:627) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (644:644:644) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (449:449:449))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (644:644:644) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (669:669:669) (561:561:561))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (644:644:644) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (418:418:418) (501:501:501))
        (PORT d[1] (549:549:549) (639:639:639))
        (PORT d[2] (568:568:568) (671:671:671))
        (PORT d[3] (558:558:558) (659:659:659))
        (PORT d[4] (559:559:559) (658:658:658))
        (PORT d[5] (423:423:423) (507:507:507))
        (PORT d[6] (417:417:417) (499:499:499))
        (PORT d[7] (408:408:408) (486:486:486))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (498:498:498) (583:583:583))
        (PORT d[1] (681:681:681) (785:785:785))
        (PORT d[2] (558:558:558) (635:635:635))
        (PORT d[3] (509:509:509) (594:594:594))
        (PORT d[4] (513:513:513) (598:598:598))
        (PORT d[5] (496:496:496) (585:585:585))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (526:526:526) (531:531:531))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (810:810:810) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (562:562:562) (638:638:638))
        (PORT d[1] (543:543:543) (636:636:636))
        (PORT d[2] (576:576:576) (658:658:658))
        (PORT d[3] (569:569:569) (664:664:664))
        (PORT d[4] (562:562:562) (655:655:655))
        (PORT d[5] (516:516:516) (600:600:600))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (596:596:596) (604:604:604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (596:596:596) (604:604:604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (664:664:664))
        (PORT datac (340:340:340) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (505:505:505))
        (PORT datab (450:450:450) (530:530:530))
        (PORT datac (362:362:362) (432:432:432))
        (PORT datad (868:868:868) (1011:1011:1011))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (458:458:458))
        (PORT datab (247:247:247) (309:309:309))
        (PORT datad (403:403:403) (456:456:456))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (684:684:684))
        (PORT datab (541:541:541) (644:644:644))
        (PORT datac (360:360:360) (430:430:430))
        (PORT datad (326:326:326) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (498:498:498))
        (PORT datad (340:340:340) (399:399:399))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1143:1143:1143))
        (PORT ena (648:648:648) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (588:588:588))
        (PORT datab (468:468:468) (582:582:582))
        (PORT datac (544:544:544) (651:651:651))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (203:203:203))
        (PORT datab (532:532:532) (606:606:606))
        (PORT datad (526:526:526) (598:598:598))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (657:657:657) (731:731:731))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (PORT sload (431:431:431) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (757:757:757))
        (PORT datac (696:696:696) (802:802:802))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (602:602:602))
        (PORT datab (376:376:376) (458:458:458))
        (PORT datac (684:684:684) (817:817:817))
        (PORT datad (597:597:597) (690:690:690))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (895:895:895))
        (PORT datab (369:369:369) (447:447:447))
        (PORT datad (595:595:595) (688:688:688))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (484:484:484))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (562:562:562) (635:635:635))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (522:522:522) (595:595:595))
        (PORT ena (1022:1022:1022) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (553:553:553))
        (PORT datab (159:159:159) (215:215:215))
        (PORT datac (361:361:361) (421:421:421))
        (PORT datad (423:423:423) (478:478:478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (659:659:659) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (833:833:833) (976:976:976))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (309:309:309) (372:372:372))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (640:640:640))
        (PORT datac (589:589:589) (668:668:668))
        (PORT datad (632:632:632) (721:721:721))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT asdata (986:986:986) (1107:1107:1107))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (584:584:584))
        (PORT datab (685:685:685) (811:811:811))
        (PORT datac (480:480:480) (571:571:571))
        (PORT datad (485:485:485) (569:569:569))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (364:364:364) (412:412:412))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (550:550:550))
        (PORT datab (622:622:622) (722:722:722))
        (PORT datad (323:323:323) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (337:337:337))
        (PORT datab (528:528:528) (615:615:615))
        (PORT datac (902:902:902) (1024:1024:1024))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (PORT ena (614:614:614) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (796:796:796))
        (PORT datab (552:552:552) (643:643:643))
        (PORT datad (343:343:343) (395:395:395))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (485:485:485) (526:526:526))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT sload (821:821:821) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (714:714:714))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (701:701:701) (836:836:836))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (949:949:949) (1066:1066:1066))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (285:285:285))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (701:701:701) (837:837:837))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (547:547:547) (622:622:622))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (712:712:712) (854:854:854))
        (PORT datad (302:302:302) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (896:896:896) (1008:1008:1008))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1044:1044:1044))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (321:321:321) (382:382:382))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (637:637:637) (719:719:719))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (407:407:407))
        (PORT datab (714:714:714) (857:857:857))
        (PORT datad (308:308:308) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1042:1042:1042) (1195:1195:1195))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1040:1040:1040))
        (PORT datab (1051:1051:1051) (1205:1205:1205))
        (PORT datac (360:360:360) (427:427:427))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datab (385:385:385) (460:460:460))
        (PORT datac (355:355:355) (421:421:421))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (340:340:340) (403:403:403))
        (PORT datad (476:476:476) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (304:304:304) (349:349:349))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT sload (1150:1150:1150) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datab (220:220:220) (274:274:274))
        (PORT datad (476:476:476) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT sload (1150:1150:1150) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[29\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (605:605:605))
        (PORT datab (145:145:145) (195:195:195))
        (PORT datad (332:332:332) (396:396:396))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (376:376:376) (420:420:420))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT sload (1150:1150:1150) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[28\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (476:476:476) (556:556:556))
        (PORT datad (475:475:475) (570:570:570))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (493:493:493) (549:549:549))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT sload (1150:1150:1150) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[27\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (854:854:854))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (470:470:470) (553:553:553))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (530:530:530) (594:594:594))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[26\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (207:207:207))
        (PORT datab (206:206:206) (267:267:267))
        (PORT datad (684:684:684) (824:824:824))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (548:548:548) (618:618:618))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[25\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (853:853:853))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (314:314:314) (366:366:366))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (526:526:526) (592:592:592))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[24\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (848:848:848))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (317:317:317) (372:372:372))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (803:803:803) (907:907:907))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (294:294:294))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (685:685:685) (825:825:825))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (727:727:727))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (689:689:689) (829:829:829))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1011:1011:1011) (1149:1149:1149))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datad (688:688:688) (828:828:828))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (949:949:949) (1071:1071:1071))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (850:850:850))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (312:312:312) (369:369:369))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (494:494:494) (550:550:550))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (278:278:278))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (682:682:682) (821:821:821))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (646:646:646) (723:723:723))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (207:207:207))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (686:686:686) (825:825:825))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (880:880:880) (1004:1004:1004))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (279:279:279))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datad (690:690:690) (830:830:830))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (766:766:766) (859:859:859))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[16\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (227:227:227) (282:282:282))
        (PORT datad (680:680:680) (818:818:818))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (630:630:630) (707:707:707))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (281:281:281))
        (PORT datab (774:774:774) (904:904:904))
        (PORT datad (687:687:687) (826:826:826))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (764:764:764) (860:860:860))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT sload (867:867:867) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (779:779:779))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (690:690:690) (824:824:824))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (884:884:884) (982:982:982))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (695:695:695) (829:829:829))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (818:818:818) (917:917:917))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1044:1044:1044))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (299:299:299) (356:356:356))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (638:638:638) (711:711:711))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (217:217:217) (275:275:275))
        (PORT datad (696:696:696) (830:830:830))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (624:624:624) (711:711:711))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (201:201:201))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (699:699:699) (834:834:834))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (494:494:494) (548:548:548))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (700:700:700) (835:835:835))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (712:712:712))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[8\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (155:155:155) (202:202:202))
        (PORT datad (702:702:702) (838:838:838))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (643:643:643) (712:712:712))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (290:290:290))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (698:698:698) (832:832:832))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (646:646:646) (726:726:726))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (704:704:704) (840:840:840))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (649:649:649) (726:726:726))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (PORT sload (1096:1096:1096) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (437:437:437))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (496:496:496) (586:586:586))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|keycode\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (PORT ena (592:592:592) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (791:791:791))
        (PORT datac (646:646:646) (760:760:760))
        (PORT datad (210:210:210) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (586:586:586))
        (PORT datad (366:366:366) (449:449:449))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (813:813:813))
        (PORT datab (646:646:646) (761:761:761))
        (PORT datac (402:402:402) (491:491:491))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (421:421:421))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1378:1378:1378) (1341:1341:1341))
        (PORT ena (768:768:768) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (921:921:921))
        (PORT datab (655:655:655) (756:756:756))
        (PORT datac (626:626:626) (726:726:726))
        (PORT datad (479:479:479) (548:548:548))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (732:732:732))
        (PORT datab (500:500:500) (586:586:586))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (415:415:415))
        (PORT datab (289:289:289) (334:334:334))
        (PORT datac (338:338:338) (400:400:400))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (742:742:742))
        (PORT datab (700:700:700) (828:828:828))
        (PORT datac (618:618:618) (705:705:705))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT asdata (532:532:532) (580:580:580))
        (PORT clrn (1124:1124:1124) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (450:450:450) (508:508:508))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (784:784:784) (879:879:879))
        (PORT sclr (1197:1197:1197) (1110:1110:1110))
        (PORT ena (614:614:614) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|read_req\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (435:435:435))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (634:634:634) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (169:169:169))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|read\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (940:940:940) (1055:1055:1055))
        (PORT ena (634:634:634) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (442:442:442))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT asdata (373:373:373) (422:422:422))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (468:468:468))
        (PORT datab (211:211:211) (268:268:268))
        (PORT datad (549:549:549) (654:654:654))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datac (358:358:358) (430:430:430))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (201:201:201) (260:260:260))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (138:138:138) (184:184:184))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (366:366:366))
        (PORT datab (521:521:521) (622:622:622))
        (PORT datad (315:315:315) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (194:194:194) (243:243:243))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (511:511:511))
        (PORT datad (188:188:188) (219:219:219))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1144:1144:1144))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (512:512:512))
        (PORT datab (218:218:218) (273:273:273))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1144:1144:1144))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (512:512:512))
        (PORT datab (222:222:222) (283:283:283))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1144:1144:1144))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (513:513:513))
        (PORT datab (152:152:152) (205:205:205))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1144:1144:1144))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (515:515:515))
        (PORT datab (152:152:152) (205:205:205))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1144:1144:1144))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (285:285:285))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1144:1144:1144))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (284:284:284))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (217:217:217) (271:271:271))
        (PORT datad (392:392:392) (487:487:487))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datac (208:208:208) (263:263:263))
        (PORT datad (210:210:210) (261:261:261))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datad (190:190:190) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_lab9_soc_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (715:715:715))
        (PORT datab (1510:1510:1510) (1748:1748:1748))
        (PORT datac (477:477:477) (548:548:548))
        (PORT datad (519:519:519) (596:596:596))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (454:454:454))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (233:233:233) (288:288:288))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (548:548:548) (655:655:655))
        (PORT datac (817:817:817) (954:954:954))
        (PORT datad (330:330:330) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (623:623:623) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (380:380:380) (425:425:425))
        (PORT clrn (905:905:905) (1015:1015:1015))
        (PORT ena (627:627:627) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (476:476:476))
        (PORT datad (503:503:503) (575:575:575))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (813:813:813))
        (PORT datab (655:655:655) (769:769:769))
        (PORT datac (401:401:401) (490:490:490))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (500:500:500))
        (PORT datab (472:472:472) (541:541:541))
        (PORT datac (155:155:155) (209:209:209))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (310:310:310))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (666:666:666) (781:781:781))
        (PORT datad (491:491:491) (574:574:574))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (452:452:452) (531:531:531))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (558:558:558))
        (PORT datab (628:628:628) (737:737:737))
        (PORT datac (183:183:183) (223:223:223))
        (PORT datad (479:479:479) (560:560:560))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1128:1128:1128))
        (PORT ena (507:507:507) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_reg_readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (384:384:384))
        (PORT datab (499:499:499) (587:587:587))
        (PORT datac (461:461:461) (536:536:536))
        (PORT datad (610:610:610) (714:714:714))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (831:831:831) (918:918:918))
        (PORT sload (1082:1082:1082) (979:979:979))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT asdata (1016:1016:1016) (1151:1151:1151))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1140:1140:1140))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1255:1255:1255) (1220:1220:1220))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~101feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (536:536:536) (604:604:604))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~69)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1416:1416:1416))
        (PORT asdata (699:699:699) (755:755:755))
        (PORT ena (1039:1039:1039) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~37)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (613:613:613) (672:672:672))
        (PORT ena (1048:1048:1048) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (613:613:613) (672:672:672))
        (PORT ena (767:767:767) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (457:457:457))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (499:499:499) (581:581:581))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (505:505:505))
        (PORT datab (310:310:310) (377:377:377))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~165feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (443:443:443) (505:505:505))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~165)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~229)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1417:1417:1417))
        (PORT asdata (715:715:715) (786:786:786))
        (PORT ena (756:756:756) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~197feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (503:503:503))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~197)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (760:760:760) (825:825:825))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~133)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT asdata (718:718:718) (790:790:790))
        (PORT ena (1158:1158:1158) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~321)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (625:625:625))
        (PORT datab (400:400:400) (471:471:471))
        (PORT datad (377:377:377) (443:443:443))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datab (499:499:499) (590:590:590))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~325)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datac (372:372:372) (436:436:436))
        (PORT datad (158:158:158) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (524:524:524))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT asdata (537:537:537) (612:612:612))
        (PORT clrn (1378:1378:1378) (1341:1341:1341))
        (PORT ena (768:768:768) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (676:676:676))
        (PORT datab (763:763:763) (889:889:889))
        (PORT datad (494:494:494) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (712:712:712))
        (PORT datab (605:605:605) (703:703:703))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (960:960:960))
        (PORT datab (333:333:333) (398:398:398))
        (PORT datac (336:336:336) (398:398:398))
        (PORT datad (263:263:263) (296:296:296))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1029:1029:1029))
        (PORT datab (493:493:493) (577:577:577))
        (PORT datac (853:853:853) (1005:1005:1005))
        (PORT datad (724:724:724) (826:826:826))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1032:1032:1032))
        (PORT datab (738:738:738) (850:850:850))
        (PORT datac (854:854:854) (1007:1007:1007))
        (PORT datad (628:628:628) (730:730:730))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (869:869:869))
        (PORT datab (663:663:663) (775:775:775))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (469:469:469))
        (PORT datab (214:214:214) (269:269:269))
        (PORT datac (502:502:502) (594:594:594))
        (PORT datad (388:388:388) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (753:753:753))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (678:678:678) (799:799:799))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (816:816:816))
        (PORT datab (203:203:203) (246:246:246))
        (PORT datad (390:390:390) (475:475:475))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1144:1144:1144) (1311:1311:1311))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT sload (838:838:838) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (605:605:605))
        (PORT datad (372:372:372) (452:452:452))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[26\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (380:380:380))
        (PORT datab (735:735:735) (856:856:856))
        (PORT datac (605:605:605) (697:697:697))
        (PORT datad (487:487:487) (579:579:579))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[26\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (219:219:219))
        (PORT datab (130:130:130) (163:163:163))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (478:478:478) (561:561:561))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT ena (1251:1251:1251) (1394:1394:1394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (657:657:657))
        (PORT datab (230:230:230) (293:293:293))
        (PORT datac (213:213:213) (273:273:273))
        (PORT datad (524:524:524) (621:621:621))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (682:682:682))
        (PORT datab (562:562:562) (666:666:666))
        (PORT datad (545:545:545) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (443:443:443) (520:520:520))
        (PORT datad (356:356:356) (428:428:428))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (271:271:271))
        (PORT datab (364:364:364) (450:450:450))
        (PORT datac (202:202:202) (260:260:260))
        (PORT datad (204:204:204) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (191:191:191))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (126:126:126) (167:167:167))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (402:402:402))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (562:562:562))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (492:492:492) (570:570:570))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (590:590:590))
        (PORT datab (562:562:562) (667:667:667))
        (PORT datac (549:549:549) (646:646:646))
        (PORT datad (474:474:474) (539:539:539))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (687:687:687))
        (PORT datab (566:566:566) (673:673:673))
        (PORT datac (536:536:536) (629:629:629))
        (PORT datad (110:110:110) (133:133:133))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (681:681:681))
        (PORT datab (571:571:571) (679:679:679))
        (PORT datac (534:534:534) (627:627:627))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (788:788:788))
        (PORT datac (476:476:476) (561:561:561))
        (PORT datad (446:446:446) (517:517:517))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (150:150:150))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (724:724:724) (817:817:817))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (378:378:378) (455:455:455))
        (PORT datad (363:363:363) (435:435:435))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (384:384:384))
        (PORT datab (227:227:227) (272:272:272))
        (PORT datac (442:442:442) (513:513:513))
        (PORT datad (125:125:125) (149:149:149))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector41\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (528:528:528))
        (PORT datab (233:233:233) (278:278:278))
        (PORT datac (436:436:436) (507:507:507))
        (PORT datad (145:145:145) (188:188:188))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector41\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (530:530:530))
        (PORT datab (371:371:371) (431:431:431))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (126:126:126) (151:151:151))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|f_pop)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (144:144:144))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (127:127:127) (167:167:167))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (709:709:709))
        (PORT datab (390:390:390) (468:468:468))
        (PORT datac (328:328:328) (379:379:379))
        (PORT datad (460:460:460) (523:523:523))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (541:541:541))
        (PORT datab (443:443:443) (538:538:538))
        (PORT datac (529:529:529) (641:641:641))
        (PORT datad (209:209:209) (243:243:243))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (775:775:775) (894:894:894))
        (PORT datad (700:700:700) (819:819:819))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (666:666:666))
        (PORT datab (549:549:549) (661:661:661))
        (PORT datac (419:419:419) (514:514:514))
        (PORT datad (423:423:423) (509:509:509))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (270:270:270))
        (PORT datab (662:662:662) (776:776:776))
        (PORT datac (297:297:297) (334:334:334))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (436:436:436) (490:490:490))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_to_in_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (473:473:473) (526:526:526))
        (PORT clrn (1139:1139:1139) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_to_in_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1139:1139:1139) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_toggle\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (739:739:739))
        (PORT datab (634:634:634) (733:733:733))
        (PORT datac (144:144:144) (187:187:187))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_toggle\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_toggle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|take_in_data)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (740:740:740))
        (PORT datab (630:630:630) (728:728:728))
        (PORT datac (148:148:148) (191:191:191))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (700:700:700) (764:764:764))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (546:546:546))
        (PORT datad (785:785:785) (918:918:918))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (439:439:439))
        (PORT datad (510:510:510) (605:605:605))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (278:278:278))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (455:455:455) (520:520:520))
        (PORT datad (349:349:349) (411:411:411))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (553:553:553))
        (PORT datab (448:448:448) (544:544:544))
        (PORT datac (319:319:319) (362:362:362))
        (PORT datad (529:529:529) (633:633:633))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (703:703:703))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (292:292:292) (335:335:335))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datab (523:523:523) (606:606:606))
        (PORT datac (345:345:345) (420:420:420))
        (PORT datad (331:331:331) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (465:465:465))
        (PORT datab (393:393:393) (471:471:471))
        (PORT datac (331:331:331) (384:384:384))
        (PORT datad (364:364:364) (424:424:424))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (467:467:467))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (336:336:336) (386:386:386))
        (PORT datad (366:366:366) (426:426:426))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (396:396:396) (475:475:475))
        (PORT datac (330:330:330) (383:383:383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (112:112:112) (144:144:144))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (194:194:194))
        (PORT datab (112:112:112) (144:144:144))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (567:567:567))
        (PORT datab (395:395:395) (475:475:475))
        (PORT datac (347:347:347) (423:423:423))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (489:489:489))
        (PORT datab (223:223:223) (281:281:281))
        (PORT datac (381:381:381) (469:469:469))
        (PORT datad (581:581:581) (655:655:655))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (823:823:823))
        (PORT datab (127:127:127) (161:161:161))
        (PORT datac (528:528:528) (631:631:631))
        (PORT datad (118:118:118) (144:144:144))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1143:1143:1143))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src2_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (618:618:618))
        (PORT datab (430:430:430) (526:526:526))
        (PORT datac (105:105:105) (135:135:135))
        (PORT datad (953:953:953) (1101:1101:1101))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (430:430:430))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (343:343:343) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (1134:1134:1134) (1143:1143:1143))
        (PORT ena (505:505:505) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (346:346:346) (410:410:410))
        (PORT datad (540:540:540) (644:644:644))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (635:635:635))
        (PORT datab (175:175:175) (235:235:235))
        (PORT datac (302:302:302) (357:357:357))
        (PORT datad (370:370:370) (447:447:447))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (338:338:338))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (361:361:361) (427:427:427))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (433:433:433))
        (PORT datab (209:209:209) (247:247:247))
        (PORT datad (342:342:342) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1143:1143:1143))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (PORT datab (200:200:200) (257:257:257))
        (PORT datac (344:344:344) (407:407:407))
        (PORT datad (343:343:343) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1143:1143:1143))
        (PORT ena (505:505:505) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (161:161:161))
        (PORT datac (502:502:502) (579:579:579))
        (PORT datad (376:376:376) (448:448:448))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (470:470:470))
        (PORT datab (354:354:354) (432:432:432))
        (PORT datac (682:682:682) (775:775:775))
        (PORT datad (539:539:539) (643:643:643))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent\|rf_source_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (438:438:438))
        (PORT datab (119:119:119) (148:148:148))
        (PORT datac (343:343:343) (406:406:406))
        (PORT datad (539:539:539) (643:643:643))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (472:472:472))
        (PORT datac (156:156:156) (212:212:212))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (447:447:447))
        (PORT datab (207:207:207) (244:244:244))
        (PORT datac (257:257:257) (292:292:292))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (414:414:414))
        (PORT datab (172:172:172) (233:233:233))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (416:416:416))
        (PORT datac (159:159:159) (214:214:214))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (414:414:414))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (387:387:387) (475:475:475))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (160:160:160))
        (PORT datac (390:390:390) (473:473:473))
        (PORT datad (376:376:376) (447:447:447))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (517:517:517) (619:619:619))
        (PORT datac (512:512:512) (603:603:603))
        (PORT datad (109:109:109) (133:133:133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (735:735:735))
        (PORT datab (509:509:509) (594:594:594))
        (PORT datac (494:494:494) (571:571:571))
        (PORT datad (110:110:110) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (579:579:579))
        (PORT datab (1130:1130:1130) (1320:1320:1320))
        (PORT datac (633:633:633) (738:738:738))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (514:514:514))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1429:1429:1429))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (756:756:756))
        (PORT datad (361:361:361) (437:437:437))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|take_in_data)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1415:1415:1415))
        (PORT datab (382:382:382) (474:474:474))
        (PORT datac (633:633:633) (738:738:738))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT asdata (362:362:362) (409:409:409))
        (PORT clrn (1330:1330:1330) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (232:232:232))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (700:700:700) (764:764:764))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[68\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (641:641:641))
        (PORT datab (690:690:690) (811:811:811))
        (PORT datad (627:627:627) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_to_out_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (493:493:493) (574:574:574))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_to_out_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_to_out_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1410:1410:1410))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1148:1148:1148) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_valid)
    (DELAY
      (ABSOLUTE
        (PORT datab (575:575:575) (675:675:675))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (434:434:434))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (436:436:436) (522:522:522))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (555:555:555))
        (PORT datab (183:183:183) (225:225:225))
        (PORT datac (1053:1053:1053) (1213:1213:1213))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entries\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (384:384:384))
        (PORT datab (623:623:623) (729:729:729))
        (PORT datad (359:359:359) (419:419:419))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entries\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|last_cycle\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (211:211:211))
        (PORT datac (379:379:379) (458:458:458))
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_toggle_flopped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (858:858:858))
        (PORT datab (634:634:634) (738:738:738))
        (PORT datad (480:480:480) (562:562:562))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_toggle_flopped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT asdata (375:375:375) (425:425:425))
        (PORT clrn (1330:1330:1330) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT asdata (516:516:516) (585:585:585))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (580:580:580))
        (PORT datab (346:346:346) (424:424:424))
        (PORT datad (330:330:330) (399:399:399))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (555:555:555))
        (PORT datab (291:291:291) (335:335:335))
        (PORT datac (604:604:604) (699:699:699))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (560:560:560))
        (PORT datab (430:430:430) (499:499:499))
        (PORT datac (300:300:300) (338:338:338))
        (PORT datad (268:268:268) (305:305:305))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (262:262:262))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (585:585:585) (663:663:663))
        (PORT datad (283:283:283) (319:319:319))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (PORT ena (583:583:583) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_toggle_flopped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1150:1150:1150))
        (PORT datab (484:484:484) (575:575:575))
        (PORT datad (275:275:275) (318:318:318))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_toggle_flopped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_to_in_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_to_in_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_to_in_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (478:478:478))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|take_in_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (741:741:741))
        (PORT datab (517:517:517) (601:601:601))
        (PORT datac (621:621:621) (722:722:722))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_toggle\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (204:204:204))
        (PORT datac (270:270:270) (313:313:313))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_toggle\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_toggle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_to_out_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1410:1410:1410))
        (PORT asdata (640:640:640) (717:717:717))
        (PORT clrn (1148:1148:1148) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_to_out_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1410:1410:1410))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (1148:1148:1148) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_valid)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (350:350:350) (419:419:419))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (359:359:359))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (497:497:497) (554:554:554))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (PORT ena (583:583:583) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|write\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (765:765:765))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datad (587:587:587) (656:656:656))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|write\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (808:808:808))
        (PORT datab (366:366:366) (433:433:433))
        (PORT datac (872:872:872) (1005:1005:1005))
        (PORT datad (337:337:337) (390:390:390))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datac (202:202:202) (255:255:255))
        (PORT datad (125:125:125) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (177:177:177))
        (PORT datac (102:102:102) (124:124:124))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (396:396:396))
        (PORT datab (212:212:212) (269:269:269))
        (PORT datad (636:636:636) (745:745:745))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1307:1307:1307) (1327:1327:1327))
        (PORT ena (531:531:531) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[7\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1241:1241:1241))
        (PORT datab (342:342:342) (408:408:408))
        (PORT datad (348:348:348) (418:418:418))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[6\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (378:378:378))
        (PORT datad (296:296:296) (334:334:334))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[6\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1219:1219:1219))
        (PORT datab (337:337:337) (403:403:403))
        (PORT datac (456:456:456) (544:544:544))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (288:288:288))
        (PORT datad (187:187:187) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[5\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1216:1216:1216))
        (PORT datab (202:202:202) (257:257:257))
        (PORT datac (458:458:458) (546:546:546))
        (PORT datad (215:215:215) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (295:295:295))
        (PORT datad (187:187:187) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[4\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (427:427:427))
        (PORT datab (956:956:956) (1116:1116:1116))
        (PORT datac (461:461:461) (552:552:552))
        (PORT datad (299:299:299) (358:358:358))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (293:293:293))
        (PORT datad (297:297:297) (341:341:341))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[3\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (321:321:321))
        (PORT datab (202:202:202) (261:261:261))
        (PORT datac (458:458:458) (548:548:548))
        (PORT datad (941:941:941) (1095:1095:1095))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (289:289:289))
        (PORT datad (296:296:296) (340:340:340))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[2\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (265:265:265))
        (PORT datab (322:322:322) (396:396:396))
        (PORT datac (946:946:946) (1106:1106:1106))
        (PORT datad (459:459:459) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (301:301:301) (365:365:365))
        (PORT datad (305:305:305) (349:349:349))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (396:396:396))
        (PORT datab (203:203:203) (258:258:258))
        (PORT datac (942:942:942) (1102:1102:1102))
        (PORT datad (462:462:462) (550:550:550))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (479:479:479))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (341:341:341) (397:397:397))
        (PORT datad (316:316:316) (378:378:378))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (277:277:277))
        (PORT datab (379:379:379) (459:459:459))
        (PORT datac (364:364:364) (436:436:436))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (358:358:358))
        (PORT datab (150:150:150) (203:203:203))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (138:138:138) (177:177:177))
        (PORT datad (352:352:352) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (355:355:355))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (466:466:466))
        (PORT datab (487:487:487) (574:574:574))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rd_ptr\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (298:298:298))
        (PORT datab (149:149:149) (205:205:205))
        (PORT datad (119:119:119) (142:142:142))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|rd_ptr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (327:327:327))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|rd_ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (309:309:309))
        (PORT datab (558:558:558) (645:645:645))
        (PORT datac (305:305:305) (357:357:357))
        (PORT datad (131:131:131) (173:173:173))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (300:300:300))
        (PORT datab (327:327:327) (390:390:390))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datac (163:163:163) (192:192:192))
        (PORT datad (119:119:119) (143:143:143))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|next_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (657:657:657))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datad (99:99:99) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (139:139:139))
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (312:312:312) (359:359:359))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (PORT ena (434:434:434) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|take_in_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (477:477:477))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datad (316:316:316) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_toggle\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (358:358:358))
        (PORT datab (372:372:372) (441:441:441))
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_toggle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_to_out_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (411:411:411) (472:472:472))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_to_out_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_to_out_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_toggle_flopped\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (256:256:256))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_toggle_flopped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_valid)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (456:456:456))
        (PORT datab (246:246:246) (309:309:309))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1124:1124:1124))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1239:1239:1239) (1204:1204:1204))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~175)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (750:750:750) (838:838:838))
        (PORT ena (914:914:914) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~239)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT asdata (1249:1249:1249) (1412:1412:1412))
        (PORT ena (1160:1160:1160) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~207)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (753:753:753) (842:842:842))
        (PORT ena (792:792:792) (867:867:867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~143)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT asdata (1249:1249:1249) (1412:1412:1412))
        (PORT ena (742:742:742) (798:798:798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (714:714:714))
        (PORT datab (204:204:204) (259:259:259))
        (PORT datad (499:499:499) (580:580:580))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (715:715:715))
        (PORT datab (411:411:411) (483:483:483))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (848:848:848) (945:945:945))
        (PORT ena (658:658:658) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~79)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT asdata (752:752:752) (846:846:846))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~47)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (790:790:790) (884:884:884))
        (PORT ena (883:883:883) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (790:790:790) (884:884:884))
        (PORT ena (768:768:768) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~338)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (277:277:277))
        (PORT datab (416:416:416) (495:495:495))
        (PORT datad (390:390:390) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (587:587:587))
        (PORT datab (307:307:307) (370:370:370))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~340)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (453:453:453))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (644:644:644) (719:719:719))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (939:939:939) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (370:370:370))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1350:1350:1350) (1322:1322:1322))
        (PORT ena (741:741:741) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (368:368:368) (419:419:419))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (379:379:379))
        (PORT datab (602:602:602) (696:696:696))
        (PORT datad (468:468:468) (545:545:545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (422:422:422))
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (389:389:389) (471:471:471))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (614:614:614))
        (PORT datab (532:532:532) (625:625:625))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (962:962:962) (1092:1092:1092))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (PORT ena (637:637:637) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (584:584:584))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (524:524:524) (625:625:625))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (947:947:947))
        (PORT datab (1065:1065:1065) (1239:1239:1239))
        (PORT datad (492:492:492) (576:576:576))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1137:1137:1137))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1251:1251:1251) (1217:1217:1217))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~108feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (603:603:603) (688:688:688))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~108)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~76)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1416:1416:1416))
        (PORT asdata (769:769:769) (853:853:853))
        (PORT ena (1039:1039:1039) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~44)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (673:673:673) (748:748:748))
        (PORT ena (1048:1048:1048) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (675:675:675) (750:750:750))
        (PORT ena (767:767:767) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (459:459:459))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (495:495:495) (576:576:576))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (498:498:498))
        (PORT datab (528:528:528) (610:610:610))
        (PORT datad (277:277:277) (312:312:312))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~172feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (616:616:616) (706:706:706))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~172)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~236)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1417:1417:1417))
        (PORT asdata (769:769:769) (848:848:848))
        (PORT ena (756:756:756) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~204feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (615:615:615) (706:706:706))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~204)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (760:760:760) (825:825:825))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~140)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT asdata (769:769:769) (848:848:848))
        (PORT ena (1158:1158:1158) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (621:621:621))
        (PORT datab (214:214:214) (270:270:270))
        (PORT datad (381:381:381) (447:447:447))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (622:622:622))
        (PORT datab (200:200:200) (256:256:256))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~305)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (457:457:457))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (444:444:444) (521:521:521))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (939:939:939) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (367:367:367))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1350:1350:1350) (1322:1322:1322))
        (PORT ena (741:741:741) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (667:667:667) (756:756:756))
        (PORT clrn (1372:1372:1372) (1338:1338:1338))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (387:387:387))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (554:554:554) (657:657:657))
        (PORT datad (304:304:304) (348:348:348))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (470:470:470) (552:552:552))
        (PORT datac (615:615:615) (701:701:701))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (607:607:607))
        (PORT datab (536:536:536) (630:630:630))
        (PORT datad (318:318:318) (362:362:362))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (PORT ena (637:637:637) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (928:928:928) (1066:1066:1066))
        (PORT datad (877:877:877) (1009:1009:1009))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|keycode\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (654:654:654) (741:741:741))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (PORT ena (592:592:592) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (791:791:791))
        (PORT datac (646:646:646) (761:761:761))
        (PORT datad (219:219:219) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (664:664:664))
        (PORT datac (335:335:335) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (505:505:505))
        (PORT datab (478:478:478) (567:567:567))
        (PORT datac (375:375:375) (458:458:458))
        (PORT datad (868:868:868) (1012:1012:1012))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1143:1143:1143))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1257:1257:1257) (1223:1223:1223))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~164feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (320:320:320))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~164)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~228)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1417:1417:1417))
        (PORT asdata (539:539:539) (580:580:580))
        (PORT ena (756:756:756) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~196feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (469:469:469))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~196)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~132)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT asdata (542:542:542) (584:584:584))
        (PORT ena (1158:1158:1158) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~326)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (624:624:624))
        (PORT datab (462:462:462) (547:547:547))
        (PORT datad (378:378:378) (444:444:444))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (499:499:499) (589:589:589))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~100feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (307:307:307))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~68)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1416:1416:1416))
        (PORT asdata (544:544:544) (588:588:588))
        (PORT ena (1039:1039:1039) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~36)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (540:540:540) (584:584:584))
        (PORT ena (1048:1048:1048) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (539:539:539) (582:582:582))
        (PORT ena (767:767:767) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (458:458:458))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (497:497:497) (579:579:579))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~329)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (501:501:501))
        (PORT datab (307:307:307) (372:372:372))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~330)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (460:460:460))
        (PORT datac (170:170:170) (204:204:204))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (456:456:456) (534:534:534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (925:925:925) (1039:1039:1039))
        (PORT clrn (1371:1371:1371) (1336:1336:1336))
        (PORT ena (724:724:724) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (293:293:293) (333:333:333))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (345:345:345))
        (PORT datab (243:243:243) (306:306:306))
        (PORT datad (505:505:505) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (708:708:708))
        (PORT datab (293:293:293) (343:343:343))
        (PORT datac (359:359:359) (429:429:429))
        (PORT datad (315:315:315) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1143:1143:1143))
        (PORT ena (648:648:648) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (588:588:588))
        (PORT datab (585:585:585) (699:699:699))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (448:448:448) (554:554:554))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (792:792:792))
        (PORT datab (705:705:705) (815:815:815))
        (PORT datad (139:139:139) (174:174:174))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (822:822:822) (917:917:917))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (PORT sload (431:431:431) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (797:797:797))
        (PORT datac (607:607:607) (696:696:696))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (636:636:636))
        (PORT datab (160:160:160) (216:216:216))
        (PORT datac (362:362:362) (421:421:421))
        (PORT datad (431:431:431) (489:489:489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (659:659:659) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (387:387:387))
        (PORT datab (508:508:508) (611:611:611))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (930:930:930) (1078:1078:1078))
        (PORT datac (569:569:569) (638:638:638))
        (PORT datad (631:631:631) (721:721:721))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (788:788:788) (897:897:897))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1095:1095:1095))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1207:1207:1207) (1174:1174:1174))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~107)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT asdata (917:917:917) (1024:1024:1024))
        (PORT ena (656:656:656) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~75)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT asdata (926:926:926) (1033:1033:1033))
        (PORT ena (1188:1188:1188) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~43)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1438:1438:1438))
        (PORT asdata (930:930:930) (1044:1044:1044))
        (PORT ena (922:922:922) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT asdata (929:929:929) (1042:1042:1042))
        (PORT ena (497:497:497) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (441:441:441))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (336:336:336) (392:392:392))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (631:631:631) (740:740:740))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~171)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (948:948:948) (1069:1069:1069))
        (PORT ena (493:493:493) (525:525:525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~235)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (1068:1068:1068) (1199:1199:1199))
        (PORT ena (626:626:626) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~203)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (946:946:946) (1067:1067:1067))
        (PORT ena (507:507:507) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~139)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (1070:1070:1070) (1200:1200:1200))
        (PORT ena (700:700:700) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (372:372:372))
        (PORT datab (353:353:353) (428:428:428))
        (PORT datad (224:224:224) (266:266:266))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (382:382:382))
        (PORT datab (315:315:315) (381:381:381))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~290)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (390:390:390))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (361:361:361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (851:851:851) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (525:525:525))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1350:1350:1350) (1322:1322:1322))
        (PORT ena (741:741:741) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (378:378:378) (430:430:430))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (379:379:379))
        (PORT datab (482:482:482) (568:568:568))
        (PORT datad (495:495:495) (564:564:564))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (594:594:594))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (618:618:618))
        (PORT datab (344:344:344) (404:404:404))
        (PORT datad (509:509:509) (593:593:593))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (837:837:837) (927:927:927))
        (PORT ena (637:637:637) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1130:1130:1130))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1243:1243:1243) (1208:1208:1208))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~99feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (570:570:570) (649:649:649))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~99)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~67)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1416:1416:1416))
        (PORT asdata (621:621:621) (680:680:680))
        (PORT ena (1039:1039:1039) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~35)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (637:637:637) (706:706:706))
        (PORT ena (1048:1048:1048) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (636:636:636) (704:704:704))
        (PORT ena (767:767:767) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (461:461:461))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (493:493:493) (574:574:574))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (504:504:504))
        (PORT datab (314:314:314) (374:374:374))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~163feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (573:573:573) (654:654:654))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~163)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~227)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1417:1417:1417))
        (PORT asdata (634:634:634) (703:703:703))
        (PORT ena (756:756:756) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~195feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (570:570:570) (650:650:650))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~195)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (760:760:760) (825:825:825))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~131)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT asdata (636:636:636) (705:705:705))
        (PORT ena (1158:1158:1158) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (619:619:619))
        (PORT datab (297:297:297) (363:363:363))
        (PORT datad (383:383:383) (450:450:450))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (626:626:626))
        (PORT datab (310:310:310) (377:377:377))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datac (373:373:373) (437:437:437))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (626:626:626) (703:703:703))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (939:939:939) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (484:484:484) (532:532:532))
        (PORT clrn (1371:1371:1371) (1336:1336:1336))
        (PORT ena (724:724:724) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (701:701:701) (819:819:819))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|keycode\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (PORT ena (1242:1242:1242) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1336:1336:1336) (1519:1519:1519))
        (PORT datac (1334:1334:1334) (1516:1516:1516))
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (664:664:664))
        (PORT datac (362:362:362) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (506:506:506))
        (PORT datab (971:971:971) (1155:1155:1155))
        (PORT datac (359:359:359) (434:434:434))
        (PORT datad (867:867:867) (1010:1010:1010))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (457:457:457))
        (PORT datab (247:247:247) (310:310:310))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (208:208:208) (267:267:267))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (182:182:182))
        (PORT datab (207:207:207) (266:266:266))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (823:823:823) (904:904:904))
        (PORT sload (1082:1082:1082) (979:979:979))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT asdata (848:848:848) (977:977:977))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1073:1073:1073))
        (PORT datab (312:312:312) (365:365:365))
        (PORT datad (878:878:878) (1010:1010:1010))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (453:453:453))
        (PORT datab (541:541:541) (639:639:639))
        (PORT datac (330:330:330) (386:386:386))
        (PORT datad (471:471:471) (538:538:538))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1143:1143:1143))
        (PORT ena (648:648:648) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1018:1018:1018))
        (PORT datab (466:466:466) (579:579:579))
        (PORT datac (481:481:481) (562:562:562))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[15\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (844:844:844))
        (PORT datab (365:365:365) (424:424:424))
        (PORT datac (461:461:461) (532:532:532))
        (PORT datad (518:518:518) (607:607:607))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1016:1016:1016))
        (PORT datac (706:706:706) (812:812:812))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (622:622:622))
        (PORT datac (348:348:348) (422:422:422))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (485:485:485))
        (PORT datab (649:649:649) (759:759:759))
        (PORT datad (527:527:527) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT asdata (946:946:946) (1061:1061:1061))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (601:601:601))
        (PORT datab (783:783:783) (929:929:929))
        (PORT datad (644:644:644) (743:743:743))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (758:758:758) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (405:405:405))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (282:282:282))
        (PORT datab (1110:1110:1110) (1258:1258:1258))
        (PORT datac (618:618:618) (702:702:702))
        (PORT datad (365:365:365) (428:428:428))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (328:328:328))
        (PORT datab (640:640:640) (739:739:739))
        (PORT datac (470:470:470) (551:551:551))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (1058:1058:1058))
        (PORT datab (549:549:549) (639:639:639))
        (PORT datad (341:341:341) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (482:482:482) (530:530:530))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT sload (821:821:821) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (776:776:776))
        (PORT datab (513:513:513) (616:616:616))
        (PORT datac (351:351:351) (417:417:417))
        (PORT datad (496:496:496) (581:581:581))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (397:397:397))
        (PORT datab (440:440:440) (511:511:511))
        (PORT datad (393:393:393) (480:480:480))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (715:715:715))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT sclr (846:846:846) (969:969:969))
        (PORT sload (684:684:684) (776:776:776))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1156:1156:1156))
        (PORT datab (876:876:876) (1021:1021:1021))
        (PORT datac (860:860:860) (1012:1012:1012))
        (PORT datad (478:478:478) (545:545:545))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (362:362:362))
        (PORT datab (427:427:427) (523:523:523))
        (PORT datac (401:401:401) (479:479:479))
        (PORT datad (136:136:136) (182:182:182))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (135:135:135) (185:185:185))
        (PORT datad (205:205:205) (253:253:253))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (497:497:497))
        (PORT datab (424:424:424) (520:520:520))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (206:206:206) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (521:521:521))
        (PORT datac (135:135:135) (185:185:185))
        (PORT datad (135:135:135) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (167:167:167))
        (PORT datab (405:405:405) (474:474:474))
        (PORT datac (397:397:397) (474:474:474))
        (PORT datad (124:124:124) (149:149:149))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (202:202:202))
        (PORT datac (138:138:138) (186:186:186))
        (PORT datad (125:125:125) (149:149:149))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (715:715:715))
        (PORT datab (506:506:506) (602:602:602))
        (PORT datac (538:538:538) (640:640:640))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (576:576:576))
        (PORT datad (445:445:445) (504:504:504))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (468:468:468) (508:508:508))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (PORT ena (428:428:428) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (481:481:481))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (225:225:225) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (577:577:577))
        (PORT datad (471:471:471) (539:539:539))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (590:590:590))
        (PORT datab (367:367:367) (432:432:432))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (126:126:126) (171:171:171))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (368:368:368) (433:433:433))
        (PORT datac (485:485:485) (565:565:565))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (704:704:704))
        (PORT datab (368:368:368) (434:434:434))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (554:554:554))
        (PORT datab (449:449:449) (545:545:545))
        (PORT datac (528:528:528) (640:640:640))
        (PORT datad (204:204:204) (238:238:238))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (267:267:267))
        (PORT datac (329:329:329) (385:385:385))
        (PORT datad (464:464:464) (539:539:539))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (288:288:288))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (259:259:259))
        (PORT datab (456:456:456) (532:532:532))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (468:468:468) (543:543:543))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1387:1387:1387) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (288:288:288))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (201:201:201) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1387:1387:1387) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_w\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (385:385:385) (460:460:460))
        (PORT datac (528:528:528) (639:639:639))
        (PORT datad (205:205:205) (239:239:239))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (450:450:450))
        (PORT datab (456:456:456) (532:532:532))
        (PORT datac (188:188:188) (236:236:236))
        (PORT datad (479:479:479) (544:544:544))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1387:1387:1387) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (558:558:558))
        (PORT datab (450:450:450) (546:546:546))
        (PORT datac (527:527:527) (638:638:638))
        (PORT datad (202:202:202) (236:236:236))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (280:280:280))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (553:553:553))
        (PORT datab (132:132:132) (166:166:166))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (120:120:120) (144:144:144))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (412:412:412))
        (PORT datac (440:440:440) (509:509:509))
        (PORT datad (118:118:118) (142:142:142))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (396:396:396))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_cs\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (336:336:336) (395:395:395))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (589:589:589))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datad (119:119:119) (143:143:143))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (173:173:173))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datac (485:485:485) (564:564:564))
        (PORT datad (119:119:119) (143:143:143))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (703:703:703))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (119:119:119) (142:142:142))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (451:451:451))
        (PORT datab (211:211:211) (250:250:250))
        (PORT datac (480:480:480) (549:549:549))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1387:1387:1387) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (430:430:430))
        (PORT datab (187:187:187) (228:228:228))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1387:1387:1387) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (542:542:542))
        (PORT datab (444:444:444) (539:539:539))
        (PORT datac (529:529:529) (641:641:641))
        (PORT datad (208:208:208) (242:242:242))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (432:432:432))
        (PORT datac (174:174:174) (209:209:209))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1387:1387:1387) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_reset\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (232:232:232))
        (PORT datab (391:391:391) (473:473:473))
        (PORT datad (205:205:205) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (198:198:198))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (232:232:232))
        (PORT datab (391:391:391) (473:473:473))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (205:205:205) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (288:288:288))
        (PORT datab (147:147:147) (202:202:202))
        (PORT datac (369:369:369) (444:444:444))
        (PORT datad (206:206:206) (245:245:245))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (451:451:451))
        (PORT datab (189:189:189) (231:231:231))
        (PORT datac (477:477:477) (545:545:545))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1387:1387:1387) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (122:122:122) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (410:410:410))
        (PORT datab (336:336:336) (398:398:398))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (419:419:419) (482:482:482))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (548:548:548))
        (PORT datab (446:446:446) (541:541:541))
        (PORT datac (528:528:528) (640:640:640))
        (PORT datad (206:206:206) (240:240:240))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (409:409:409))
        (PORT datab (346:346:346) (407:407:407))
        (PORT datac (333:333:333) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (438:438:438))
        (PORT datad (324:324:324) (376:376:376))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (231:231:231))
        (PORT datab (355:355:355) (419:419:419))
        (PORT datad (377:377:377) (450:450:450))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (230:230:230))
        (PORT datab (392:392:392) (474:474:474))
        (PORT datac (336:336:336) (399:399:399))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (196:196:196))
        (PORT datab (353:353:353) (418:418:418))
        (PORT datac (368:368:368) (442:442:442))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (408:408:408))
        (PORT datab (339:339:339) (405:405:405))
        (PORT datac (476:476:476) (539:539:539))
        (PORT datad (322:322:322) (375:375:375))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (399:399:399))
        (PORT datac (194:194:194) (244:244:244))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (546:546:546))
        (PORT datab (456:456:456) (523:523:523))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (344:344:344) (403:403:403))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (437:437:437))
        (PORT datac (454:454:454) (524:524:524))
        (PORT datad (440:440:440) (502:502:502))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (175:175:175) (211:211:211))
        (PORT datad (308:308:308) (373:373:373))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (545:545:545))
        (PORT datac (432:432:432) (529:529:529))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_r\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (464:464:464))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (528:528:528) (640:640:640))
        (PORT datad (207:207:207) (241:241:241))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (571:571:571))
        (PORT datab (391:391:391) (473:473:473))
        (PORT datad (110:110:110) (130:130:130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (198:198:198))
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (117:117:117) (147:147:147))
        (PORT datac (474:474:474) (553:553:553))
        (PORT datad (377:377:377) (451:451:451))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (577:577:577))
        (PORT datab (137:137:137) (189:189:189))
        (PORT datac (370:370:370) (445:445:445))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (575:575:575))
        (PORT datab (456:456:456) (524:524:524))
        (PORT datac (484:484:484) (562:562:562))
        (PORT datad (344:344:344) (404:404:404))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (461:461:461))
        (PORT datab (484:484:484) (567:567:567))
        (PORT datad (599:599:599) (703:703:703))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (760:760:760))
        (PORT datab (654:654:654) (760:760:760))
        (PORT datac (624:624:624) (727:727:727))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (382:382:382))
        (PORT datab (367:367:367) (435:435:435))
        (PORT datac (650:650:650) (762:762:762))
        (PORT datad (329:329:329) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1434:1434:1434))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (200:200:200))
        (PORT datad (100:100:100) (124:124:124))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (795:795:795))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (205:205:205) (253:253:253))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (114:114:114) (148:148:148))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (462:462:462))
        (PORT datad (352:352:352) (416:416:416))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (383:383:383))
        (PORT datab (926:926:926) (1065:1065:1065))
        (PORT datad (879:879:879) (1011:1011:1011))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1143:1143:1143))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1257:1257:1257) (1223:1223:1223))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~162feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (273:273:273) (306:306:306))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~162)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~226)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1417:1417:1417))
        (PORT asdata (566:566:566) (615:615:615))
        (PORT ena (756:756:756) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~194feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (309:309:309))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~194)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (760:760:760) (825:825:825))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~130)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT asdata (566:566:566) (614:614:614))
        (PORT ena (1158:1158:1158) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (503:503:503) (594:594:594))
        (PORT datad (375:375:375) (441:441:441))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (625:625:625))
        (PORT datab (301:301:301) (369:369:369))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~98feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (311:311:311))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~98)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~66)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1416:1416:1416))
        (PORT asdata (551:551:551) (591:591:591))
        (PORT ena (1039:1039:1039) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~34)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (570:570:570) (619:619:619))
        (PORT ena (1048:1048:1048) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (571:571:571) (620:620:620))
        (PORT ena (767:767:767) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (335:335:335) (396:396:396))
        (PORT datad (498:498:498) (580:580:580))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (500:500:500))
        (PORT datab (628:628:628) (736:736:736))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~320)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (210:210:210))
        (PORT datac (374:374:374) (438:438:438))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (461:461:461) (542:542:542))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (939:939:939) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (314:314:314) (369:369:369))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1350:1350:1350) (1322:1322:1322))
        (PORT ena (741:741:741) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1440:1440:1440))
        (PORT asdata (464:464:464) (519:519:519))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (422:422:422))
        (PORT datac (534:534:534) (637:637:637))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|data_out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1140:1140:1140) (1292:1292:1292))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|keycode\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (PORT ena (1242:1242:1242) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1338:1338:1338) (1521:1521:1521))
        (PORT datac (1336:1336:1336) (1518:1518:1518))
        (PORT datad (207:207:207) (257:257:257))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (507:507:507))
        (PORT datab (391:391:391) (477:477:477))
        (PORT datac (1124:1124:1124) (1317:1317:1317))
        (PORT datad (867:867:867) (1010:1010:1010))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (456:456:456))
        (PORT datab (248:248:248) (311:311:311))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (452:452:452))
        (PORT datab (478:478:478) (549:549:549))
        (PORT datac (481:481:481) (565:565:565))
        (PORT datad (311:311:311) (358:358:358))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1143:1143:1143))
        (PORT ena (648:648:648) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (1009:1009:1009))
        (PORT datab (466:466:466) (580:580:580))
        (PORT datac (482:482:482) (562:562:562))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (820:820:820))
        (PORT datab (217:217:217) (259:259:259))
        (PORT datad (384:384:384) (469:469:469))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (977:977:977) (1091:1091:1091))
        (PORT clrn (1120:1120:1120) (1126:1126:1126))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT sload (838:838:838) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (509:509:509) (604:604:604))
        (PORT datad (359:359:359) (433:433:433))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[27\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (PORT datab (369:369:369) (452:452:452))
        (PORT datac (493:493:493) (585:585:585))
        (PORT datad (517:517:517) (611:611:611))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (849:849:849))
        (PORT datab (293:293:293) (337:337:337))
        (PORT datad (271:271:271) (309:309:309))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (637:637:637) (708:708:708))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT sclr (846:846:846) (969:969:969))
        (PORT sload (684:684:684) (776:776:776))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (844:844:844))
        (PORT datac (691:691:691) (818:818:818))
        (PORT datad (657:657:657) (771:771:771))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (707:707:707))
        (PORT datab (472:472:472) (539:539:539))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (350:350:350) (412:412:412))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (171:171:171))
        (PORT datab (130:130:130) (164:164:164))
        (PORT datad (293:293:293) (336:336:336))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (215:215:215))
        (PORT datac (223:223:223) (288:288:288))
        (PORT datad (206:206:206) (262:262:262))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (480:480:480) (561:561:561))
        (PORT datac (325:325:325) (386:386:386))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (405:405:405))
        (PORT datab (112:112:112) (145:145:145))
        (PORT datad (177:177:177) (203:203:203))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datab (201:201:201) (258:258:258))
        (PORT datac (202:202:202) (248:248:248))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (492:492:492) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (308:308:308))
        (PORT datad (151:151:151) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (PORT ena (428:428:428) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (627:627:627))
        (PORT datab (221:221:221) (287:287:287))
        (PORT datac (222:222:222) (286:286:286))
        (PORT datad (678:678:678) (800:800:800))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (204:204:204))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (125:125:125) (171:171:171))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (858:858:858))
        (PORT datab (354:354:354) (432:432:432))
        (PORT datac (1331:1331:1331) (1548:1548:1548))
        (PORT datad (538:538:538) (642:642:642))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1118:1118:1118))
        (PORT datab (355:355:355) (432:432:432))
        (PORT datac (1011:1011:1011) (1182:1182:1182))
        (PORT datad (540:540:540) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|w_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (564:564:564))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (222:222:222) (280:280:280))
        (PORT datad (539:539:539) (643:643:643))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|w_reset\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (646:646:646))
        (PORT datab (510:510:510) (589:589:589))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|pfdena_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (662:662:662) (789:789:789))
        (PORT datad (323:323:323) (375:375:375))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_pll\|pfdena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (222:222:222) (280:280:280))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|readdata\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (646:646:646))
        (PORT datab (510:510:510) (589:589:589))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|readdata\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (464:464:464))
        (PORT datac (194:194:194) (228:228:228))
        (PORT datad (323:323:323) (377:377:377))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (175:175:175) (235:235:235))
        (PORT datad (187:187:187) (217:217:217))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT asdata (270:270:270) (290:290:290))
        (PORT clrn (1133:1133:1133) (1141:1141:1141))
        (PORT ena (426:426:426) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (231:231:231))
        (PORT datad (216:216:216) (266:266:266))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (1133:1133:1133) (1141:1141:1141))
        (PORT ena (426:426:426) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_004\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (407:407:407))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (201:201:201) (241:241:241))
        (PORT datac (503:503:503) (569:569:569))
        (PORT datad (440:440:440) (502:502:502))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (419:419:419))
        (PORT datab (335:335:335) (399:399:399))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (207:207:207) (250:250:250))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (180:180:180))
        (PORT datab (476:476:476) (552:552:552))
        (PORT datad (112:112:112) (141:141:141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (186:186:186))
        (PORT datab (130:130:130) (167:167:167))
        (PORT datac (455:455:455) (529:529:529))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (199:199:199))
        (PORT datab (339:339:339) (404:404:404))
        (PORT datac (124:124:124) (157:157:157))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (519:519:519))
        (PORT datab (185:185:185) (220:220:220))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (111:111:111) (137:137:137))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (555:555:555))
        (PORT datab (449:449:449) (545:545:545))
        (PORT datac (527:527:527) (639:639:639))
        (PORT datad (203:203:203) (236:236:236))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (126:126:126) (164:164:164))
        (PORT datac (428:428:428) (495:495:495))
        (PORT datad (336:336:336) (393:393:393))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_address\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (184:184:184))
        (PORT datab (129:129:129) (166:166:166))
        (PORT datac (457:457:457) (531:531:531))
        (PORT datad (462:462:462) (528:528:528))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (664:664:664))
        (PORT datab (349:349:349) (403:403:403))
        (PORT datac (375:375:375) (449:449:449))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1169:1169:1169) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|keycode\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (1239:1239:1239) (1368:1368:1368))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (PORT ena (1242:1242:1242) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1336:1336:1336) (1518:1518:1518))
        (PORT datac (1334:1334:1334) (1515:1515:1515))
        (PORT datad (213:213:213) (269:269:269))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (813:813:813))
        (PORT datab (364:364:364) (445:445:445))
        (PORT datac (401:401:401) (491:491:491))
        (PORT datad (1097:1097:1097) (1284:1284:1284))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_address\|data_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (546:546:546))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_address\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (129:129:129) (163:163:163))
        (PORT datad (428:428:428) (489:489:489))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|otg_hpi_address\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_address\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (809:809:809) (951:951:951))
        (PORT datac (187:187:187) (234:234:234))
        (PORT datad (699:699:699) (824:824:824))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_DQ\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1135:1135:1135))
        (PORT d (1429:1429:1429) (1592:1592:1592))
        (PORT clrn (1240:1240:1240) (1205:1205:1205))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
        (IOPATH (negedge clrn) q (383:383:383) (352:352:352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~97feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (585:585:585) (667:667:667))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~97)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~65)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1416:1416:1416))
        (PORT asdata (624:624:624) (679:679:679))
        (PORT ena (1039:1039:1039) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~33)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (627:627:627) (684:684:684))
        (PORT ena (1048:1048:1048) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (630:630:630) (688:688:688))
        (PORT ena (767:767:767) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (456:456:456))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (500:500:500) (582:582:582))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (494:494:494))
        (PORT datab (303:303:303) (368:368:368))
        (PORT datad (272:272:272) (310:310:310))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~161feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (580:580:580) (663:663:663))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~161)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (819:819:819))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~225)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1417:1417:1417))
        (PORT asdata (759:759:759) (838:838:838))
        (PORT ena (756:756:756) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~193feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (581:581:581) (663:663:663))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~193)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (760:760:760) (825:825:825))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~129)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1200:1200:1200))
        (PORT asdata (756:756:756) (835:835:835))
        (PORT ena (1158:1158:1158) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (622:622:622))
        (PORT datab (327:327:327) (393:393:393))
        (PORT datad (380:380:380) (446:446:446))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (619:619:619))
        (PORT datab (200:200:200) (256:256:256))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~310)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (372:372:372) (436:436:436))
        (PORT datad (157:157:157) (183:183:183))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (532:532:532) (609:609:609))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (PORT ena (434:434:434) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (399:399:399) (463:463:463))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1350:1350:1350) (1322:1322:1322))
        (PORT ena (741:741:741) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (456:456:456))
        (PORT datab (248:248:248) (311:311:311))
        (PORT datad (306:306:306) (368:368:368))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (627:627:627))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (501:501:501) (595:595:595))
        (PORT datad (322:322:322) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (582:582:582))
        (PORT datab (341:341:341) (409:409:409))
        (PORT datac (337:337:337) (401:401:401))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1153:1153:1153))
        (PORT ena (496:496:496) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (720:720:720))
        (PORT datab (365:365:365) (443:443:443))
        (PORT datac (194:194:194) (244:244:244))
        (PORT datad (649:649:649) (764:764:764))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (408:408:408))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datad (214:214:214) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (722:722:722))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT sclr (694:694:694) (802:802:802))
        (PORT sload (811:811:811) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (587:587:587))
        (PORT datab (467:467:467) (580:580:580))
        (PORT datac (380:380:380) (464:464:464))
        (PORT datad (527:527:527) (624:624:624))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[14\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (843:843:843))
        (PORT datab (525:525:525) (607:607:607))
        (PORT datac (456:456:456) (517:517:517))
        (PORT datad (518:518:518) (607:607:607))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (648:648:648))
        (PORT datad (462:462:462) (539:539:539))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (575:575:575))
        (PORT datab (484:484:484) (558:558:558))
        (PORT datac (665:665:665) (775:775:775))
        (PORT datad (246:246:246) (307:307:307))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (472:472:472))
        (PORT datac (315:315:315) (374:374:374))
        (PORT datad (308:308:308) (370:370:370))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1023:1023:1023))
        (PORT datac (456:456:456) (520:520:520))
        (PORT datad (423:423:423) (481:481:481))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT asdata (821:821:821) (944:944:944))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (607:607:607))
        (PORT datab (782:782:782) (927:927:927))
        (PORT datad (645:645:645) (745:745:745))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1423:1423:1423))
        (PORT asdata (474:474:474) (526:526:526))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (677:677:677))
        (PORT datab (1108:1108:1108) (1256:1256:1256))
        (PORT datad (367:367:367) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (669:669:669))
        (PORT datab (494:494:494) (576:576:576))
        (PORT datac (629:629:629) (721:721:721))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (879:879:879))
        (PORT datab (667:667:667) (787:787:787))
        (PORT datac (316:316:316) (365:365:365))
        (PORT datad (361:361:361) (414:414:414))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1117:1117:1117) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (647:647:647))
        (PORT datad (613:613:613) (708:708:708))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (512:512:512) (615:615:615))
        (PORT datac (421:421:421) (486:486:486))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (187:187:187))
        (PORT datab (666:666:666) (787:787:787))
        (PORT datac (653:653:653) (734:734:734))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT asdata (760:760:760) (853:853:853))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (605:605:605))
        (PORT datab (783:783:783) (928:928:928))
        (PORT datad (645:645:645) (745:745:745))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1423:1423:1423))
        (PORT asdata (521:521:521) (593:593:593))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (1051:1051:1051))
        (PORT datab (1111:1111:1111) (1260:1260:1260))
        (PORT datad (364:364:364) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (734:734:734))
        (PORT datab (282:282:282) (333:333:333))
        (PORT datac (630:630:630) (725:725:725))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[12\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (827:827:827))
        (PORT datab (763:763:763) (866:866:866))
        (PORT datac (720:720:720) (823:823:823))
        (PORT datad (720:720:720) (826:826:826))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1122:1122:1122))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (738:738:738))
        (PORT datac (195:195:195) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (653:653:653) (778:778:778))
        (PORT datad (414:414:414) (485:485:485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1023:1023:1023))
        (PORT datac (456:456:456) (521:521:521))
        (PORT datad (432:432:432) (490:490:490))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT asdata (943:943:943) (1072:1072:1072))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1423:1423:1423))
        (PORT asdata (516:516:516) (580:580:580))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (701:701:701))
        (PORT datab (1109:1109:1109) (1257:1257:1257))
        (PORT datad (366:366:366) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (734:734:734))
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (561:561:561) (651:651:651))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (488:488:488) (564:564:564))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (511:511:511) (599:599:599))
        (PORT datad (487:487:487) (579:579:579))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1270:1270:1270))
        (PORT datab (222:222:222) (272:272:272))
        (PORT datad (593:593:593) (677:677:677))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (603:603:603))
        (PORT datab (333:333:333) (404:404:404))
        (PORT datac (684:684:684) (817:817:817))
        (PORT datad (595:595:595) (688:688:688))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1059:1059:1059))
        (PORT datac (294:294:294) (351:351:351))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (854:854:854))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (517:517:517) (598:598:598))
        (PORT datad (273:273:273) (314:314:314))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT asdata (488:488:488) (544:544:544))
        (PORT ena (929:929:929) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (709:709:709))
        (PORT datab (444:444:444) (528:528:528))
        (PORT datac (685:685:685) (818:818:818))
        (PORT datad (314:314:314) (368:368:368))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1255:1255:1255))
        (PORT datab (222:222:222) (282:282:282))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (873:873:873))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (502:502:502) (582:582:582))
        (PORT datad (272:272:272) (313:313:313))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (383:383:383) (431:431:431))
        (PORT ena (1022:1022:1022) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (484:484:484))
        (PORT datab (210:210:210) (272:272:272))
        (PORT datac (653:653:653) (774:774:774))
        (PORT datad (585:585:585) (674:674:674))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (427:427:427))
        (PORT datab (337:337:337) (409:409:409))
        (PORT datac (640:640:640) (745:745:745))
        (PORT datad (926:926:926) (1079:1079:1079))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (491:491:491))
        (PORT datab (216:216:216) (273:273:273))
        (PORT datad (460:460:460) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT sload (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (379:379:379) (427:427:427))
        (PORT ena (1022:1022:1022) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (470:470:470) (523:523:523))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (524:524:524))
        (PORT datab (797:797:797) (933:933:933))
        (PORT datad (304:304:304) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (483:483:483))
        (PORT datab (581:581:581) (670:670:670))
        (PORT datad (637:637:637) (737:737:737))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (688:688:688) (798:798:798))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (248:248:248))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (495:495:495) (557:557:557))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (548:548:548))
        (PORT datab (462:462:462) (538:538:538))
        (PORT datad (462:462:462) (535:535:535))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1185:1185:1185))
        (PORT datab (360:360:360) (439:439:439))
        (PORT datac (293:293:293) (350:350:350))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (PORT ena (617:617:617) (668:668:668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (565:565:565) (635:635:635))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (631:631:631))
        (PORT datad (502:502:502) (589:589:589))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1271:1271:1271))
        (PORT datab (802:802:802) (905:905:905))
        (PORT datad (199:199:199) (242:242:242))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (490:490:490) (545:545:545))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (585:585:585))
        (PORT datab (797:797:797) (932:932:932))
        (PORT datad (301:301:301) (361:361:361))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1269:1269:1269))
        (PORT datab (609:609:609) (702:702:702))
        (PORT datad (207:207:207) (250:250:250))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (498:498:498) (562:562:562))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (365:365:365))
        (PORT datab (1352:1352:1352) (1147:1147:1147))
        (PORT datad (194:194:194) (244:244:244))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (593:593:593) (684:684:684))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (451:451:451) (486:486:486))
        (PORT sload (735:735:735) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (477:477:477) (530:530:530))
        (PORT ena (1022:1022:1022) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (480:480:480))
        (PORT datac (654:654:654) (776:776:776))
        (PORT datad (290:290:290) (342:342:342))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (268:268:268))
        (PORT datac (995:995:995) (1144:1144:1144))
        (PORT datad (306:306:306) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (855:855:855))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (516:516:516) (597:597:597))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (601:601:601))
        (PORT datac (684:684:684) (816:816:816))
        (PORT datad (295:295:295) (347:347:347))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (429:429:429))
        (PORT datac (883:883:883) (1024:1024:1024))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (870:870:870))
        (PORT datab (277:277:277) (321:321:321))
        (PORT datac (505:505:505) (585:585:585))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (376:376:376) (419:419:419))
        (PORT ena (1022:1022:1022) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (486:486:486))
        (PORT datac (652:652:652) (773:773:773))
        (PORT datad (297:297:297) (355:355:355))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1237:1237:1237))
        (PORT datab (326:326:326) (396:396:396))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (867:867:867))
        (PORT datab (177:177:177) (218:218:218))
        (PORT datac (507:507:507) (587:587:587))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (200:200:200) (250:250:250))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (486:486:486))
        (PORT datab (316:316:316) (386:386:386))
        (PORT datac (652:652:652) (773:773:773))
        (PORT datad (589:589:589) (679:679:679))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (900:900:900) (1043:1043:1043))
        (PORT datad (304:304:304) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (866:866:866))
        (PORT datab (527:527:527) (614:614:614))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (215:215:215) (268:268:268))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (578:578:578))
        (PORT datab (548:548:548) (630:630:630))
        (PORT datac (789:789:789) (928:928:928))
        (PORT datad (387:387:387) (457:457:457))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (751:751:751) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (397:397:397))
        (PORT datab (511:511:511) (614:614:614))
        (PORT datad (208:208:208) (255:255:255))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (1082:1082:1082))
        (PORT datac (576:576:576) (646:646:646))
        (PORT datad (749:749:749) (856:856:856))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT asdata (1137:1137:1137) (1284:1284:1284))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (758:758:758) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1151:1151:1151))
        (PORT datab (637:637:637) (733:733:733))
        (PORT datac (295:295:295) (350:350:350))
        (PORT datad (363:363:363) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (625:625:625))
        (PORT datab (618:618:618) (714:714:714))
        (PORT datac (594:594:594) (694:694:694))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (188:188:188))
        (PORT datab (853:853:853) (995:995:995))
        (PORT datac (111:111:111) (140:140:140))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1253:1253:1253))
        (PORT datab (503:503:503) (579:579:579))
        (PORT datad (524:524:524) (610:610:610))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (703:703:703))
        (PORT clrn (1114:1114:1114) (1120:1120:1120))
        (PORT sload (842:842:842) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (779:779:779))
        (PORT datab (484:484:484) (569:569:569))
        (PORT datac (343:343:343) (406:406:406))
        (PORT datad (388:388:388) (475:475:475))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (387:387:387))
        (PORT datab (304:304:304) (352:352:352))
        (PORT datad (501:501:501) (592:592:592))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (628:628:628) (699:699:699))
        (PORT clrn (1106:1106:1106) (1112:1112:1112))
        (PORT sclr (986:986:986) (1133:1133:1133))
        (PORT sload (1463:1463:1463) (1648:1648:1648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (498:498:498) (587:587:587))
        (PORT datad (527:527:527) (627:627:627))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (594:594:594))
        (PORT datab (476:476:476) (567:567:567))
        (PORT datac (464:464:464) (547:547:547))
        (PORT datad (469:469:469) (556:556:556))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (448:448:448))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (128:128:128) (170:170:170))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (573:573:573))
        (PORT datab (541:541:541) (643:643:643))
        (PORT datac (531:531:531) (627:627:627))
        (PORT datad (525:525:525) (615:615:615))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (425:425:425) (486:486:486))
        (PORT datad (314:314:314) (363:363:363))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (PORT datab (401:401:401) (492:492:492))
        (PORT datac (379:379:379) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (709:709:709))
        (PORT datab (519:519:519) (625:625:625))
        (PORT datac (455:455:455) (520:520:520))
        (PORT datad (176:176:176) (208:208:208))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (401:401:401))
        (PORT datab (147:147:147) (202:202:202))
        (PORT datac (135:135:135) (184:184:184))
        (PORT datad (124:124:124) (148:148:148))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (231:231:231))
        (PORT datac (191:191:191) (241:241:241))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (168:168:168))
        (PORT datab (695:695:695) (816:816:816))
        (PORT datac (528:528:528) (631:631:631))
        (PORT datad (331:331:331) (385:385:385))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (462:462:462))
        (PORT datad (380:380:380) (451:451:451))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (547:547:547) (660:660:660))
        (PORT datac (436:436:436) (491:491:491))
        (PORT datad (205:205:205) (238:238:238))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (224:224:224))
        (PORT datab (207:207:207) (246:246:246))
        (PORT datac (180:180:180) (219:219:219))
        (PORT datad (188:188:188) (219:219:219))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (396:396:396))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (173:173:173) (208:208:208))
        (PORT datad (401:401:401) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (262:262:262))
        (PORT datab (209:209:209) (248:248:248))
        (PORT datac (439:439:439) (509:509:509))
        (PORT datad (189:189:189) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (181:181:181))
        (PORT datab (122:122:122) (159:159:159))
        (PORT datac (330:330:330) (384:384:384))
        (PORT datad (438:438:438) (504:504:504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|vga_text_mode_controller_0_avl_mm_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (136:136:136) (188:188:188))
        (PORT datac (446:446:446) (516:516:516))
        (PORT datad (117:117:117) (147:147:147))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (513:513:513))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (127:127:127) (175:175:175))
        (PORT datad (456:456:456) (516:516:516))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_data_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (354:354:354) (418:418:418))
        (PORT datac (366:366:366) (440:440:440))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (285:285:285))
        (PORT datab (144:144:144) (196:196:196))
        (PORT datac (361:361:361) (434:434:434))
        (PORT datad (205:205:205) (243:243:243))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (526:526:526))
        (PORT datab (357:357:357) (422:422:422))
        (PORT datac (337:337:337) (397:397:397))
        (PORT datad (348:348:348) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (654:654:654))
        (PORT datab (363:363:363) (431:431:431))
        (PORT datac (330:330:330) (389:389:389))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (166:166:166))
        (PORT datac (201:201:201) (254:254:254))
        (PORT datad (288:288:288) (330:330:330))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (PORT datab (633:633:633) (731:731:731))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (573:573:573))
        (PORT datab (553:553:553) (656:656:656))
        (PORT datac (781:781:781) (899:899:899))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (866:866:866))
        (PORT datab (660:660:660) (768:768:768))
        (PORT datac (332:332:332) (383:383:383))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (382:382:382))
        (PORT datab (206:206:206) (240:240:240))
        (PORT datad (328:328:328) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (489:489:489))
        (PORT datab (389:389:389) (462:462:462))
        (PORT datac (396:396:396) (480:480:480))
        (PORT datad (192:192:192) (241:241:241))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (400:400:400))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (525:525:525))
        (PORT datab (359:359:359) (425:425:425))
        (PORT datac (339:339:339) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (416:416:416))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (346:346:346) (411:411:411))
        (PORT datad (349:349:349) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (581:581:581))
        (PORT datab (656:656:656) (764:764:764))
        (PORT datac (318:318:318) (365:365:365))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (364:364:364) (426:426:426))
        (PORT datad (371:371:371) (438:438:438))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (146:146:146))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (700:700:700) (764:764:764))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1140:1140:1140) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent\|nonposted_write_endofpacket\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (758:758:758))
        (PORT datab (178:178:178) (219:219:219))
        (PORT datac (282:282:282) (319:319:319))
        (PORT datad (114:114:114) (136:136:136))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[7\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (405:405:405))
        (PORT datad (293:293:293) (331:331:331))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[6\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (407:407:407))
        (PORT datac (284:284:284) (319:319:319))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[5\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (259:259:259))
        (PORT datac (282:282:282) (317:317:317))
        (PORT datad (215:215:215) (262:262:262))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[4\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (425:425:425))
        (PORT datac (290:290:290) (330:330:330))
        (PORT datad (298:298:298) (358:358:358))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[3\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (320:320:320))
        (PORT datab (202:202:202) (256:256:256))
        (PORT datac (290:290:290) (330:330:330))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[2\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (393:393:393))
        (PORT datac (201:201:201) (255:255:255))
        (PORT datad (290:290:290) (332:332:332))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[1\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (203:203:203) (257:257:257))
        (PORT datac (305:305:305) (369:369:369))
        (PORT datad (292:292:292) (334:334:334))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[0\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (396:396:396))
        (PORT datab (649:649:649) (768:768:768))
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (350:350:350) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (123:123:123) (154:154:154))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (125:125:125) (156:156:156))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (216:216:216) (263:263:263))
        (PORT datad (123:123:123) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datab (148:148:148) (197:197:197))
        (PORT datad (124:124:124) (155:155:155))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (209:209:209))
        (PORT datac (200:200:200) (252:252:252))
        (PORT datad (124:124:124) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (202:202:202))
        (PORT datac (199:199:199) (250:250:250))
        (PORT datad (123:123:123) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem_used\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[7\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (405:405:405))
        (PORT datad (852:852:852) (974:974:974))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[6\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[6\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (404:404:404))
        (PORT datac (851:851:851) (973:973:973))
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[5\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (261:261:261))
        (PORT datac (854:854:854) (977:977:977))
        (PORT datad (215:215:215) (263:263:263))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[4\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1126:1126:1126))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (427:427:427))
        (PORT datac (954:954:954) (1087:1087:1087))
        (PORT datad (307:307:307) (369:369:369))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[3\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (314:314:314))
        (PORT datab (200:200:200) (256:256:256))
        (PORT datac (953:953:953) (1086:1086:1086))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[2\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (390:390:390))
        (PORT datac (964:964:964) (1103:1103:1103))
        (PORT datad (198:198:198) (248:248:248))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (262:262:262))
        (PORT datab (318:318:318) (389:389:389))
        (PORT datac (961:961:961) (1100:1100:1100))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rsp_fifo\|mem\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1127:1127:1127))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_008\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (456:456:456))
        (PORT datad (362:362:362) (435:435:435))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_toggle\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (360:360:360))
        (PORT datab (137:137:137) (189:189:189))
        (PORT datad (355:355:355) (419:419:419))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_toggle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_to_out_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1443:1443:1443))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_to_out_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1443:1443:1443))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_valid)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (485:485:485) (540:540:540))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1138:1138:1138))
        (PORT datab (469:469:469) (546:546:546))
        (PORT datad (674:674:674) (772:772:772))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datab (919:919:919) (1046:1046:1046))
        (PORT datac (419:419:419) (496:496:496))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (PORT ena (617:617:617) (668:668:668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (828:828:828))
        (PORT datab (770:770:770) (876:876:876))
        (PORT datac (684:684:684) (767:767:767))
        (PORT datad (719:719:719) (826:826:826))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1122:1122:1122))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (743:743:743))
        (PORT datac (198:198:198) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1269:1269:1269))
        (PORT datab (226:226:226) (276:276:276))
        (PORT datad (627:627:627) (717:717:717))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (591:591:591) (661:661:661))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (257:257:257))
        (PORT datac (634:634:634) (751:751:751))
        (PORT datad (467:467:467) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1269:1269:1269))
        (PORT datab (228:228:228) (278:278:278))
        (PORT datad (747:747:747) (844:844:844))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (365:365:365))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (911:911:911) (1011:1011:1011))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (511:511:511) (576:576:576))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (650:650:650))
        (PORT datad (467:467:467) (550:550:550))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (434:434:434))
        (PORT datab (510:510:510) (613:613:613))
        (PORT datac (422:422:422) (485:485:485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1025:1025:1025))
        (PORT datac (453:453:453) (518:518:518))
        (PORT datad (421:421:421) (475:475:475))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT asdata (1010:1010:1010) (1141:1141:1141))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1142:1142:1142))
        (PORT ena (758:758:758) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (407:407:407))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (693:693:693))
        (PORT datab (217:217:217) (276:276:276))
        (PORT datac (1094:1094:1094) (1239:1239:1239))
        (PORT datad (364:364:364) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (519:519:519))
        (PORT datab (498:498:498) (580:580:580))
        (PORT datac (562:562:562) (652:652:652))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (910:910:910))
        (PORT datab (204:204:204) (241:241:241))
        (PORT datac (671:671:671) (749:749:749))
        (PORT datad (354:354:354) (420:420:420))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (201:201:201))
        (PORT datab (362:362:362) (431:431:431))
        (PORT datac (118:118:118) (147:147:147))
        (PORT datad (345:345:345) (405:405:405))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (515:515:515))
        (PORT datab (648:648:648) (761:761:761))
        (PORT datac (635:635:635) (741:741:741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (677:677:677))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (670:670:670))
        (PORT datab (403:403:403) (482:482:482))
        (PORT datac (645:645:645) (726:726:726))
        (PORT datad (902:902:902) (1056:1056:1056))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (751:751:751) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (695:695:695))
        (PORT datab (442:442:442) (523:523:523))
        (PORT datac (654:654:654) (776:776:776))
        (PORT datad (297:297:297) (355:355:355))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (942:942:942) (1104:1104:1104))
        (PORT datac (303:303:303) (362:362:362))
        (PORT datad (340:340:340) (411:411:411))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (856:856:856))
        (PORT datab (437:437:437) (502:502:502))
        (PORT datac (515:515:515) (596:596:596))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (262:262:262))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (602:602:602))
        (PORT datab (582:582:582) (671:671:671))
        (PORT datac (684:684:684) (817:817:817))
        (PORT datad (296:296:296) (350:350:350))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1255:1255:1255))
        (PORT datab (375:375:375) (452:452:452))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (862:862:862))
        (PORT datab (530:530:530) (617:617:617))
        (PORT datac (289:289:289) (338:338:338))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (376:376:376) (419:419:419))
        (PORT ena (1022:1022:1022) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (699:699:699))
        (PORT datab (207:207:207) (265:265:265))
        (PORT datac (653:653:653) (775:775:775))
        (PORT datad (362:362:362) (451:451:451))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1168:1168:1168))
        (PORT datab (217:217:217) (275:275:275))
        (PORT datac (455:455:455) (532:532:532))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (861:861:861))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (511:511:511) (592:592:592))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (262:262:262))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (602:602:602))
        (PORT datab (720:720:720) (839:839:839))
        (PORT datac (684:684:684) (817:817:817))
        (PORT datad (597:597:597) (690:690:690))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (1022:1022:1022))
        (PORT datab (213:213:213) (268:268:268))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (872:872:872))
        (PORT datab (207:207:207) (266:266:266))
        (PORT datac (503:503:503) (583:583:583))
        (PORT datad (289:289:289) (334:334:334))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (605:605:605))
        (PORT datab (324:324:324) (386:386:386))
        (PORT datac (685:685:685) (818:818:818))
        (PORT datad (591:591:591) (684:684:684))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (221:221:221) (282:282:282))
        (PORT datad (1056:1056:1056) (1227:1227:1227))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (859:859:859))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (513:513:513) (594:594:594))
        (PORT datad (276:276:276) (315:315:315))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (775:775:775))
        (PORT datab (402:402:402) (482:482:482))
        (PORT datac (576:576:576) (657:657:657))
        (PORT datad (899:899:899) (1053:1053:1053))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (751:751:751) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (772:772:772))
        (PORT datad (590:590:590) (684:684:684))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (470:470:470))
        (PORT datac (303:303:303) (361:361:361))
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1026:1026:1026))
        (PORT datac (453:453:453) (517:517:517))
        (PORT datad (448:448:448) (514:514:514))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1217:1217:1217))
        (PORT asdata (983:983:983) (1105:1105:1105))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (418:418:418))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (684:684:684))
        (PORT datab (220:220:220) (280:280:280))
        (PORT datac (1096:1096:1096) (1241:1241:1241))
        (PORT datad (362:362:362) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (379:379:379))
        (PORT datab (573:573:573) (669:669:669))
        (PORT datac (469:469:469) (549:549:549))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT ena (660:660:660) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (540:540:540))
        (PORT datab (200:200:200) (236:236:236))
        (PORT datac (691:691:691) (804:804:804))
        (PORT datad (768:768:768) (884:884:884))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (201:201:201))
        (PORT datab (362:362:362) (431:431:431))
        (PORT datac (118:118:118) (147:147:147))
        (PORT datad (345:345:345) (405:405:405))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (535:535:535))
        (PORT datab (646:646:646) (759:759:759))
        (PORT datac (631:631:631) (736:736:736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (677:677:677))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (931:931:931) (1080:1080:1080))
        (PORT datac (572:572:572) (641:641:641))
        (PORT datad (639:639:639) (736:736:736))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (989:989:989) (1112:1112:1112))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (379:379:379) (431:431:431))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (551:551:551))
        (PORT datab (713:713:713) (818:818:818))
        (PORT datad (320:320:320) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (615:615:615))
        (PORT datab (305:305:305) (358:358:358))
        (PORT datac (903:903:903) (1026:1026:1026))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (PORT ena (614:614:614) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (838:838:838))
        (PORT datab (956:956:956) (1142:1142:1142))
        (PORT datac (985:985:985) (1141:1141:1141))
        (PORT datad (1024:1024:1024) (1215:1215:1215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (426:426:426))
        (PORT datab (813:813:813) (947:947:947))
        (PORT datac (753:753:753) (868:868:868))
        (PORT datad (714:714:714) (846:846:846))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (521:521:521))
        (PORT datab (1089:1089:1089) (1250:1250:1250))
        (PORT datac (323:323:323) (382:382:382))
        (PORT datad (326:326:326) (382:382:382))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (421:421:421))
        (PORT datac (167:167:167) (201:201:201))
        (PORT datad (341:341:341) (402:402:402))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (842:842:842))
        (PORT datab (954:954:954) (1140:1140:1140))
        (PORT datac (983:983:983) (1138:1138:1138))
        (PORT datad (1021:1021:1021) (1211:1211:1211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (341:341:341) (400:400:400))
        (PORT datac (1073:1073:1073) (1228:1228:1228))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (405:405:405))
        (PORT datac (324:324:324) (374:374:374))
        (PORT datad (447:447:447) (512:512:512))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (321:321:321) (375:375:375))
        (PORT datac (160:160:160) (188:188:188))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1189:1189:1189))
        (PORT datab (924:924:924) (1104:1104:1104))
        (PORT datac (881:881:881) (1057:1057:1057))
        (PORT datad (821:821:821) (948:948:948))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (888:888:888) (1019:1019:1019))
        (PORT datad (813:813:813) (937:937:937))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (428:428:428))
        (PORT datab (926:926:926) (1063:1063:1063))
        (PORT datac (351:351:351) (410:410:410))
        (PORT datad (773:773:773) (891:891:891))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (183:183:183) (226:226:226))
        (PORT datac (338:338:338) (397:397:397))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (557:557:557))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (434:434:434) (504:504:504))
        (PORT datad (270:270:270) (306:306:306))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (753:753:753))
        (PORT datab (602:602:602) (695:695:695))
        (PORT datac (116:116:116) (144:144:144))
        (PORT datad (620:620:620) (711:711:711))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (602:602:602))
        (PORT datab (372:372:372) (460:460:460))
        (PORT datac (479:479:479) (563:563:563))
        (PORT datad (782:782:782) (892:892:892))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1111:1111:1111) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (648:648:648))
        (PORT datad (365:365:365) (439:439:439))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (632:632:632))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (348:348:348) (410:410:410))
        (PORT datad (475:475:475) (563:563:563))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (756:756:756))
        (PORT datab (284:284:284) (327:327:327))
        (PORT datad (400:400:400) (486:486:486))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (799:799:799))
        (PORT datab (643:643:643) (756:756:756))
        (PORT datac (623:623:623) (726:726:726))
        (PORT datad (759:759:759) (873:873:873))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (447:447:447))
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (385:385:385) (464:464:464))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (685:685:685) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (432:432:432))
        (PORT datac (548:548:548) (655:655:655))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (710:710:710))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (362:362:362) (421:421:421))
        (PORT datad (472:472:472) (556:556:556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (659:659:659) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (547:547:547))
        (PORT datab (498:498:498) (597:597:597))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (420:420:420) (482:482:482))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (336:336:336) (361:361:361))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (285:285:285))
        (PORT datac (888:888:888) (1029:1029:1029))
        (PORT datad (294:294:294) (349:349:349))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (475:475:475))
        (PORT datab (505:505:505) (587:587:587))
        (PORT datac (127:127:127) (169:169:169))
        (PORT datad (321:321:321) (377:377:377))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (256:256:256))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (483:483:483))
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (385:385:385) (464:464:464))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (685:685:685) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (450:450:450))
        (PORT datac (548:548:548) (655:655:655))
        (PORT datad (213:213:213) (263:263:263))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (933:933:933) (1081:1081:1081))
        (PORT datac (574:574:574) (644:644:644))
        (PORT datad (594:594:594) (678:678:678))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT asdata (940:940:940) (1074:1074:1074))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT asdata (469:469:469) (520:520:520))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (605:605:605) (693:693:693))
        (PORT datad (461:461:461) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (569:569:569))
        (PORT datab (691:691:691) (790:790:790))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (662:662:662))
        (PORT datab (629:629:629) (733:733:733))
        (PORT datac (541:541:541) (653:653:653))
        (PORT datad (507:507:507) (600:600:600))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (663:663:663))
        (PORT datab (630:630:630) (733:733:733))
        (PORT datac (539:539:539) (652:652:652))
        (PORT datad (505:505:505) (598:598:598))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (738:738:738) (874:874:874))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (705:705:705) (831:831:831))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (435:435:435) (516:516:516))
        (PORT datac (584:584:584) (675:675:675))
        (PORT datad (619:619:619) (710:710:710))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (657:657:657))
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (365:365:365) (447:447:447))
        (PORT datad (299:299:299) (356:356:356))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1743:1743:1743))
        (PORT datab (551:551:551) (642:642:642))
        (PORT datad (351:351:351) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (357:357:357) (392:392:392))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT sload (821:821:821) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (445:445:445))
        (PORT datab (512:512:512) (615:615:615))
        (PORT datac (638:638:638) (754:754:754))
        (PORT datad (359:359:359) (433:433:433))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (349:349:349))
        (PORT datab (173:173:173) (211:211:211))
        (PORT datad (395:395:395) (480:480:480))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (517:517:517) (579:579:579))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (650:650:650))
        (PORT datab (614:614:614) (710:710:710))
        (PORT datac (850:850:850) (973:973:973))
        (PORT datad (880:880:880) (999:999:999))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (547:547:547) (654:654:654))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (692:692:692))
        (PORT datab (540:540:540) (640:640:640))
        (PORT datac (637:637:637) (730:730:730))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT asdata (906:906:906) (1028:1028:1028))
        (PORT clrn (1348:1348:1348) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT asdata (378:378:378) (429:429:429))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (876:876:876))
        (PORT datab (961:961:961) (1104:1104:1104))
        (PORT datad (349:349:349) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (568:568:568))
        (PORT datab (574:574:574) (669:669:669))
        (PORT datac (440:440:440) (508:508:508))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (271:271:271))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (360:360:360) (437:437:437))
        (PORT datad (552:552:552) (625:625:625))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (756:756:756))
        (PORT datab (551:551:551) (642:642:642))
        (PORT datad (348:348:348) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (475:475:475) (521:521:521))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT sload (821:821:821) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1133:1133:1133))
        (PORT datab (358:358:358) (425:425:425))
        (PORT datac (296:296:296) (344:344:344))
        (PORT datad (552:552:552) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1644:1644:1644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (993:993:993))
        (PORT datab (647:647:647) (761:761:761))
        (PORT datac (635:635:635) (740:740:740))
        (PORT datad (583:583:583) (677:677:677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (573:573:573))
        (PORT datac (378:378:378) (448:448:448))
        (PORT datad (197:197:197) (240:240:240))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (721:721:721) (841:841:841))
        (PORT datad (572:572:572) (683:683:683))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT sload (785:785:785) (871:871:871))
        (PORT ena (640:640:640) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (614:614:614) (717:717:717))
        (PORT datad (583:583:583) (673:673:673))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datac (626:626:626) (741:741:741))
        (PORT datad (552:552:552) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (619:619:619))
        (PORT datab (402:402:402) (481:481:481))
        (PORT datac (347:347:347) (416:416:416))
        (PORT datad (895:895:895) (1049:1049:1049))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (751:751:751) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (382:382:382))
        (PORT datab (939:939:939) (1101:1101:1101))
        (PORT datac (326:326:326) (396:396:396))
        (PORT datad (741:741:741) (850:850:850))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (932:932:932) (1093:1093:1093))
        (PORT datac (373:373:373) (451:451:451))
        (PORT datad (739:739:739) (848:848:848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (524:524:524))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (373:373:373) (451:451:451))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (379:379:379) (423:423:423))
        (PORT sload (877:877:877) (969:969:969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (598:598:598))
        (PORT datab (527:527:527) (627:627:627))
        (PORT datac (461:461:461) (540:540:540))
        (PORT datad (460:460:460) (539:539:539))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (920:920:920) (1085:1085:1085))
        (PORT datad (202:202:202) (249:249:249))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (484:484:484))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (317:317:317) (372:372:372))
        (PORT datad (493:493:493) (565:565:565))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (269:269:269))
        (PORT datab (441:441:441) (521:521:521))
        (PORT datac (653:653:653) (774:774:774))
        (PORT datad (587:587:587) (676:676:676))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (364:364:364))
        (PORT datac (764:764:764) (879:879:879))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (478:478:478))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (560:560:560) (633:633:633))
        (PORT datad (561:561:561) (653:653:653))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (256:256:256))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (412:412:412))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (327:327:327) (401:401:401))
        (PORT datad (180:180:180) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (529:529:529) (573:573:573))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (1002:1002:1002))
        (PORT datab (643:643:643) (755:755:755))
        (PORT datac (622:622:622) (725:725:725))
        (PORT datad (611:611:611) (710:710:710))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (544:544:544))
        (PORT datab (164:164:164) (216:216:216))
        (PORT datad (463:463:463) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (839:839:839) (929:929:929))
        (PORT sload (1082:1082:1082) (979:979:979))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (605:605:605) (680:680:680))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (391:391:391))
        (PORT datab (319:319:319) (373:373:373))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (512:512:512) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (408:408:408))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT asdata (475:475:475) (529:529:529))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (632:632:632) (701:701:701))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (345:345:345) (408:408:408))
        (PORT datad (576:576:576) (651:651:651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (991:991:991))
        (PORT datab (351:351:351) (418:418:418))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (776:776:776) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (668:668:668))
        (PORT datab (548:548:548) (661:661:661))
        (PORT datac (608:608:608) (691:691:691))
        (PORT datad (750:750:750) (892:892:892))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (981:981:981))
        (PORT datad (525:525:525) (616:616:616))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[25\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (414:414:414))
        (PORT datab (544:544:544) (625:625:625))
        (PORT datad (834:834:834) (967:967:967))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (794:794:794) (878:878:878))
        (PORT clrn (1100:1100:1100) (1106:1106:1106))
        (PORT sload (1134:1134:1134) (1260:1260:1260))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[23\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (460:460:460))
        (PORT datab (362:362:362) (429:429:429))
        (PORT datac (672:672:672) (783:783:783))
        (PORT datad (460:460:460) (525:525:525))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT ena (1463:1463:1463) (1646:1646:1646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT asdata (843:843:843) (962:962:962))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (832:832:832) (933:933:933))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (PORT ena (675:675:675) (741:741:741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1374:1374:1374) (1334:1334:1334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[61\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (446:446:446))
        (PORT datab (540:540:540) (652:652:652))
        (PORT datac (445:445:445) (522:522:522))
        (PORT datad (956:956:956) (1110:1110:1110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|wr_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (420:420:420))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|wr_address)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[61\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (576:576:576))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1424:1424:1424))
        (PORT asdata (460:460:460) (505:505:505))
        (PORT ena (668:668:668) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (229:229:229) (274:274:274))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_address)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[61\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (577:577:577))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[59\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (486:486:486) (580:580:580))
        (PORT datad (197:197:197) (248:248:248))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (532:532:532) (611:611:611))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (437:437:437))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (747:747:747) (859:859:859))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1436:1436:1436))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[60\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (429:429:429))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (340:340:340) (419:419:419))
        (PORT datad (463:463:463) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (423:423:423) (484:484:484))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (795:795:795) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[58\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (257:257:257))
        (PORT datac (378:378:378) (467:467:467))
        (PORT datad (476:476:476) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|active_rnw\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (561:561:561))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (442:442:442) (513:513:513))
        (PORT datad (124:124:124) (148:148:148))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|active_rnw\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (171:171:171))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (318:318:318) (377:377:377))
        (PORT datad (205:205:205) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|active_rnw\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (404:404:404) (497:497:497))
        (PORT datac (211:211:211) (262:262:262))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (933:933:933) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT asdata (452:452:452) (498:498:498))
        (PORT ena (933:933:933) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (344:344:344))
        (PORT datab (207:207:207) (268:268:268))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (526:526:526))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT asdata (643:643:643) (724:724:724))
        (PORT clrn (1125:1125:1125) (1132:1132:1132))
        (PORT ena (703:703:703) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (352:352:352))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1402:1402:1402))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[56\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (548:548:548))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (519:519:519) (628:628:628))
        (PORT datad (956:956:956) (1111:1111:1111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (395:395:395))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (700:700:700) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[54\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (513:513:513) (613:613:613))
        (PORT datad (358:358:358) (439:439:439))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT asdata (447:447:447) (483:483:483))
        (PORT ena (808:808:808) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (534:534:534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (402:402:402))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (567:567:567))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1132:1132:1132))
        (PORT ena (703:703:703) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1363:1363:1363) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[57\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (270:270:270))
        (PORT datab (975:975:975) (1135:1135:1135))
        (PORT datac (522:522:522) (632:632:632))
        (PORT datad (297:297:297) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1396:1396:1396))
        (PORT asdata (451:451:451) (486:486:486))
        (PORT ena (700:700:700) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[55\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (747:747:747))
        (PORT datac (186:186:186) (232:232:232))
        (PORT datad (358:358:358) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (928:928:928) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (617:617:617))
        (PORT datab (215:215:215) (271:271:271))
        (PORT datac (192:192:192) (241:241:241))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (547:547:547))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1132:1132:1132))
        (PORT ena (703:703:703) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT asdata (493:493:493) (558:558:558))
        (PORT clrn (1139:1139:1139) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (449:449:449) (531:531:531))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (245:245:245))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[59\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (975:975:975))
        (PORT datab (796:796:796) (931:931:931))
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1396:1396:1396))
        (PORT asdata (505:505:505) (565:565:565))
        (PORT ena (700:700:700) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (388:388:388))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[57\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (257:257:257))
        (PORT datac (354:354:354) (427:427:427))
        (PORT datad (356:356:356) (437:437:437))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (928:928:928) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (536:536:536))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (348:348:348))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (557:557:557))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1132:1132:1132))
        (PORT ena (703:703:703) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1363:1363:1363) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[58\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (1098:1098:1098) (1269:1269:1269))
        (PORT datac (604:604:604) (712:712:712))
        (PORT datad (454:454:454) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1032:1032:1032) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1376:1376:1376))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[56\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (378:378:378))
        (PORT datac (186:186:186) (233:233:233))
        (PORT datad (338:338:338) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (808:808:808) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (372:372:372))
        (PORT datab (313:313:313) (372:372:372))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (428:428:428))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1363:1363:1363) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (645:645:645) (726:726:726))
        (PORT clrn (1316:1316:1316) (1335:1335:1335))
        (PORT ena (691:691:691) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (256:256:256))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1340:1340:1340) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (461:461:461))
        (PORT datab (415:415:415) (511:511:511))
        (PORT datac (605:605:605) (702:702:702))
        (PORT datad (445:445:445) (521:521:521))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1396:1396:1396))
        (PORT asdata (495:495:495) (546:546:546))
        (PORT ena (700:700:700) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[53\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (559:559:559))
        (PORT datac (187:187:187) (236:236:236))
        (PORT datad (358:358:358) (438:438:438))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (928:928:928) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (706:706:706) (800:800:800))
        (PORT clrn (1316:1316:1316) (1335:1335:1335))
        (PORT ena (691:691:691) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1340:1340:1340) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (539:539:539))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1307:1307:1307) (1327:1327:1327))
        (PORT ena (531:531:531) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[54\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (850:850:850))
        (PORT datab (419:419:419) (516:516:516))
        (PORT datac (362:362:362) (433:433:433))
        (PORT datad (359:359:359) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (495:495:495))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (700:700:700) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[52\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (452:452:452))
        (PORT datac (198:198:198) (250:250:250))
        (PORT datad (358:358:358) (439:439:439))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (928:928:928) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (265:265:265))
        (PORT datab (318:318:318) (384:384:384))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (327:327:327))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (812:812:812))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (691:691:691) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (811:811:811) (919:919:919))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT asdata (379:379:379) (431:431:431))
        (PORT clrn (1330:1330:1330) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (446:446:446))
        (PORT datab (311:311:311) (376:376:376))
        (PORT datac (290:290:290) (348:348:348))
        (PORT datad (444:444:444) (521:521:521))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT asdata (558:558:558) (612:612:612))
        (PORT ena (724:724:724) (789:789:789))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[46\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (260:260:260))
        (PORT datab (525:525:525) (636:636:636))
        (PORT datad (407:407:407) (478:478:478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (794:794:794) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (944:944:944))
        (PORT datab (480:480:480) (568:568:568))
        (PORT datac (437:437:437) (523:523:523))
        (PORT datad (115:115:115) (138:138:138))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (399:399:399) (455:455:455))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (724:724:724) (789:789:789))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[61\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (526:526:526) (637:637:637))
        (PORT datad (301:301:301) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_rnw)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (285:285:285) (307:307:307))
        (PORT ena (794:794:794) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (274:274:274))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (105:105:105) (128:128:128))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (541:541:541))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1307:1307:1307) (1327:1327:1327))
        (PORT ena (531:531:531) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT asdata (961:961:961) (1086:1086:1086))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (290:290:290) (348:348:348))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (453:453:453))
        (PORT datab (421:421:421) (519:519:519))
        (PORT datac (352:352:352) (426:426:426))
        (PORT datad (358:358:358) (426:426:426))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (372:372:372))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (868:868:868) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[48\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (648:648:648))
        (PORT datac (189:189:189) (241:241:241))
        (PORT datad (429:429:429) (503:503:503))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (476:476:476) (561:561:561))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1307:1307:1307) (1327:1327:1327))
        (PORT ena (531:531:531) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (404:404:404))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1402:1402:1402))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (693:693:693) (782:782:782))
        (PORT clrn (1316:1316:1316) (1335:1335:1335))
        (PORT ena (691:691:691) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (977:977:977) (1136:1136:1136))
        (PORT datac (519:519:519) (627:627:627))
        (PORT datad (446:446:446) (529:529:529))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (421:421:421) (481:481:481))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (668:668:668) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[49\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (649:649:649))
        (PORT datac (201:201:201) (254:254:254))
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (263:263:263))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (195:195:195) (246:246:246))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (909:909:909) (1013:1013:1013))
        (PORT clrn (1329:1329:1329) (1351:1351:1351))
        (PORT ena (641:641:641) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (648:648:648) (724:724:724))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT asdata (375:375:375) (425:425:425))
        (PORT clrn (1330:1330:1330) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[62\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (466:466:466))
        (PORT datab (422:422:422) (519:519:519))
        (PORT datac (470:470:470) (551:551:551))
        (PORT datad (357:357:357) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (387:387:387))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (868:868:868) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[60\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (669:669:669))
        (PORT datac (295:295:295) (351:351:351))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (870:870:870) (996:996:996))
        (PORT clrn (1137:1137:1137) (1145:1145:1145))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (430:430:430))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (553:553:553))
        (PORT datab (541:541:541) (652:652:652))
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (955:955:955) (1110:1110:1110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (439:439:439) (506:506:506))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (668:668:668) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[47\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (649:649:649))
        (PORT datac (187:187:187) (234:234:234))
        (PORT datad (356:356:356) (428:428:428))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT asdata (358:358:358) (399:399:399))
        (PORT ena (790:790:790) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (607:607:607) (716:716:716))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (543:543:543) (617:617:617))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT asdata (512:512:512) (571:571:571))
        (PORT clrn (1330:1330:1330) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (526:526:526) (617:617:617))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1335:1335:1335))
        (PORT ena (691:691:691) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1340:1340:1340) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (462:462:462))
        (PORT datab (412:412:412) (508:508:508))
        (PORT datac (455:455:455) (535:535:535))
        (PORT datad (333:333:333) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (464:464:464))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (868:868:868) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[51\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datac (536:536:536) (651:651:651))
        (PORT datad (344:344:344) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (703:703:703) (802:802:802))
        (PORT clrn (1316:1316:1316) (1335:1335:1335))
        (PORT ena (691:691:691) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (584:584:584) (674:674:674))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1307:1307:1307) (1327:1327:1327))
        (PORT ena (531:531:531) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (119:119:119) (161:161:161))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (536:536:536))
        (PORT datab (978:978:978) (1138:1138:1138))
        (PORT datac (516:516:516) (624:624:624))
        (PORT datad (352:352:352) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT asdata (512:512:512) (561:561:561))
        (PORT ena (868:868:868) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[50\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (672:672:672))
        (PORT datad (357:357:357) (432:432:432))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT asdata (273:273:273) (295:295:295))
        (PORT ena (806:806:806) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (282:282:282))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|pending\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (437:437:437))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (295:295:295))
        (PORT datab (213:213:213) (253:253:253))
        (PORT datac (287:287:287) (331:331:331))
        (PORT datad (445:445:445) (513:513:513))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|f_select)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (365:365:365))
        (PORT datad (611:611:611) (705:705:705))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entries\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (158:158:158) (214:214:214))
        (PORT datad (356:356:356) (415:415:415))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entries\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (259:259:259))
        (PORT datad (214:214:214) (264:264:264))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|active_cs_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (284:284:284))
        (PORT datab (377:377:377) (437:437:437))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|active_cs_n\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (288:288:288))
        (PORT datab (404:404:404) (498:498:498))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (457:457:457) (517:517:517))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_cs_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector27\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (532:532:532))
        (PORT datab (154:154:154) (206:206:206))
        (PORT datac (208:208:208) (261:261:261))
        (PORT datad (213:213:213) (264:264:264))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (292:292:292))
        (PORT datab (467:467:467) (542:542:542))
        (PORT datac (282:282:282) (326:326:326))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector25\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (208:208:208))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (482:482:482) (568:568:568))
        (PORT datad (351:351:351) (402:402:402))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector34\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (457:457:457))
        (PORT datac (699:699:699) (837:837:837))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector34\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (523:523:523))
        (PORT datab (719:719:719) (858:858:858))
        (PORT datac (388:388:388) (475:475:475))
        (PORT datad (369:369:369) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector34\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (533:533:533))
        (PORT datab (155:155:155) (202:202:202))
        (PORT datac (142:142:142) (183:183:183))
        (PORT datad (211:211:211) (245:245:245))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector34\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (259:259:259) (295:295:295))
        (PORT datad (113:113:113) (134:134:134))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_next\.000001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (231:231:231))
        (PORT datab (478:478:478) (543:543:543))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (333:333:333) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|m_next\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (293:293:293))
        (PORT datab (465:465:465) (539:539:539))
        (PORT datac (285:285:285) (329:329:329))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (283:283:283))
        (PORT datab (453:453:453) (524:524:524))
        (PORT datad (273:273:273) (312:312:312))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.000100000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (145:145:145) (193:193:193))
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector30\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (526:526:526))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (389:389:389) (476:476:476))
        (PORT datad (369:369:369) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.001000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|WideOr8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (215:215:215))
        (PORT datac (693:693:693) (830:830:830))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector27\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (528:528:528))
        (PORT datab (140:140:140) (177:177:177))
        (PORT datac (321:321:321) (366:366:366))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector27\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (568:568:568))
        (PORT datab (141:141:141) (178:178:178))
        (PORT datac (503:503:503) (600:600:600))
        (PORT datad (135:135:135) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector27\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (529:529:529))
        (PORT datab (231:231:231) (277:277:277))
        (PORT datac (438:438:438) (509:509:509))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector27\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (133:133:133))
        (PORT datac (332:332:332) (392:392:392))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.000001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1118:1118:1118))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (473:473:473))
        (PORT datab (360:360:360) (426:426:426))
        (PORT datac (377:377:377) (454:454:454))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (648:648:648))
        (PORT datab (499:499:499) (588:588:588))
        (PORT datac (146:146:146) (196:196:196))
        (PORT datad (400:400:400) (488:488:488))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (PORT datab (502:502:502) (597:597:597))
        (PORT datac (147:147:147) (196:196:196))
        (PORT datad (405:405:405) (493:493:493))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector26\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector38\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (167:167:167))
        (PORT datab (242:242:242) (299:299:299))
        (PORT datac (390:390:390) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector39\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (393:393:393) (478:478:478))
        (PORT datac (376:376:376) (452:452:452))
        (PORT datad (375:375:375) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector39\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (145:145:145) (200:200:200))
        (PORT datac (141:141:141) (189:189:189))
        (PORT datad (215:215:215) (262:262:262))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|m_addr\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (295:295:295))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (155:155:155))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (376:376:376) (453:453:453))
        (PORT datad (200:200:200) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (518:518:518))
        (PORT datab (326:326:326) (381:381:381))
        (PORT datac (660:660:660) (787:787:787))
        (PORT datad (483:483:483) (572:572:572))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|m_next\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (320:320:320) (367:367:367))
        (PORT datad (484:484:484) (564:564:564))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (406:406:406) (493:493:493))
        (PORT datac (372:372:372) (448:448:448))
        (PORT datad (319:319:319) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector39\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (406:406:406))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (294:294:294))
        (PORT datab (152:152:152) (208:208:208))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector38\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (478:478:478))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (376:376:376) (453:453:453))
        (PORT datad (375:375:375) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector38\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (143:143:143) (192:192:192))
        (PORT datad (218:218:218) (266:266:266))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (532:532:532))
        (PORT datab (138:138:138) (174:174:174))
        (PORT datac (333:333:333) (394:394:394))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (456:456:456))
        (PORT datac (700:700:700) (839:839:839))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_next\.000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (478:478:478) (543:543:543))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (329:329:329) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1118:1118:1118))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (500:500:500))
        (PORT datad (387:387:387) (464:464:464))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (556:556:556))
        (PORT datab (340:340:340) (402:402:402))
        (PORT datac (110:110:110) (135:135:135))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (233:233:233))
        (PORT datab (365:365:365) (430:430:430))
        (PORT datad (402:402:402) (490:490:490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_next\.010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (166:166:166) (222:222:222))
        (PORT datad (318:318:318) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector34\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (502:502:502) (597:597:597))
        (PORT datac (312:312:312) (359:359:359))
        (PORT datad (403:403:403) (491:491:491))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (475:475:475))
        (PORT datab (154:154:154) (210:210:210))
        (PORT datac (381:381:381) (459:459:459))
        (PORT datad (220:220:220) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (541:541:541))
        (PORT datab (343:343:343) (407:407:407))
        (PORT datac (663:663:663) (781:781:781))
        (PORT datad (379:379:379) (456:456:456))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector33\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (530:530:530))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (196:196:196) (250:250:250))
        (PORT datad (167:167:167) (220:220:220))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector33\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (387:387:387))
        (PORT datab (469:469:469) (547:547:547))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (475:475:475) (549:549:549))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_next\.000000001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (209:209:209))
        (PORT datab (159:159:159) (215:215:215))
        (PORT datac (481:481:481) (568:568:568))
        (PORT datad (463:463:463) (539:539:539))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (461:461:461))
        (PORT datab (349:349:349) (411:411:411))
        (PORT datad (173:173:173) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_state\.000000001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (519:519:519))
        (PORT datab (202:202:202) (261:261:261))
        (PORT datac (368:368:368) (440:440:440))
        (PORT datad (157:157:157) (209:209:209))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (489:489:489))
        (PORT datac (401:401:401) (480:480:480))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (528:528:528))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (447:447:447) (517:517:517))
        (PORT datad (496:496:496) (575:575:575))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_cmd\[1\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (293:293:293))
        (PORT datab (158:158:158) (213:213:213))
        (PORT datad (216:216:216) (268:268:268))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (245:245:245))
        (PORT datab (356:356:356) (416:416:416))
        (PORT datac (312:312:312) (377:377:377))
        (PORT datad (415:415:415) (498:498:498))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_cmd\[2\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (410:410:410))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (526:526:526))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datac (661:661:661) (780:780:780))
        (PORT datad (164:164:164) (217:217:217))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (522:522:522))
        (PORT datab (416:416:416) (504:504:504))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (500:500:500) (579:579:579))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_cmd\[0\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (118:118:118) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|rd_valid\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1108:1108:1108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|rd_valid\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (429:429:429))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|rd_valid\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|rd_valid\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|rd_valid\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|za_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (538:538:538) (614:614:614))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|next_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (306:306:306))
        (PORT datab (558:558:558) (644:644:644))
        (PORT datac (306:306:306) (358:358:358))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|next_full\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (279:279:279) (316:316:316))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|next_full\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (112:112:112) (143:143:143))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|write)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1142:1142:1142))
        (PORT ena (657:657:657) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~416)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (260:260:260))
        (PORT datab (180:180:180) (244:244:244))
        (PORT datac (338:338:338) (404:404:404))
        (PORT datad (226:226:226) (281:281:281))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~160)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (820:820:820) (923:923:923))
        (PORT ena (493:493:493) (525:525:525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~224)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (1018:1018:1018) (1144:1144:1144))
        (PORT ena (626:626:626) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~192)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (820:820:820) (923:923:923))
        (PORT ena (507:507:507) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~128)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT asdata (1019:1019:1019) (1144:1144:1144))
        (PORT ena (700:700:700) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (373:373:373))
        (PORT datab (343:343:343) (416:416:416))
        (PORT datad (226:226:226) (268:268:268))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (504:504:504))
        (PORT datab (345:345:345) (419:419:419))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~96feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (729:729:729))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~96)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~64)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (PORT asdata (1029:1029:1029) (1159:1159:1159))
        (PORT ena (1188:1188:1188) (1311:1311:1311))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~32)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1438:1438:1438))
        (PORT asdata (914:914:914) (1027:1027:1027))
        (PORT ena (922:922:922) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT asdata (917:917:917) (1030:1030:1030))
        (PORT ena (497:497:497) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (436:436:436))
        (PORT datab (132:132:132) (182:182:182))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (476:476:476))
        (PORT datab (344:344:344) (400:400:400))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem\~260)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (219:219:219))
        (PORT datac (318:318:318) (371:371:371))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|internal_out_payload\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (478:478:478))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|out_payload\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (627:627:627) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (486:486:486) (545:545:545))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (186:186:186))
        (PORT datab (117:117:117) (150:150:150))
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (853:853:853) (946:946:946))
        (PORT sload (1082:1082:1082) (979:979:979))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (736:736:736) (821:821:821))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE u0\|sdram_pll\|sd1\|pll7)
    (DELAY
      (ABSOLUTE
        (PORT areset (1051:1051:1051) (1051:1051:1051))
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_pll\|sd1\|pll_lock_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1273:1273:1273))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1304:1304:1304) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|sd1\|locked)
    (DELAY
      (ABSOLUTE
        (PORT datac (1107:1107:1107) (976:976:976))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_pll\|stdsync2\|dffpipe3\|dffe4a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|stdsync2\|dffpipe3\|dffe5a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (178:178:178))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_pll\|stdsync2\|dffpipe3\|dffe5a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_pll\|stdsync2\|dffpipe3\|dffe6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (1297:1297:1297) (1455:1455:1455))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|readdata\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (627:627:627))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (199:199:199) (234:234:234))
        (PORT datad (322:322:322) (375:375:375))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_pll_pll_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (194:194:194))
        (PORT datab (319:319:319) (372:372:372))
        (PORT datac (506:506:506) (585:585:585))
        (PORT datad (330:330:330) (387:387:387))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (388:388:388))
        (PORT datab (350:350:350) (417:417:417))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datab (338:338:338) (401:401:401))
        (PORT datac (454:454:454) (531:531:531))
        (PORT datad (896:896:896) (1015:1015:1015))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (PORT ena (617:617:617) (668:668:668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (666:666:666))
        (PORT datab (547:547:547) (659:659:659))
        (PORT datac (728:728:728) (860:860:860))
        (PORT datad (752:752:752) (893:893:893))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (656:656:656))
        (PORT datac (966:966:966) (1135:1135:1135))
        (PORT datad (493:493:493) (561:561:561))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (166:166:166))
        (PORT datab (602:602:602) (695:695:695))
        (PORT datac (601:601:601) (688:688:688))
        (PORT datad (619:619:619) (709:709:709))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (744:744:744) (844:844:844))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (662:662:662) (777:777:777))
        (PORT datad (691:691:691) (799:799:799))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (425:425:425))
        (PORT datad (186:186:186) (221:221:221))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datad (418:418:418) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (569:569:569))
        (PORT datab (485:485:485) (574:574:574))
        (PORT datac (438:438:438) (493:493:493))
        (PORT datad (491:491:491) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT asdata (378:378:378) (422:422:422))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (522:522:522) (615:615:615))
        (PORT datad (366:366:366) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (685:685:685) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (456:456:456) (539:539:539))
        (PORT datad (389:389:389) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (685:685:685) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (593:593:593))
        (PORT datac (630:630:630) (746:746:746))
        (PORT datad (467:467:467) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (574:574:574))
        (PORT datab (499:499:499) (579:579:579))
        (PORT datac (475:475:475) (563:563:563))
        (PORT datad (244:244:244) (306:306:306))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (924:924:924) (1090:1090:1090))
        (PORT datad (346:346:346) (416:416:416))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (477:477:477))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (320:320:320) (374:374:374))
        (PORT datad (490:490:490) (562:562:562))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (597:597:597))
        (PORT datab (525:525:525) (625:625:625))
        (PORT datac (463:463:463) (542:542:542))
        (PORT datad (351:351:351) (425:425:425))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (203:203:203) (260:260:260))
        (PORT datac (918:918:918) (1082:1082:1082))
        (PORT datad (203:203:203) (249:249:249))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (480:480:480))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (309:309:309) (362:362:362))
        (PORT datad (492:492:492) (564:564:564))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (564:564:564))
        (PORT datab (527:527:527) (627:627:627))
        (PORT datac (566:566:566) (659:659:659))
        (PORT datad (484:484:484) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1111:1111:1111))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (310:310:310) (366:366:366))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (483:483:483))
        (PORT datab (206:206:206) (267:267:267))
        (PORT datac (319:319:319) (373:373:373))
        (PORT datad (493:493:493) (565:565:565))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT asdata (372:372:372) (417:417:417))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (598:598:598))
        (PORT datab (528:528:528) (628:628:628))
        (PORT datac (460:460:460) (538:538:538))
        (PORT datad (636:636:636) (748:748:748))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (943:943:943) (1105:1105:1105))
        (PORT datac (209:209:209) (266:266:266))
        (PORT datad (311:311:311) (373:373:373))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (476:476:476))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (560:560:560) (633:633:633))
        (PORT datad (277:277:277) (315:315:315))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT asdata (377:377:377) (429:429:429))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (565:565:565))
        (PORT datab (526:526:526) (626:626:626))
        (PORT datac (439:439:439) (516:516:516))
        (PORT datad (484:484:484) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (919:919:919) (1083:1083:1083))
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (478:478:478))
        (PORT datab (323:323:323) (377:377:377))
        (PORT datac (206:206:206) (261:261:261))
        (PORT datad (491:491:491) (563:563:563))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (457:457:457))
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (385:385:385) (465:465:465))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (685:685:685) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (830:830:830))
        (PORT datab (643:643:643) (756:756:756))
        (PORT datac (624:624:624) (727:727:727))
        (PORT datad (1321:1321:1321) (1533:1533:1533))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (292:292:292))
        (PORT datac (547:547:547) (653:653:653))
        (PORT datad (444:444:444) (508:508:508))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (485:485:485))
        (PORT datab (678:678:678) (786:786:786))
        (PORT datac (320:320:320) (382:382:382))
        (PORT datad (311:311:311) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (501:501:501) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1063:1063:1063))
        (PORT datac (198:198:198) (250:250:250))
        (PORT datad (467:467:467) (551:551:551))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (420:420:420))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (480:480:480) (551:551:551))
        (PORT datad (371:371:371) (449:449:449))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (743:743:743) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (604:604:604))
        (PORT datab (211:211:211) (270:270:270))
        (PORT datac (685:685:685) (817:817:817))
        (PORT datad (593:593:593) (686:686:686))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1064:1064:1064))
        (PORT datac (205:205:205) (262:262:262))
        (PORT datad (459:459:459) (546:546:546))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (421:421:421))
        (PORT datab (501:501:501) (579:579:579))
        (PORT datac (131:131:131) (173:173:173))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (743:743:743) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT asdata (382:382:382) (435:435:435))
        (PORT ena (929:929:929) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (574:574:574))
        (PORT datab (216:216:216) (273:273:273))
        (PORT datac (621:621:621) (714:714:714))
        (PORT datad (1069:1069:1069) (1241:1241:1241))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (845:845:845))
        (PORT datab (402:402:402) (484:484:484))
        (PORT datac (485:485:485) (577:577:577))
        (PORT datad (590:590:590) (682:682:682))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1065:1065:1065))
        (PORT datac (303:303:303) (362:362:362))
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (420:420:420))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (481:481:481) (552:552:552))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (743:743:743) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (365:365:365))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (600:600:600))
        (PORT datab (585:585:585) (674:674:674))
        (PORT datac (684:684:684) (816:816:816))
        (PORT datad (293:293:293) (349:349:349))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1062:1062:1062))
        (PORT datac (206:206:206) (262:262:262))
        (PORT datad (303:303:303) (363:363:363))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (421:421:421))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (484:484:484) (555:555:555))
        (PORT datad (193:193:193) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (743:743:743) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT asdata (378:378:378) (422:422:422))
        (PORT ena (929:929:929) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (472:472:472))
        (PORT datad (557:557:557) (645:645:645))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datad (293:293:293) (349:349:349))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (446:446:446))
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (605:605:605) (662:662:662))
        (PORT sload (644:644:644) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (164:164:164))
        (PORT datad (833:833:833) (970:970:970))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (931:931:931))
        (PORT datab (731:731:731) (858:858:858))
        (PORT datad (348:348:348) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1423:1423:1423))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (701:701:701))
        (PORT datab (670:670:670) (799:799:799))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (352:352:352) (425:425:425))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (414:414:414))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (760:760:760))
        (PORT datab (312:312:312) (378:378:378))
        (PORT datac (738:738:738) (850:850:850))
        (PORT datad (362:362:362) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (183:183:183))
        (PORT datab (489:489:489) (585:585:585))
        (PORT datac (594:594:594) (694:694:694))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (184:184:184))
        (PORT datab (854:854:854) (997:997:997))
        (PORT datac (107:107:107) (136:136:136))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1542:1542:1542))
        (PORT datab (377:377:377) (465:465:465))
        (PORT datac (479:479:479) (563:563:563))
        (PORT datad (966:966:966) (1097:1097:1097))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1111:1111:1111) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[8\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (490:490:490) (588:588:588))
        (PORT datac (131:131:131) (173:173:173))
        (PORT datad (507:507:507) (606:606:606))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (330:330:330))
        (PORT datab (423:423:423) (517:517:517))
        (PORT datad (436:436:436) (501:501:501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (492:492:492) (546:546:546))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (700:700:700))
        (PORT datab (646:646:646) (759:759:759))
        (PORT datac (630:630:630) (735:735:735))
        (PORT datad (743:743:743) (854:854:854))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (359:359:359) (443:443:443))
        (PORT datac (347:347:347) (416:416:416))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (580:580:580))
        (PORT datac (457:457:457) (529:529:529))
        (PORT datad (607:607:607) (709:709:709))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (473:473:473))
        (PORT datab (348:348:348) (410:410:410))
        (PORT datad (587:587:587) (676:676:676))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (183:183:183))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datad (453:453:453) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (824:824:824) (904:904:904))
        (PORT sload (1082:1082:1082) (979:979:979))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT asdata (1007:1007:1007) (1125:1125:1125))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT asdata (536:536:536) (612:612:612))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (384:384:384))
        (PORT datab (607:607:607) (695:695:695))
        (PORT datad (459:459:459) (529:529:529))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (567:567:567))
        (PORT datab (693:693:693) (792:792:792))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (677:677:677))
        (PORT datab (553:553:553) (666:666:666))
        (PORT datac (716:716:716) (847:847:847))
        (PORT datad (740:740:740) (879:879:879))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (431:431:431))
        (PORT datab (815:815:815) (950:950:950))
        (PORT datac (757:757:757) (873:873:873))
        (PORT datad (716:716:716) (849:849:849))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (1010:1010:1010))
        (PORT datab (126:126:126) (158:158:158))
        (PORT datac (348:348:348) (407:407:407))
        (PORT datad (901:901:901) (1027:1027:1027))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (331:331:331))
        (PORT datab (284:284:284) (327:327:327))
        (PORT datac (287:287:287) (334:334:334))
        (PORT datad (276:276:276) (317:317:317))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (334:334:334) (381:381:381))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (364:364:364) (442:442:442))
        (PORT datac (488:488:488) (574:574:574))
        (PORT datad (648:648:648) (764:764:764))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (430:430:430))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (669:669:669))
        (PORT datab (482:482:482) (580:580:580))
        (PORT datac (1174:1174:1174) (1378:1378:1378))
        (PORT datad (433:433:433) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1109:1109:1109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (773:773:773))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (625:625:625) (724:724:724))
        (PORT datad (389:389:389) (476:476:476))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (234:234:234))
        (PORT datab (344:344:344) (405:405:405))
        (PORT datac (292:292:292) (338:338:338))
        (PORT datad (320:320:320) (375:375:375))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (456:456:456) (528:528:528))
        (PORT datac (317:317:317) (365:365:365))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (411:411:411))
        (PORT datab (338:338:338) (404:404:404))
        (PORT datac (315:315:315) (364:364:364))
        (PORT datad (329:329:329) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (591:591:591))
        (PORT datab (355:355:355) (420:420:420))
        (PORT datac (482:482:482) (554:554:554))
        (PORT datad (312:312:312) (359:359:359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (809:809:809))
        (PORT datab (658:658:658) (782:782:782))
        (PORT datac (190:190:190) (242:242:242))
        (PORT datad (458:458:458) (537:537:537))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (332:332:332))
        (PORT datab (285:285:285) (334:334:334))
        (PORT datac (321:321:321) (371:371:371))
        (PORT datad (330:330:330) (383:383:383))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (345:345:345))
        (PORT datab (347:347:347) (404:404:404))
        (PORT datac (327:327:327) (376:376:376))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (173:173:173) (210:210:210))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (343:343:343) (404:404:404))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (746:746:746))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (436:436:436) (495:495:495))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (958:958:958))
        (PORT datac (1092:1092:1092) (1264:1264:1264))
        (PORT datad (319:319:319) (365:365:365))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (443:443:443))
        (PORT datab (1090:1090:1090) (1251:1251:1251))
        (PORT datac (471:471:471) (542:542:542))
        (PORT datad (785:785:785) (910:910:910))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datac (581:581:581) (655:655:655))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (633:633:633))
        (PORT datab (379:379:379) (458:458:458))
        (PORT datac (522:522:522) (608:608:608))
        (PORT datad (470:470:470) (556:556:556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (583:583:583))
        (PORT datac (283:283:283) (330:330:330))
        (PORT datad (479:479:479) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1131:1131:1131))
        (PORT datab (356:356:356) (419:419:419))
        (PORT datac (166:166:166) (196:196:196))
        (PORT datad (552:552:552) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1644:1644:1644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (405:405:405))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (215:215:215))
        (PORT datab (352:352:352) (418:418:418))
        (PORT datac (953:953:953) (1105:1105:1105))
        (PORT datad (553:553:553) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1644:1644:1644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (147:147:147))
        (PORT datab (768:768:768) (881:881:881))
        (PORT datac (424:424:424) (483:483:483))
        (PORT datad (498:498:498) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1374:1374:1374) (1526:1526:1526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1140:1140:1140))
        (PORT datab (339:339:339) (397:397:397))
        (PORT datac (307:307:307) (350:350:350))
        (PORT datad (550:550:550) (641:641:641))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1644:1644:1644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (651:651:651))
        (PORT datab (788:788:788) (914:914:914))
        (PORT datac (555:555:555) (656:656:656))
        (PORT datad (598:598:598) (674:674:674))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (684:684:684))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (505:505:505) (582:582:582))
        (PORT datad (108:108:108) (131:131:131))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (98:98:98) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (492:492:492) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[68\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (440:440:440))
        (PORT datab (219:219:219) (285:285:285))
        (PORT datac (223:223:223) (288:288:288))
        (PORT datad (651:651:651) (740:740:740))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (155:155:155))
        (PORT datac (325:325:325) (386:386:386))
        (PORT datad (465:465:465) (537:537:537))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (164:164:164) (215:215:215))
        (PORT datad (217:217:217) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (296:296:296))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (480:480:480) (561:561:561))
        (PORT datac (326:326:326) (387:387:387))
        (PORT datad (113:113:113) (135:135:135))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (219:219:219) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (325:325:325) (386:386:386))
        (PORT datad (465:465:465) (537:537:537))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_0_control_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (615:615:615))
        (PORT datad (902:902:902) (1021:1021:1021))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT asdata (472:472:472) (526:526:526))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (877:877:877))
        (PORT datab (434:434:434) (503:503:503))
        (PORT datad (348:348:348) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (535:535:535))
        (PORT datab (575:575:575) (669:669:669))
        (PORT datac (553:553:553) (643:643:643))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (414:414:414) (487:487:487))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (613:613:613))
        (PORT datac (798:798:798) (913:913:913))
        (PORT datad (493:493:493) (561:561:561))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (162:162:162))
        (PORT datab (635:635:635) (730:730:730))
        (PORT datac (585:585:585) (677:677:677))
        (PORT datad (613:613:613) (707:707:707))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (603:603:603))
        (PORT datab (367:367:367) (432:432:432))
        (PORT datac (645:645:645) (753:753:753))
        (PORT datad (341:341:341) (400:400:400))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (791:791:791))
        (PORT datad (458:458:458) (537:537:537))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (406:406:406))
        (PORT datab (347:347:347) (406:406:406))
        (PORT datad (392:392:392) (478:478:478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (659:659:659) (742:742:742))
        (PORT clrn (1098:1098:1098) (1103:1103:1103))
        (PORT sclr (846:846:846) (969:969:969))
        (PORT sload (684:684:684) (776:776:776))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (457:457:457))
        (PORT datab (546:546:546) (650:650:650))
        (PORT datac (969:969:969) (1121:1121:1121))
        (PORT datad (457:457:457) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (617:617:617))
        (PORT datac (697:697:697) (800:800:800))
        (PORT datad (648:648:648) (759:759:759))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1271:1271:1271))
        (PORT datab (734:734:734) (842:842:842))
        (PORT datad (202:202:202) (244:244:244))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (492:492:492) (554:554:554))
        (PORT sload (786:786:786) (883:883:883))
        (PORT ena (664:664:664) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (825:825:825))
        (PORT datab (376:376:376) (456:456:456))
        (PORT datad (370:370:370) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1022:1022:1022))
        (PORT datac (457:457:457) (522:522:522))
        (PORT datad (480:480:480) (546:546:546))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT asdata (782:782:782) (894:894:894))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (466:466:466) (517:517:517))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (937:937:937))
        (PORT datab (468:468:468) (545:545:545))
        (PORT datad (462:462:462) (534:534:534))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1185:1185:1185))
        (PORT datab (771:771:771) (902:902:902))
        (PORT datac (293:293:293) (350:350:350))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (PORT ena (617:617:617) (668:668:668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (842:842:842))
        (PORT datab (954:954:954) (1140:1140:1140))
        (PORT datac (983:983:983) (1137:1137:1137))
        (PORT datad (1020:1020:1020) (1211:1211:1211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (419:419:419))
        (PORT datab (342:342:342) (402:402:402))
        (PORT datac (1072:1072:1072) (1228:1228:1228))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (416:416:416))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1073:1073:1073) (1229:1229:1229))
        (PORT datad (783:783:783) (907:907:907))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (582:582:582))
        (PORT datac (310:310:310) (365:365:365))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (345:345:345) (404:404:404))
        (PORT datac (321:321:321) (375:375:375))
        (PORT datad (790:790:790) (908:908:908))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1107:1107:1107) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (396:396:396) (490:490:490))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (412:412:412) (506:506:506))
        (PORT datad (322:322:322) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (498:498:498) (559:559:559))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (554:554:554))
        (PORT datab (449:449:449) (544:544:544))
        (PORT datac (527:527:527) (639:639:639))
        (PORT datad (203:203:203) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (707:707:707))
        (PORT datab (659:659:659) (788:788:788))
        (PORT datac (497:497:497) (587:587:587))
        (PORT datad (460:460:460) (524:524:524))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (298:298:298) (335:335:335))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (247:247:247))
        (PORT datab (211:211:211) (250:250:250))
        (PORT datac (178:178:178) (216:216:216))
        (PORT datad (189:189:189) (221:221:221))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (558:558:558))
        (PORT datab (332:332:332) (388:388:388))
        (PORT datac (320:320:320) (381:381:381))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|wren\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (748:748:748))
        (PORT datab (291:291:291) (335:335:335))
        (PORT datac (171:171:171) (206:206:206))
        (PORT datad (504:504:504) (588:588:588))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (471:471:471) (528:528:528))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (1052:1052:1052))
        (PORT datab (465:465:465) (542:542:542))
        (PORT datad (462:462:462) (534:534:534))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (306:306:306) (368:368:368))
        (PORT datac (298:298:298) (357:357:357))
        (PORT datad (900:900:900) (1020:1020:1020))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (PORT ena (617:617:617) (668:668:668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (843:843:843))
        (PORT datab (954:954:954) (1139:1139:1139))
        (PORT datac (982:982:982) (1137:1137:1137))
        (PORT datad (1020:1020:1020) (1210:1210:1210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (232:232:232))
        (PORT datab (468:468:468) (543:543:543))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (200:200:200) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (967:967:967) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (574:574:574))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (939:939:939))
        (PORT datab (1032:1032:1032) (1192:1192:1192))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (390:390:390))
        (PORT datab (590:590:590) (681:681:681))
        (PORT datac (777:777:777) (912:912:912))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (347:347:347) (378:378:378))
        (PORT sload (735:735:735) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (544:544:544))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (202:202:202))
        (PORT datab (142:142:142) (196:196:196))
        (PORT datac (135:135:135) (184:184:184))
        (PORT datad (218:218:218) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (306:306:306))
        (PORT datab (367:367:367) (439:439:439))
        (PORT datac (328:328:328) (402:402:402))
        (PORT datad (185:185:185) (221:221:221))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (446:446:446))
        (PORT datad (311:311:311) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (155:155:155) (210:210:210))
        (PORT datac (360:360:360) (419:419:419))
        (PORT datad (924:924:924) (1059:1059:1059))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (659:659:659) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (481:481:481))
        (PORT datab (456:456:456) (549:549:549))
        (PORT datac (654:654:654) (775:775:775))
        (PORT datad (580:580:580) (669:669:669))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (551:551:551))
        (PORT datab (900:900:900) (1042:1042:1042))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (869:869:869))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (506:506:506) (586:586:586))
        (PORT datad (309:309:309) (364:364:364))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (261:261:261))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (480:480:480))
        (PORT datab (543:543:543) (630:630:630))
        (PORT datac (654:654:654) (776:776:776))
        (PORT datad (578:578:578) (666:666:666))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (898:898:898) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (381:381:381))
        (PORT datac (909:909:909) (1063:1063:1063))
        (PORT datad (311:311:311) (374:374:374))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (937:937:937))
        (PORT datab (591:591:591) (681:681:681))
        (PORT datac (290:290:290) (338:338:338))
        (PORT datad (218:218:218) (270:270:270))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (436:436:436) (469:469:469))
        (PORT sload (735:735:735) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (131:131:131) (172:172:172))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (690:690:690) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (601:601:601))
        (PORT datab (309:309:309) (376:376:376))
        (PORT datac (684:684:684) (817:817:817))
        (PORT datad (598:598:598) (691:691:691))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (715:715:715))
        (PORT datab (374:374:374) (453:453:453))
        (PORT datad (291:291:291) (349:349:349))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (281:281:281) (331:331:331))
        (PORT datac (379:379:379) (453:453:453))
        (PORT datad (492:492:492) (564:564:564))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (525:525:525) (598:598:598))
        (PORT ena (908:908:908) (1005:1005:1005))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (566:566:566))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (508:508:508) (603:603:603))
        (PORT datad (484:484:484) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (905:905:905) (1059:1059:1059))
        (PORT datad (348:348:348) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (481:481:481))
        (PORT datab (507:507:507) (589:589:589))
        (PORT datac (400:400:400) (454:454:454))
        (PORT datad (355:355:355) (429:429:429))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (905:905:905) (1002:1002:1002))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (554:554:554))
        (PORT datab (158:158:158) (206:206:206))
        (PORT datac (327:327:327) (400:400:400))
        (PORT datad (180:180:180) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (529:529:529) (573:573:573))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (453:453:453) (526:526:526))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (419:419:419))
        (PORT datab (402:402:402) (481:481:481))
        (PORT datac (524:524:524) (618:618:618))
        (PORT datad (315:315:315) (366:366:366))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (303:303:303))
        (PORT datab (354:354:354) (418:418:418))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (465:465:465))
        (PORT datab (413:413:413) (470:470:470))
        (PORT datac (495:495:495) (576:576:576))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (694:694:694))
        (PORT datab (539:539:539) (639:639:639))
        (PORT datac (709:709:709) (834:834:834))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT asdata (1161:1161:1161) (1305:1305:1305))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT asdata (521:521:521) (594:594:594))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (969:969:969))
        (PORT datab (473:473:473) (553:553:553))
        (PORT datad (460:460:460) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (691:691:691) (790:790:790))
        (PORT datac (408:408:408) (465:465:465))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_cmpge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (896:896:896))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (349:349:349) (408:408:408))
        (PORT datad (900:900:900) (1026:1026:1026))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (565:565:565))
        (PORT datac (557:557:557) (639:639:639))
        (PORT datad (327:327:327) (384:384:384))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (398:398:398))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (429:429:429) (495:495:495))
        (PORT datad (328:328:328) (384:384:384))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (442:442:442))
        (PORT datab (1089:1089:1089) (1249:1249:1249))
        (PORT datac (320:320:320) (378:378:378))
        (PORT datad (786:786:786) (910:910:910))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (442:442:442))
        (PORT datab (342:342:342) (396:396:396))
        (PORT datac (337:337:337) (393:393:393))
        (PORT datad (329:329:329) (384:384:384))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (258:258:258))
        (PORT datab (132:132:132) (167:167:167))
        (PORT datac (349:349:349) (408:408:408))
        (PORT datad (292:292:292) (332:332:332))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (637:637:637))
        (PORT datab (721:721:721) (854:854:854))
        (PORT datac (546:546:546) (659:659:659))
        (PORT datad (713:713:713) (841:841:841))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (349:349:349))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (427:427:427) (475:475:475))
        (PORT datad (325:325:325) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (276:276:276) (319:319:319))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (411:411:411))
        (PORT datab (131:131:131) (165:165:165))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (337:337:337) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1191:1191:1191))
        (PORT datab (920:920:920) (1100:1100:1100))
        (PORT datac (885:885:885) (1061:1061:1061))
        (PORT datad (821:821:821) (949:949:949))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (356:356:356) (417:417:417))
        (PORT datac (168:168:168) (204:204:204))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (558:558:558))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (435:435:435) (505:505:505))
        (PORT datad (273:273:273) (313:313:313))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_exception)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[25\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (584:584:584))
        (PORT datad (482:482:482) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1141:1141:1141))
        (PORT datab (578:578:578) (665:665:665))
        (PORT datac (180:180:180) (216:216:216))
        (PORT datad (549:549:549) (641:641:641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1644:1644:1644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (679:679:679))
        (PORT datab (572:572:572) (680:680:680))
        (PORT datac (533:533:533) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src3_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datac (506:506:506) (583:583:583))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (556:556:556))
        (PORT datab (330:330:330) (385:385:385))
        (PORT datac (214:214:214) (266:266:266))
        (PORT datad (286:286:286) (339:339:339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (502:502:502) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (814:814:814))
        (PORT datab (168:168:168) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (168:168:168) (220:220:220))
        (PORT datad (201:201:201) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (143:143:143) (191:191:191))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (217:217:217))
        (PORT datad (294:294:294) (337:337:337))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT asdata (268:268:268) (287:287:287))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (156:156:156) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (922:922:922))
        (PORT datab (346:346:346) (401:401:401))
        (PORT datac (666:666:666) (789:789:789))
        (PORT datad (512:512:512) (600:600:600))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (511:511:511))
        (PORT datab (498:498:498) (577:577:577))
        (PORT datac (181:181:181) (217:217:217))
        (PORT datad (470:470:470) (539:539:539))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (423:423:423))
        (PORT datab (845:845:845) (980:980:980))
        (PORT datad (326:326:326) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (278:278:278))
        (PORT datad (384:384:384) (464:464:464))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (387:387:387))
        (PORT datab (777:777:777) (885:885:885))
        (PORT datac (799:799:799) (935:935:935))
        (PORT datad (465:465:465) (549:549:549))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (216:216:216))
        (PORT datac (292:292:292) (334:334:334))
        (PORT datad (452:452:452) (517:517:517))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (159:159:159) (213:213:213))
        (PORT datad (325:325:325) (386:386:386))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (300:300:300))
        (PORT datab (158:158:158) (214:214:214))
        (PORT datac (291:291:291) (333:333:333))
        (PORT datad (450:450:450) (516:516:516))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (209:209:209))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (409:409:409))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datad (223:223:223) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (656:656:656))
        (PORT datab (593:593:593) (684:684:684))
        (PORT datac (390:390:390) (450:450:450))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datad (106:106:106) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1443:1443:1443))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1434:1434:1434))
        (PORT asdata (730:730:730) (813:813:813))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (PORT sload (821:821:821) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (369:369:369) (415:415:415))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (PORT sload (821:821:821) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (368:368:368) (421:421:421))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (PORT sload (821:821:821) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (PORT sload (821:821:821) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (463:463:463) (522:522:522))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (PORT sload (821:821:821) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (563:563:563))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (479:479:479) (560:560:560))
        (PORT datad (462:462:462) (543:543:543))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (812:812:812))
        (PORT datab (154:154:154) (206:206:206))
        (PORT datac (433:433:433) (495:495:495))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (789:789:789))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (152:152:152) (203:203:203))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (790:790:790))
        (PORT datab (153:153:153) (204:204:204))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (182:182:182) (218:218:218))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (183:183:183) (219:219:219))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (698:698:698))
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1443:1443:1443))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_agent\|cp_valid)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (928:928:928))
        (PORT datab (363:363:363) (451:451:451))
        (PORT datad (851:851:851) (995:995:995))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (335:335:335))
        (PORT datab (673:673:673) (792:792:792))
        (PORT datac (474:474:474) (558:558:558))
        (PORT datad (447:447:447) (519:519:519))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (526:526:526))
        (PORT datab (607:607:607) (692:692:692))
        (PORT datad (103:103:103) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (707:707:707))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (260:260:260))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (602:602:602) (683:683:683))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (763:763:763) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1142:1142:1142))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (665:665:665))
        (PORT datab (395:395:395) (478:478:478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (501:501:501) (558:558:558))
        (PORT clrn (1319:1319:1319) (1340:1340:1340))
        (PORT ena (522:522:522) (567:567:567))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (950:950:950))
        (PORT datab (509:509:509) (600:600:600))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (1045:1045:1045) (1213:1213:1213))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (550:550:550))
        (PORT datab (610:610:610) (698:698:698))
        (PORT datad (323:323:323) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1049:1049:1049))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (510:510:510) (596:596:596))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (PORT ena (614:614:614) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (874:874:874))
        (PORT datab (760:760:760) (868:868:868))
        (PORT datac (350:350:350) (407:407:407))
        (PORT datad (341:341:341) (401:401:401))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (567:567:567))
        (PORT datab (513:513:513) (617:617:617))
        (PORT datac (636:636:636) (751:751:751))
        (PORT datad (372:372:372) (444:444:444))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (416:416:416) (510:510:510))
        (PORT datad (176:176:176) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (402:402:402) (453:453:453))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (731:731:731))
        (PORT datab (644:644:644) (757:757:757))
        (PORT datac (626:626:626) (730:730:730))
        (PORT datad (861:861:861) (1014:1014:1014))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (554:554:554))
        (PORT datab (625:625:625) (732:732:732))
        (PORT datac (186:186:186) (226:226:226))
        (PORT datad (474:474:474) (554:554:554))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (272:272:272))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (738:738:738) (857:857:857))
        (PORT datad (418:418:418) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (269:269:269) (290:290:290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (536:536:536))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1410:1410:1410))
        (PORT asdata (300:300:300) (342:342:342))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (209:209:209))
        (PORT datab (379:379:379) (461:461:461))
        (PORT datac (495:495:495) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (459:459:459))
        (PORT datab (658:658:658) (776:776:776))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (367:367:367) (418:418:418))
        (PORT clrn (1005:1005:1005) (1121:1121:1121))
        (PORT sload (984:984:984) (867:867:867))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (501:501:501))
        (PORT datab (422:422:422) (520:520:520))
        (PORT datac (649:649:649) (773:773:773))
        (PORT datad (355:355:355) (421:421:421))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (384:384:384))
        (PORT datab (343:343:343) (421:421:421))
        (PORT datac (732:732:732) (605:605:605))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (622:622:622) (696:696:696))
        (PORT ena (505:505:505) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (205:205:205))
        (PORT datab (378:378:378) (460:460:460))
        (PORT datac (167:167:167) (199:199:199))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (690:690:690))
        (PORT datab (500:500:500) (603:603:603))
        (PORT datac (798:798:798) (929:929:929))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1005:1005:1005) (1121:1121:1121))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (206:206:206))
        (PORT datab (378:378:378) (461:461:461))
        (PORT datac (497:497:497) (582:582:582))
        (PORT datad (638:638:638) (747:747:747))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (422:422:422))
        (PORT clrn (1005:1005:1005) (1121:1121:1121))
        (PORT sload (984:984:984) (867:867:867))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datac (645:645:645) (767:767:767))
        (PORT datad (402:402:402) (486:486:486))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (518:518:518))
        (PORT datac (645:645:645) (768:768:768))
        (PORT datad (400:400:400) (484:484:484))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (425:425:425))
        (PORT datab (350:350:350) (418:418:418))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (422:422:422) (520:520:520))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (622:622:622) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (442:442:442))
        (PORT datac (596:596:596) (697:697:697))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (424:424:424))
        (PORT datab (348:348:348) (416:416:416))
        (PORT datac (648:648:648) (771:771:771))
        (PORT datad (392:392:392) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (350:350:350))
        (PORT datab (187:187:187) (227:227:227))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (702:702:702) (625:625:625))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (367:367:367) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (633:633:633) (709:709:709))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|adapted_tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|lab9_soc_jtag_uart_0_alt_jtag_atlantic\|adapted_tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (781:781:781) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (424:424:424))
        (PORT datab (349:349:349) (417:417:417))
        (PORT datac (642:642:642) (751:751:751))
        (PORT datad (343:343:343) (413:413:413))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1605:1605:1605) (1367:1367:1367))
        (PORT datad (535:535:535) (658:658:658))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (685:685:685))
        (PORT datac (797:797:797) (927:927:927))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (688:688:688))
        (PORT datac (118:118:118) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (685:685:685))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (689:689:689))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (226:226:226))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (215:215:215))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (220:220:220))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (574:574:574))
        (PORT datac (385:385:385) (472:472:472))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (581:581:581))
        (PORT datab (301:301:301) (354:354:354))
        (PORT datac (957:957:957) (1110:1110:1110))
        (PORT datad (669:669:669) (793:793:793))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (506:506:506) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (232:232:232))
        (PORT datab (220:220:220) (279:279:279))
        (PORT datac (145:145:145) (200:200:200))
        (PORT datad (150:150:150) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (596:596:596))
        (PORT datab (395:395:395) (485:485:485))
        (PORT datac (138:138:138) (187:187:187))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (506:506:506) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (205:205:205))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (506:506:506) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (221:221:221))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (506:506:506) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (506:506:506) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (595:595:595))
        (PORT datab (489:489:489) (577:577:577))
        (PORT datac (138:138:138) (186:186:186))
        (PORT datad (377:377:377) (459:459:459))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (218:218:218))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (143:143:143) (199:199:199))
        (PORT datad (147:147:147) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (225:225:225))
        (PORT datac (145:145:145) (200:200:200))
        (PORT datad (146:146:146) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (572:572:572))
        (PORT datac (387:387:387) (474:474:474))
        (PORT datad (644:644:644) (745:745:745))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (225:225:225))
        (PORT datab (162:162:162) (221:221:221))
        (PORT datac (133:133:133) (181:181:181))
        (PORT datad (146:146:146) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1139:1139:1139))
        (PORT datab (1630:1630:1630) (1385:1385:1385))
        (PORT datac (282:282:282) (325:325:325))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (584:584:584))
        (PORT datab (305:305:305) (358:358:358))
        (PORT datac (962:962:962) (1116:1116:1116))
        (PORT datad (673:673:673) (798:798:798))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (230:230:230))
        (PORT datab (121:121:121) (150:150:150))
        (PORT datac (204:204:204) (256:256:256))
        (PORT datad (148:148:148) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (230:230:230))
        (PORT datac (143:143:143) (199:199:199))
        (PORT datad (147:147:147) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (219:219:219))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (474:474:474) (555:555:555))
        (PORT datad (285:285:285) (331:331:331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datac (276:276:276) (318:318:318))
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (199:199:199) (234:234:234))
        (PORT datac (277:277:277) (319:319:319))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (220:220:220))
        (PORT datab (490:490:490) (578:578:578))
        (PORT datac (138:138:138) (187:187:187))
        (PORT datad (284:284:284) (331:331:331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (226:226:226))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (144:144:144) (199:199:199))
        (PORT datad (146:146:146) (195:195:195))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (277:277:277) (318:318:318))
        (PORT datad (258:258:258) (290:290:290))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (432:432:432))
        (PORT datab (419:419:419) (517:517:517))
        (PORT datac (351:351:351) (421:421:421))
        (PORT datad (402:402:402) (486:486:486))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1476:1476:1476) (1251:1251:1251))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (399:399:399))
        (PORT datab (183:183:183) (222:222:222))
        (PORT datac (388:388:388) (473:473:473))
        (PORT datad (155:155:155) (198:198:198))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (473:473:473))
        (PORT datad (316:316:316) (373:373:373))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (153:153:153) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (479:479:479) (506:506:506))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (232:232:232))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (253:253:253))
        (PORT datac (164:164:164) (223:223:223))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (180:180:180) (244:244:244))
        (PORT datac (148:148:148) (197:197:197))
        (PORT datad (275:275:275) (320:320:320))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (273:273:273))
        (PORT datab (479:479:479) (569:569:569))
        (PORT datac (389:389:389) (476:476:476))
        (PORT datad (472:472:472) (552:552:552))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (222:222:222))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (238:238:238))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (245:245:245))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (217:217:217))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (489:489:489) (520:520:520))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (297:297:297))
        (PORT datac (300:300:300) (357:357:357))
        (PORT datad (204:204:204) (251:251:251))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (300:300:300))
        (PORT datac (226:226:226) (285:285:285))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (247:247:247))
        (PORT datab (176:176:176) (241:241:241))
        (PORT datac (160:160:160) (218:218:218))
        (PORT datad (154:154:154) (203:203:203))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (166:166:166) (222:222:222))
        (PORT datac (165:165:165) (225:225:225))
        (PORT datad (168:168:168) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (546:546:546))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (300:300:300))
        (PORT datab (317:317:317) (381:381:381))
        (PORT datac (224:224:224) (282:282:282))
        (PORT datad (206:206:206) (253:253:253))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (299:299:299))
        (PORT datac (226:226:226) (284:284:284))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (254:254:254))
        (PORT datab (183:183:183) (247:247:247))
        (PORT datac (166:166:166) (225:225:225))
        (PORT datad (159:159:159) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT ena (479:479:479) (506:506:506))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (497:497:497))
        (PORT datab (499:499:499) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datad (420:420:420) (479:479:479))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (248:248:248))
        (PORT datab (177:177:177) (241:241:241))
        (PORT datac (160:160:160) (219:219:219))
        (PORT datad (155:155:155) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT ena (479:479:479) (506:506:506))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (506:506:506))
        (PORT datab (500:500:500) (586:586:586))
        (PORT datad (277:277:277) (311:311:311))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (255:255:255))
        (PORT datab (183:183:183) (248:248:248))
        (PORT datac (166:166:166) (225:225:225))
        (PORT datad (159:159:159) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (510:510:510))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (251:251:251))
        (PORT datab (180:180:180) (244:244:244))
        (PORT datac (148:148:148) (197:197:197))
        (PORT datad (157:157:157) (206:206:206))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (252:252:252))
        (PORT datab (165:165:165) (221:221:221))
        (PORT datac (164:164:164) (223:223:223))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT ena (479:479:479) (506:506:506))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (220:220:220))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datad (440:440:440) (513:513:513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (472:472:472) (561:561:561))
        (PORT datad (673:673:673) (797:797:797))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1141:1141:1141))
        (PORT datac (472:472:472) (561:561:561))
        (PORT datad (674:674:674) (799:799:799))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1791:1791:1791) (1545:1545:1545))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (421:421:421) (519:519:519))
        (PORT datac (647:647:647) (770:770:770))
        (PORT datad (340:340:340) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (464:464:464))
        (PORT datab (341:341:341) (419:419:419))
        (PORT datad (153:153:153) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (373:373:373) (444:444:444))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT asdata (489:489:489) (549:549:549))
        (PORT clrn (622:622:622) (696:696:696))
        (PORT ena (505:505:505) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1194:1194:1194))
        (PORT asdata (513:513:513) (572:572:572))
        (PORT clrn (622:622:622) (696:696:696))
        (PORT ena (505:505:505) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (258:258:258))
        (PORT datab (420:420:420) (518:518:518))
        (PORT datad (343:343:343) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (771:771:771))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (348:348:348) (426:426:426))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (342:342:342) (399:399:399))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1515:1515:1515) (1279:1279:1279))
        (PORT datad (155:155:155) (197:197:197))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (792:792:792))
        (PORT datac (297:297:297) (354:354:354))
        (PORT datad (402:402:402) (486:486:486))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (413:413:413))
        (PORT datab (367:367:367) (438:438:438))
        (PORT datac (94:94:94) (116:116:116))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (822:822:822) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (603:603:603))
        (PORT datab (207:207:207) (268:268:268))
        (PORT datac (684:684:684) (817:817:817))
        (PORT datad (594:594:594) (687:687:687))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (909:909:909) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1117:1117:1117))
        (PORT datab (313:313:313) (384:384:384))
        (PORT datad (344:344:344) (417:417:417))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (483:483:483))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (561:561:561) (634:634:634))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (533:533:533) (602:602:602))
        (PORT ena (908:908:908) (1005:1005:1005))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (539:539:539))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1333:1333:1333) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (205:205:205))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (IOPATH datab combout (160:160:160) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (145:145:145) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller_001\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (264:264:264))
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller_001\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|rst_controller_001\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3044:3044:3044) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1130:1130:1130))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (497:497:497) (583:583:583))
        (PORT datac (458:458:458) (533:533:533))
        (PORT datad (608:608:608) (710:710:710))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (1027:1027:1027))
        (PORT datac (514:514:514) (568:568:568))
        (PORT datad (297:297:297) (337:337:337))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT asdata (801:801:801) (917:917:917))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT asdata (534:534:534) (608:608:608))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1153:1153:1153))
        (PORT datab (585:585:585) (671:671:671))
        (PORT datad (363:363:363) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (183:183:183))
        (PORT datab (614:614:614) (714:714:714))
        (PORT datac (468:468:468) (559:559:559))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1042:1042:1042))
        (PORT datab (1050:1050:1050) (1204:1204:1204))
        (PORT datac (359:359:359) (426:426:426))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (876:876:876) (1042:1042:1042))
        (PORT datac (692:692:692) (830:830:830))
        (PORT datad (372:372:372) (452:452:452))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (874:874:874))
        (PORT datab (668:668:668) (781:781:781))
        (PORT datac (645:645:645) (752:752:752))
        (PORT datad (470:470:470) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (706:706:706))
        (PORT datab (523:523:523) (621:621:621))
        (PORT datad (441:441:441) (501:501:501))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg_nxt\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (601:601:601))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (565:565:565) (657:657:657))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1348:1348:1348))
        (PORT datab (876:876:876) (1003:1003:1003))
        (PORT datac (480:480:480) (550:550:550))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (868:868:868))
        (PORT datac (643:643:643) (751:751:751))
        (PORT datad (643:643:643) (749:749:749))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (858:858:858))
        (PORT datab (880:880:880) (1047:1047:1047))
        (PORT datac (190:190:190) (228:228:228))
        (PORT datad (369:369:369) (448:448:448))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (635:635:635) (752:752:752))
        (PORT datad (525:525:525) (617:617:617))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (771:771:771))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (207:207:207) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (967:967:967) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_wrctl_bstatus\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (862:862:862))
        (PORT datab (883:883:883) (1051:1051:1051))
        (PORT datac (188:188:188) (226:226:226))
        (PORT datad (367:367:367) (446:446:446))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (643:643:643))
        (PORT datab (214:214:214) (274:274:274))
        (PORT datac (128:128:128) (174:174:174))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (PORT datab (210:210:210) (270:270:270))
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (967:967:967) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal132\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (856:856:856))
        (PORT datac (192:192:192) (230:230:230))
        (PORT datad (866:866:866) (1021:1021:1021))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (641:641:641))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (207:207:207) (262:262:262))
        (PORT datad (372:372:372) (452:452:452))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (232:232:232))
        (PORT datab (467:467:467) (543:543:543))
        (PORT datac (128:128:128) (175:175:175))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (600:600:600) (678:678:678))
        (PORT datac (204:204:204) (252:252:252))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (967:967:967) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (656:656:656))
        (PORT datab (916:916:916) (1060:1060:1060))
        (PORT datac (106:106:106) (134:134:134))
        (PORT datad (835:835:835) (972:972:972))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1139:1139:1139))
        (PORT ena (612:612:612) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT asdata (527:527:527) (594:594:594))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (966:966:966))
        (PORT datab (315:315:315) (368:368:368))
        (PORT datad (462:462:462) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (568:568:568))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (674:674:674) (767:767:767))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1147:1147:1147))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (629:629:629))
        (PORT datab (743:743:743) (880:880:880))
        (PORT datac (537:537:537) (642:642:642))
        (PORT datad (709:709:709) (836:836:836))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT sclr (881:881:881) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (658:658:658) (766:766:766))
        (PORT datad (141:141:141) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (405:405:405))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (158:158:158) (191:191:191))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (461:461:461))
        (PORT datab (392:392:392) (475:475:475))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_agent\|cp_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (741:741:741))
        (PORT datab (423:423:423) (520:520:520))
        (PORT datac (204:204:204) (242:242:242))
        (PORT datad (499:499:499) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (248:248:248))
        (PORT datab (509:509:509) (607:607:607))
        (PORT datac (603:603:603) (685:685:685))
        (PORT datad (460:460:460) (524:524:524))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (154:154:154))
        (PORT datab (220:220:220) (277:277:277))
        (PORT datac (208:208:208) (258:258:258))
        (PORT datad (594:594:594) (669:669:669))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (454:454:454))
        (PORT datab (187:187:187) (223:223:223))
        (PORT datac (763:763:763) (864:864:864))
        (PORT datad (455:455:455) (528:528:528))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent\|rf_source_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (399:399:399))
        (PORT datad (312:312:312) (362:362:362))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (240:240:240))
        (PORT datab (220:220:220) (283:283:283))
        (PORT datad (102:102:102) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (936:936:936) (1096:1096:1096))
        (PORT datac (593:593:593) (699:699:699))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (309:309:309))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (306:306:306) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (756:756:756))
        (PORT datab (935:935:935) (1094:1094:1094))
        (PORT datac (217:217:217) (281:281:281))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (154:154:154) (209:209:209))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (301:301:301))
        (PORT datab (339:339:339) (408:408:408))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (192:192:192))
        (PORT datad (141:141:141) (182:182:182))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (194:194:194))
        (PORT datac (159:159:159) (216:216:216))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (156:156:156))
        (PORT datab (115:115:115) (148:148:148))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (204:204:204) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (242:242:242))
        (PORT datad (310:310:310) (361:361:361))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (1129:1129:1129) (1135:1135:1135))
        (PORT ena (427:427:427) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_003\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (586:586:586))
        (PORT datab (686:686:686) (812:812:812))
        (PORT datad (483:483:483) (567:567:567))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (343:343:343))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (481:481:481) (540:540:540))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (798:798:798))
        (PORT datab (472:472:472) (549:549:549))
        (PORT datad (461:461:461) (533:533:533))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (378:378:378))
        (PORT datab (497:497:497) (587:587:587))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (PORT ena (617:617:617) (668:668:668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (977:977:977))
        (PORT datac (883:883:883) (1058:1058:1058))
        (PORT datad (814:814:814) (938:938:938))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (362:362:362))
        (PORT datab (1160:1160:1160) (1366:1366:1366))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (437:437:437))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datad (314:314:314) (367:367:367))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (711:711:711))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT sclr (694:694:694) (802:802:802))
        (PORT sload (811:811:811) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (640:640:640))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (128:128:128) (174:174:174))
        (PORT datad (541:541:541) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (201:201:201) (241:241:241))
        (PORT datac (505:505:505) (584:584:584))
        (PORT datad (441:441:441) (503:503:503))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (418:418:418))
        (PORT datab (335:335:335) (398:398:398))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_reset\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (245:245:245))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (209:209:209) (263:263:263))
        (PORT datad (206:206:206) (244:244:244))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_reset\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1263:1263:1263))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|otg_hpi_reset\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_reset\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (973:973:973) (1137:1137:1137))
        (PORT datad (1488:1488:1488) (1719:1719:1719))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_reset_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_cs\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (274:274:274) (317:317:317))
        (PORT datad (119:119:119) (142:142:142))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_cs\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1433:1433:1433))
        (PORT datad (940:940:940) (1047:1047:1047))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|otg_hpi_cs\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_cs\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (1336:1336:1336) (1518:1518:1518))
        (PORT datad (1318:1318:1318) (1496:1496:1496))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_cs_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_w\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (353:353:353))
        (PORT datab (366:366:366) (431:431:431))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_w\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1434:1434:1434))
        (PORT datad (910:910:910) (1011:1011:1011))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|otg_hpi_w\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_w\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (1335:1335:1335) (1516:1516:1516))
        (PORT datad (1317:1317:1317) (1495:1495:1495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_w_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (205:205:205))
        (PORT datab (938:938:938) (1108:1108:1108))
        (PORT datac (896:896:896) (1047:1047:1047))
        (PORT datad (142:142:142) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|otg_hpi_address\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (1086:1086:1086) (1225:1225:1225))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_address\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (812:812:812) (954:954:954))
        (PORT datac (187:187:187) (239:239:239))
        (PORT datad (696:696:696) (822:822:822))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_address_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_r\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (246:246:246))
        (PORT datab (144:144:144) (197:197:197))
        (PORT datac (469:469:469) (548:548:548))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_r\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1263:1263:1263))
        (PORT datad (333:333:333) (390:390:390))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|otg_hpi_r\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|otg_hpi_r\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (1024:1024:1024) (1204:1204:1204))
        (PORT datac (1032:1032:1032) (1214:1214:1214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|otg_hpi_r_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (628:628:628))
        (PORT datab (792:792:792) (930:930:930))
        (PORT datac (520:520:520) (618:618:618))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|keycode\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT asdata (1423:1423:1423) (1586:1586:1586))
        (PORT clrn (1152:1152:1152) (1133:1133:1133))
        (PORT ena (1242:1242:1242) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|keycode\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1025:1025:1025) (1204:1204:1204))
        (PORT datac (1032:1032:1032) (1215:1215:1215))
        (PORT datad (791:791:791) (937:937:937))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|keycode_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (476:476:476))
        (PORT datab (500:500:500) (576:576:576))
        (PORT datad (365:365:365) (443:443:443))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (813:813:813))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (404:404:404) (494:494:494))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (382:382:382))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|in_data_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1350:1350:1350) (1322:1322:1322))
        (PORT ena (741:741:741) (800:800:800))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_002\|clock_xer\|out_data_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (464:464:464))
        (PORT datab (243:243:243) (305:305:305))
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (494:494:494))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (321:321:321) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (587:587:587))
        (PORT datab (793:793:793) (928:928:928))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (429:429:429))
        (PORT datab (404:404:404) (500:500:500))
        (PORT datac (347:347:347) (420:420:420))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1154:1154:1154))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (857:857:857))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (866:866:866) (1021:1021:1021))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (289:289:289))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (188:188:188) (226:226:226))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (475:475:475))
        (PORT datab (404:404:404) (494:494:494))
        (PORT datac (333:333:333) (398:398:398))
        (PORT datad (781:781:781) (898:898:898))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (581:581:581))
        (PORT datad (364:364:364) (445:445:445))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (843:843:843))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (676:676:676) (796:796:796))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (765:765:765))
        (PORT datab (377:377:377) (465:465:465))
        (PORT datac (479:479:479) (563:563:563))
        (PORT datad (1060:1060:1060) (1210:1210:1210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1111:1111:1111) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (675:675:675) (798:798:798))
        (PORT datad (475:475:475) (562:562:562))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (358:358:358))
        (PORT datab (417:417:417) (511:511:511))
        (PORT datad (318:318:318) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (393:393:393) (445:445:445))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (PORT sclr (685:685:685) (795:795:795))
        (PORT sload (442:442:442) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (716:716:716))
        (PORT datab (857:857:857) (1010:1010:1010))
        (PORT datac (548:548:548) (628:628:628))
        (PORT datad (846:846:846) (971:971:971))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (644:644:644))
        (PORT datac (584:584:584) (662:662:662))
        (PORT datad (626:626:626) (707:707:707))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1220:1220:1220))
        (PORT asdata (990:990:990) (1112:1112:1112))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|in_data_buffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1139:1139:1139))
        (PORT ena (486:486:486) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_003\|clock_xer\|out_data_buffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1443:1443:1443))
        (PORT asdata (464:464:464) (518:518:518))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (874:874:874))
        (PORT datab (473:473:473) (562:562:562))
        (PORT datac (797:797:797) (918:918:918))
        (PORT datad (354:354:354) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (450:450:450))
        (PORT datab (575:575:575) (669:669:669))
        (PORT datac (444:444:444) (512:512:512))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1148:1148:1148))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (813:813:813))
        (PORT datac (782:782:782) (895:895:895))
        (PORT datad (492:492:492) (560:560:560))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (346:346:346))
        (PORT datab (630:630:630) (734:734:734))
        (PORT datac (532:532:532) (636:636:636))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (886:886:886))
        (PORT datab (458:458:458) (521:521:521))
        (PORT datac (175:175:175) (212:212:212))
        (PORT datad (434:434:434) (487:487:487))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (588:588:588))
        (PORT datab (1149:1149:1149) (1324:1324:1324))
        (PORT datad (1104:1104:1104) (1278:1278:1278))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (809:809:809) (899:899:899))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram_pll\|w_reset\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1093:1093:1093) (1274:1274:1274))
        (PORT datad (318:318:318) (370:370:370))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_pll\|prev_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|sdram_pll\|prev_reset\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (828:828:828) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|sdram_pll\|sd1\|wire_pll7_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1193:1193:1193) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[0\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT asdata (604:604:604) (668:668:668))
        (PORT clrn (1152:1152:1152) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (650:650:650) (735:735:735))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1348:1348:1348) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (506:506:506))
        (PORT datad (467:467:467) (550:550:550))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (434:434:434) (503:503:503))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (795:795:795) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datac (377:377:377) (466:466:466))
        (PORT datad (465:465:465) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (933:933:933) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector150\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (666:666:666))
        (PORT datab (539:539:539) (655:655:655))
        (PORT datad (357:357:357) (429:429:429))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|m_data\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (489:489:489))
        (PORT datac (401:401:401) (480:480:480))
        (PORT datad (678:678:678) (800:800:800))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector150\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (410:410:410))
        (PORT datac (456:456:456) (514:514:514))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1137:1137:1137))
        (PORT d (849:849:849) (937:937:937))
        (PORT clrn (1261:1261:1261) (1241:1241:1241))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1164:1164:1164))
        (PORT d (1209:1209:1209) (1075:1075:1075))
        (PORT aload (1268:1268:1268) (1250:1250:1250))
        (PORT sload (1296:1296:1296) (1174:1174:1174))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[1\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (986:986:986) (1121:1121:1121))
        (PORT clrn (1139:1139:1139) (1146:1146:1146))
        (PORT ena (448:448:448) (479:479:479))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1436:1436:1436))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (337:337:337) (414:414:414))
        (PORT datad (347:347:347) (416:416:416))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (520:520:520))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1434:1434:1434))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (726:726:726) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datac (411:411:411) (479:479:479))
        (PORT datad (531:531:531) (642:642:642))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector149\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (635:635:635))
        (PORT datab (632:632:632) (759:759:759))
        (PORT datac (285:285:285) (339:339:339))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector149\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (409:409:409))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1165:1165:1165))
        (PORT d (606:606:606) (652:652:652))
        (PORT clrn (1268:1268:1268) (1247:1247:1247))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1192:1192:1192))
        (PORT d (963:963:963) (867:867:867))
        (PORT aload (1275:1275:1275) (1256:1256:1256))
        (PORT sload (1130:1130:1130) (1024:1024:1024))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[2\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (543:543:543) (644:644:644))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (691:691:691) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (514:514:514))
        (PORT datad (289:289:289) (345:345:345))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (501:501:501) (559:559:559))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1434:1434:1434))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (726:726:726) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (756:756:756) (890:890:890))
        (PORT datad (531:531:531) (641:641:641))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector148\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (653:653:653) (784:784:784))
        (PORT datac (821:821:821) (981:981:981))
        (PORT datad (280:280:280) (332:332:332))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector148\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (411:411:411))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1173:1173:1173))
        (PORT d (595:595:595) (636:636:636))
        (PORT clrn (1285:1285:1285) (1265:1265:1265))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1200:1200:1200))
        (PORT d (783:783:783) (714:714:714))
        (PORT aload (1292:1292:1292) (1274:1274:1274))
        (PORT sload (1172:1172:1172) (1048:1048:1048))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[3\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (632:632:632) (707:707:707))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1348:1348:1348) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (420:420:420))
        (PORT datad (471:471:471) (562:562:562))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1434:1434:1434))
        (PORT asdata (568:568:568) (622:622:622))
        (PORT ena (726:726:726) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (414:414:414) (484:484:484))
        (PORT datad (533:533:533) (644:644:644))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector147\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (994:994:994))
        (PORT datab (644:644:644) (774:774:774))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (299:299:299) (359:359:359))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector147\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (411:411:411))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1160:1160:1160))
        (PORT d (627:627:627) (677:677:677))
        (PORT clrn (1271:1271:1271) (1250:1250:1250))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1187:1187:1187))
        (PORT d (1187:1187:1187) (1074:1074:1074))
        (PORT aload (1278:1278:1278) (1259:1259:1259))
        (PORT sload (1136:1136:1136) (1028:1028:1028))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (776:776:776))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (349:349:349))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1348:1348:1348) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (509:509:509))
        (PORT datad (340:340:340) (413:413:413))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (382:382:382) (434:434:434))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1434:1434:1434))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (726:726:726) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (495:495:495))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (529:529:529) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[4\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector146\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (631:631:631) (757:757:757))
        (PORT datac (349:349:349) (426:426:426))
        (PORT datad (518:518:518) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector146\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (568:568:568))
        (PORT datac (325:325:325) (373:373:373))
        (PORT datad (419:419:419) (475:475:475))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1173:1173:1173))
        (PORT d (457:457:457) (481:481:481))
        (PORT clrn (1285:1285:1285) (1265:1265:1265))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1200:1200:1200))
        (PORT d (783:783:783) (714:714:714))
        (PORT aload (1292:1292:1292) (1274:1274:1274))
        (PORT sload (1172:1172:1172) (1048:1048:1048))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[5\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (835:835:835) (977:977:977))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1329:1329:1329) (1351:1351:1351))
        (PORT ena (641:641:641) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (510:510:510))
        (PORT datad (348:348:348) (419:419:419))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (383:383:383) (438:438:438))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1434:1434:1434))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (726:726:726) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (554:554:554) (673:673:673))
        (PORT datad (419:419:419) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector145\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (635:635:635) (763:763:763))
        (PORT datac (284:284:284) (339:339:339))
        (PORT datad (537:537:537) (631:631:631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector145\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (470:470:470) (548:548:548))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1170:1170:1170))
        (PORT d (446:446:446) (469:469:469))
        (PORT clrn (1283:1283:1283) (1262:1262:1262))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1197:1197:1197))
        (PORT d (794:794:794) (717:717:717))
        (PORT aload (1290:1290:1290) (1271:1271:1271))
        (PORT sload (984:984:984) (886:886:886))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[6\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (416:416:416))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1322:1322:1322) (1344:1344:1344))
        (PORT ena (704:704:704) (775:775:775))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (439:439:439))
        (PORT datad (315:315:315) (379:379:379))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (512:512:512))
        (PORT datab (466:466:466) (560:560:560))
        (PORT datad (296:296:296) (354:354:354))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (688:688:688) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector144\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (668:668:668))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (524:524:524) (636:636:636))
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector144\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (443:443:443))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1170:1170:1170))
        (PORT d (542:542:542) (573:573:573))
        (PORT clrn (1283:1283:1283) (1262:1262:1262))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1197:1197:1197))
        (PORT d (794:794:794) (717:717:717))
        (PORT aload (1290:1290:1290) (1271:1271:1271))
        (PORT sload (984:984:984) (886:886:886))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (658:658:658) (749:749:749))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (307:307:307) (371:371:371))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (478:478:478))
        (PORT datac (356:356:356) (438:438:438))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT ena (507:507:507) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (660:660:660))
        (PORT datac (295:295:295) (353:353:353))
        (PORT datad (292:292:292) (347:347:347))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[7\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector143\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (699:699:699) (827:827:827))
        (PORT datac (297:297:297) (351:351:351))
        (PORT datad (657:657:657) (779:779:779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector143\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (412:412:412))
        (PORT datac (266:266:266) (307:307:307))
        (PORT datad (273:273:273) (311:311:311))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1181:1181:1181))
        (PORT d (790:790:790) (865:865:865))
        (PORT clrn (1294:1294:1294) (1273:1273:1273))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1208:1208:1208))
        (PORT d (1025:1025:1025) (905:905:905))
        (PORT aload (1301:1301:1301) (1282:1282:1282))
        (PORT sload (1423:1423:1423) (1263:1263:1263))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (521:521:521) (618:618:618))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (691:691:691) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (429:429:429))
        (PORT datad (440:440:440) (518:518:518))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[8\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (493:493:493))
        (PORT datac (406:406:406) (479:479:479))
        (PORT datad (312:312:312) (375:375:375))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[8\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector142\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (640:640:640))
        (PORT datab (409:409:409) (493:493:493))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector142\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (213:213:213) (254:254:254))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1154:1154:1154))
        (PORT d (714:714:714) (763:763:763))
        (PORT clrn (1267:1267:1267) (1246:1246:1246))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1181:1181:1181))
        (PORT d (1195:1195:1195) (1075:1075:1075))
        (PORT aload (1274:1274:1274) (1255:1255:1255))
        (PORT sload (1142:1142:1142) (1033:1033:1033))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[9\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (789:789:789) (925:925:925))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (PORT ena (675:675:675) (741:741:741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1374:1374:1374) (1334:1334:1334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (436:436:436))
        (PORT datad (462:462:462) (547:547:547))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT ena (507:507:507) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (382:382:382))
        (PORT datab (545:545:545) (663:663:663))
        (PORT datad (408:408:408) (479:479:479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector141\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (999:999:999))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (630:630:630) (756:756:756))
        (PORT datad (314:314:314) (377:377:377))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector141\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (292:292:292) (340:340:340))
        (PORT datad (335:335:335) (388:388:388))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1154:1154:1154))
        (PORT d (615:615:615) (658:658:658))
        (PORT clrn (1267:1267:1267) (1246:1246:1246))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1181:1181:1181))
        (PORT d (1195:1195:1195) (1075:1075:1075))
        (PORT aload (1274:1274:1274) (1255:1255:1255))
        (PORT sload (1142:1142:1142) (1033:1033:1033))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[10\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (656:656:656) (742:742:742))
        (PORT clrn (1318:1318:1318) (1340:1340:1340))
        (PORT ena (698:698:698) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (293:293:293) (333:333:333))
        (PORT clrn (1142:1142:1142) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (351:351:351) (432:432:432))
        (PORT datad (749:749:749) (867:867:867))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[10\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (663:663:663))
        (PORT datac (291:291:291) (349:349:349))
        (PORT datad (289:289:289) (345:345:345))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector140\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (1002:1002:1002))
        (PORT datab (649:649:649) (781:781:781))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (296:296:296) (354:354:354))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector140\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (265:265:265) (303:303:303))
        (PORT datad (330:330:330) (382:382:382))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1167:1167:1167))
        (PORT d (456:456:456) (472:472:472))
        (PORT clrn (1279:1279:1279) (1259:1259:1259))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1194:1194:1194))
        (PORT d (946:946:946) (859:859:859))
        (PORT aload (1286:1286:1286) (1268:1268:1268))
        (PORT sload (935:935:935) (852:852:852))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT asdata (774:774:774) (868:868:868))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (347:347:347))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (458:458:458))
        (PORT datac (346:346:346) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT asdata (352:352:352) (385:385:385))
        (PORT ena (599:599:599) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (553:553:553))
        (PORT datac (367:367:367) (448:448:448))
        (PORT datad (462:462:462) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[11\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1114:1114:1114) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector139\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (414:414:414) (502:502:502))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (782:782:782) (921:921:921))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector139\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (475:475:475) (542:542:542))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1125:1125:1125))
        (PORT d (630:630:630) (673:673:673))
        (PORT clrn (1235:1235:1235) (1216:1216:1216))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1152:1152:1152))
        (PORT d (1331:1331:1331) (1190:1190:1190))
        (PORT aload (1242:1242:1242) (1225:1225:1225))
        (PORT sload (1120:1120:1120) (1016:1016:1016))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (534:534:534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1318:1318:1318) (1340:1340:1340))
        (PORT ena (698:698:698) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (429:429:429))
        (PORT datad (629:629:629) (730:730:730))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT ena (507:507:507) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[12\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (561:561:561))
        (PORT datac (371:371:371) (454:454:454))
        (PORT datad (455:455:455) (535:535:535))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1114:1114:1114) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[12\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector138\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (947:947:947))
        (PORT datab (411:411:411) (499:499:499))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector138\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (341:341:341))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (474:474:474) (541:541:541))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1167:1167:1167))
        (PORT d (731:731:731) (794:794:794))
        (PORT clrn (1279:1279:1279) (1259:1259:1259))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1194:1194:1194))
        (PORT d (946:946:946) (859:859:859))
        (PORT aload (1286:1286:1286) (1268:1268:1268))
        (PORT sload (935:935:935) (852:852:852))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[13\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (712:712:712) (811:811:811))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (435:435:435))
        (PORT datad (396:396:396) (484:484:484))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (382:382:382) (435:435:435))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (661:661:661))
        (PORT datac (828:828:828) (963:963:963))
        (PORT datad (188:188:188) (231:231:231))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector137\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (374:374:374))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (380:380:380) (455:455:455))
        (PORT datad (657:657:657) (779:779:779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector137\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (285:285:285))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1149:1149:1149))
        (PORT d (706:706:706) (765:765:765))
        (PORT clrn (1253:1253:1253) (1233:1233:1233))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1176:1176:1176))
        (PORT d (1177:1177:1177) (1053:1053:1053))
        (PORT aload (1260:1260:1260) (1242:1242:1242))
        (PORT sload (1307:1307:1307) (1181:1181:1181))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (791:791:791) (895:895:895))
        (PORT clrn (1329:1329:1329) (1351:1351:1351))
        (PORT ena (641:641:641) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (431:431:431))
        (PORT datad (347:347:347) (422:422:422))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[14\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (560:560:560))
        (PORT datac (370:370:370) (453:453:453))
        (PORT datad (451:451:451) (530:530:530))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1114:1114:1114) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[14\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector136\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (946:946:946))
        (PORT datab (410:410:410) (498:498:498))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector136\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (256:256:256) (291:291:291))
        (PORT datad (472:472:472) (540:540:540))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1137:1137:1137))
        (PORT d (708:708:708) (762:762:762))
        (PORT clrn (1249:1249:1249) (1229:1229:1229))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1164:1164:1164))
        (PORT d (972:972:972) (880:880:880))
        (PORT aload (1256:1256:1256) (1238:1238:1238))
        (PORT sload (1300:1300:1300) (1174:1174:1174))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT asdata (791:791:791) (894:894:894))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (369:369:369))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (565:565:565))
        (PORT datad (457:457:457) (534:534:534))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (622:622:622) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT ena (618:618:618) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[15\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (572:572:572))
        (PORT datac (372:372:372) (455:455:455))
        (PORT datad (350:350:350) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[15\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1114:1114:1114) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector135\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (412:412:412) (500:500:500))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (781:781:781) (919:919:919))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector135\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (502:502:502))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (475:475:475) (542:542:542))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1154:1154:1154))
        (PORT d (707:707:707) (760:760:760))
        (PORT clrn (1267:1267:1267) (1246:1246:1246))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1181:1181:1181))
        (PORT d (1195:1195:1195) (1075:1075:1075))
        (PORT aload (1274:1274:1274) (1255:1255:1255))
        (PORT sload (1142:1142:1142) (1033:1033:1033))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT asdata (727:727:727) (832:832:832))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (PORT ena (805:805:805) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1342:1342:1342) (1313:1313:1313))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (567:567:567))
        (PORT datad (399:399:399) (467:467:467))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (622:622:622) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (618:618:618) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[16\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (408:408:408))
        (PORT datab (551:551:551) (669:669:669))
        (PORT datad (302:302:302) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[16\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector134\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (1004:1004:1004))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datac (634:634:634) (760:760:760))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector134\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (348:348:348) (411:411:411))
        (PORT datad (259:259:259) (296:296:296))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1162:1162:1162))
        (PORT d (886:886:886) (977:977:977))
        (PORT clrn (1285:1285:1285) (1264:1264:1264))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1189:1189:1189))
        (PORT d (1196:1196:1196) (1068:1068:1068))
        (PORT aload (1292:1292:1292) (1273:1273:1273))
        (PORT sload (1867:1867:1867) (1664:1664:1664))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT asdata (811:811:811) (918:918:918))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (387:387:387))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (557:557:557))
        (PORT datac (466:466:466) (564:564:564))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (618:618:618) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (622:622:622) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[17\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (491:491:491))
        (PORT datac (202:202:202) (258:258:258))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[17\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector133\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (639:639:639))
        (PORT datab (409:409:409) (493:493:493))
        (PORT datac (187:187:187) (234:234:234))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector133\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (571:571:571) (654:654:654))
        (PORT datad (219:219:219) (260:260:260))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1151:1151:1151))
        (PORT d (986:986:986) (1078:1078:1078))
        (PORT clrn (1269:1269:1269) (1250:1250:1250))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1178:1178:1178))
        (PORT d (1468:1468:1468) (1288:1288:1288))
        (PORT aload (1276:1276:1276) (1259:1259:1259))
        (PORT sload (1915:1915:1915) (1703:1703:1703))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (620:620:620) (723:723:723))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1329:1329:1329) (1351:1351:1351))
        (PORT ena (641:641:641) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (563:563:563))
        (PORT datad (454:454:454) (535:535:535))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (622:622:622) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT ena (618:618:618) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[18\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (189:189:189) (240:240:240))
        (PORT datad (386:386:386) (468:468:468))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[18\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (637:637:637))
        (PORT datab (409:409:409) (493:493:493))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector132\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (283:283:283))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1167:1167:1167))
        (PORT d (939:939:939) (1039:1039:1039))
        (PORT clrn (1283:1283:1283) (1263:1263:1263))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1194:1194:1194))
        (PORT d (1407:1407:1407) (1251:1251:1251))
        (PORT aload (1290:1290:1290) (1272:1272:1272))
        (PORT sload (1687:1687:1687) (1510:1510:1510))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (661:661:661) (743:743:743))
        (PORT clrn (1318:1318:1318) (1340:1340:1340))
        (PORT ena (698:698:698) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (590:590:590))
        (PORT datac (645:645:645) (757:757:757))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (622:622:622) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (618:618:618) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[19\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (492:492:492))
        (PORT datac (188:188:188) (240:240:240))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[19\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector131\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (641:641:641))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (609:609:609) (705:705:705))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector131\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (215:215:215) (255:255:255))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1159:1159:1159))
        (PORT d (927:927:927) (1013:1013:1013))
        (PORT clrn (1281:1281:1281) (1260:1260:1260))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1186:1186:1186))
        (PORT d (1224:1224:1224) (1097:1097:1097))
        (PORT aload (1288:1288:1288) (1269:1269:1269))
        (PORT sload (1904:1904:1904) (1693:1693:1693))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (731:731:731) (817:817:817))
        (PORT clrn (1318:1318:1318) (1340:1340:1340))
        (PORT ena (698:698:698) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (464:464:464) (562:562:562))
        (PORT datad (608:608:608) (708:708:708))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (622:622:622) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT asdata (270:270:270) (291:291:291))
        (PORT ena (618:618:618) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[20\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (492:492:492))
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (202:202:202) (254:254:254))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[20\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1131:1131:1131))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector130\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (409:409:409) (493:493:493))
        (PORT datac (482:482:482) (576:576:576))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector130\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (321:321:321))
        (PORT datab (237:237:237) (284:284:284))
        (PORT datac (92:92:92) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1159:1159:1159))
        (PORT d (921:921:921) (1011:1011:1011))
        (PORT clrn (1281:1281:1281) (1260:1260:1260))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1186:1186:1186))
        (PORT d (1224:1224:1224) (1097:1097:1097))
        (PORT aload (1288:1288:1288) (1269:1269:1269))
        (PORT sload (1904:1904:1904) (1693:1693:1693))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (915:915:915) (1041:1041:1041))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (PORT ena (675:675:675) (741:741:741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1374:1374:1374) (1334:1334:1334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (566:566:566))
        (PORT datad (413:413:413) (484:484:484))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (618:618:618) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (622:622:622) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[21\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (515:515:515))
        (PORT datab (372:372:372) (454:454:454))
        (PORT datac (442:442:442) (518:518:518))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[21\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (688:688:688) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector129\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (257:257:257))
        (PORT datab (539:539:539) (655:655:655))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (540:540:540) (641:641:641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector129\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (212:212:212))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (353:353:353) (416:416:416))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1128:1128:1128))
        (PORT d (1112:1112:1112) (1244:1244:1244))
        (PORT clrn (1237:1237:1237) (1217:1217:1217))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1155:1155:1155))
        (PORT d (1258:1258:1258) (1106:1106:1106))
        (PORT aload (1244:1244:1244) (1226:1226:1226))
        (PORT sload (2103:2103:2103) (1875:1875:1875))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (646:646:646) (756:756:756))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (348:348:348))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (563:563:563))
        (PORT datad (464:464:464) (548:548:548))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (622:622:622) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT ena (618:618:618) (666:666:666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[22\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (447:447:447))
        (PORT datab (372:372:372) (451:451:451))
        (PORT datac (365:365:365) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1114:1114:1114) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[22\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector128\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (950:950:950))
        (PORT datab (414:414:414) (503:503:503))
        (PORT datac (188:188:188) (235:235:235))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector128\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (473:473:473) (540:540:540))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1162:1162:1162))
        (PORT d (1008:1008:1008) (1065:1065:1065))
        (PORT clrn (1285:1285:1285) (1264:1264:1264))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1189:1189:1189))
        (PORT d (1196:1196:1196) (1068:1068:1068))
        (PORT aload (1292:1292:1292) (1273:1273:1273))
        (PORT sload (1867:1867:1867) (1664:1664:1664))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (692:692:692) (781:781:781))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (401:401:401) (466:466:466))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (640:640:640) (767:767:767))
        (PORT datad (453:453:453) (536:536:536))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (964:964:964))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[23\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (516:516:516))
        (PORT datab (218:218:218) (277:277:277))
        (PORT datad (295:295:295) (352:352:352))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[23\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (688:688:688) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (518:518:518) (629:629:629))
        (PORT datad (538:538:538) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (229:229:229))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (352:352:352) (415:415:415))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1155:1155:1155))
        (PORT d (1015:1015:1015) (1110:1110:1110))
        (PORT clrn (1267:1267:1267) (1246:1246:1246))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1182:1182:1182))
        (PORT d (1229:1229:1229) (1097:1097:1097))
        (PORT aload (1274:1274:1274) (1255:1255:1255))
        (PORT sload (1895:1895:1895) (1689:1689:1689))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[24\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (701:701:701) (796:796:796))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1348:1348:1348) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (768:768:768))
        (PORT datad (556:556:556) (650:650:650))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (964:964:964))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[24\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (513:513:513))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datad (191:191:191) (239:239:239))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (688:688:688) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector126\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (537:537:537) (653:653:653))
        (PORT datac (187:187:187) (234:234:234))
        (PORT datad (539:539:539) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector126\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (443:443:443))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1154:1154:1154))
        (PORT d (637:637:637) (678:678:678))
        (PORT clrn (1267:1267:1267) (1246:1246:1246))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1181:1181:1181))
        (PORT d (1195:1195:1195) (1075:1075:1075))
        (PORT aload (1274:1274:1274) (1255:1255:1255))
        (PORT sload (1142:1142:1142) (1033:1033:1033))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[25\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (872:872:872) (1001:1001:1001))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (295:295:295) (354:354:354))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (635:635:635) (761:761:761))
        (PORT datad (299:299:299) (359:359:359))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (964:964:964))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[25\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (264:264:264))
        (PORT datac (398:398:398) (492:492:492))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (688:688:688) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector125\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (538:538:538) (654:654:654))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (540:540:540) (641:641:641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector125\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (443:443:443))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (159:159:159) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1181:1181:1181))
        (PORT d (870:870:870) (943:943:943))
        (PORT clrn (1286:1286:1286) (1265:1265:1265))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1208:1208:1208))
        (PORT d (1166:1166:1166) (1035:1035:1035))
        (PORT aload (1293:1293:1293) (1274:1274:1274))
        (PORT sload (1414:1414:1414) (1258:1258:1258))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT asdata (546:546:546) (625:625:625))
        (PORT clrn (1318:1318:1318) (1340:1340:1340))
        (PORT ena (698:698:698) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (636:636:636) (764:764:764))
        (PORT datad (565:565:565) (656:656:656))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (964:964:964))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[26\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (402:402:402))
        (PORT datab (542:542:542) (652:652:652))
        (PORT datad (288:288:288) (345:345:345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[26\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector124\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (541:541:541))
        (PORT datab (653:653:653) (785:785:785))
        (PORT datac (822:822:822) (982:982:982))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector124\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (412:412:412))
        (PORT datac (318:318:318) (372:372:372))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1181:1181:1181))
        (PORT d (784:784:784) (854:854:854))
        (PORT clrn (1286:1286:1286) (1265:1265:1265))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1208:1208:1208))
        (PORT d (1166:1166:1166) (1035:1035:1035))
        (PORT aload (1293:1293:1293) (1274:1274:1274))
        (PORT sload (1414:1414:1414) (1258:1258:1258))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[27\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (586:586:586) (677:677:677))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1348:1348:1348) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (637:637:637) (765:765:765))
        (PORT datad (406:406:406) (474:474:474))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (964:964:964))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[27\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (392:392:392))
        (PORT datab (541:541:541) (650:650:650))
        (PORT datad (302:302:302) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector123\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (617:617:617) (737:737:737))
        (PORT datad (535:535:535) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector123\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (567:567:567))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (267:267:267) (306:306:306))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1181:1181:1181))
        (PORT d (786:786:786) (858:858:858))
        (PORT clrn (1286:1286:1286) (1265:1265:1265))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1208:1208:1208))
        (PORT d (1166:1166:1166) (1035:1035:1035))
        (PORT aload (1293:1293:1293) (1274:1274:1274))
        (PORT sload (1414:1414:1414) (1258:1258:1258))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (780:780:780) (880:880:880))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1348:1348:1348) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (573:573:573) (669:669:669))
        (PORT datac (639:639:639) (766:766:766))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (964:964:964))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[28\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (396:396:396))
        (PORT datab (543:543:543) (653:653:653))
        (PORT datad (314:314:314) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[28\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector122\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (660:660:660))
        (PORT datab (637:637:637) (765:765:765))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector122\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (567:567:567))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1181:1181:1181))
        (PORT d (761:761:761) (825:825:825))
        (PORT clrn (1294:1294:1294) (1273:1273:1273))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1208:1208:1208))
        (PORT d (1025:1025:1025) (905:905:905))
        (PORT aload (1301:1301:1301) (1282:1282:1282))
        (PORT sload (1423:1423:1423) (1263:1263:1263))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (711:711:711) (814:814:814))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (295:295:295) (354:354:354))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (636:636:636) (763:763:763))
        (PORT datad (456:456:456) (539:539:539))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (964:964:964))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[29\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (391:391:391))
        (PORT datab (543:543:543) (653:653:653))
        (PORT datad (314:314:314) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[29\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector121\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (659:659:659))
        (PORT datab (635:635:635) (763:763:763))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector121\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (566:566:566))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (160:160:160) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1179:1179:1179))
        (PORT d (620:620:620) (668:668:668))
        (PORT clrn (1293:1293:1293) (1271:1271:1271))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1206:1206:1206))
        (PORT d (1219:1219:1219) (1084:1084:1084))
        (PORT aload (1300:1300:1300) (1280:1280:1280))
        (PORT sload (1217:1217:1217) (1084:1084:1084))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (616:616:616) (726:726:726))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1144:1144:1144))
        (PORT ena (675:675:675) (741:741:741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1374:1374:1374) (1334:1334:1334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (642:642:642) (769:769:769))
        (PORT datad (322:322:322) (386:386:386))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1426:1426:1426))
        (PORT asdata (269:269:269) (290:290:290))
        (PORT ena (758:758:758) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (964:964:964))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (385:385:385))
        (PORT datab (541:541:541) (651:651:651))
        (PORT datad (302:302:302) (363:363:363))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[30\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector120\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datac (620:620:620) (741:741:741))
        (PORT datad (537:537:537) (632:632:632))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector120\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (489:489:489) (567:567:567))
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1181:1181:1181))
        (PORT d (775:775:775) (845:845:845))
        (PORT clrn (1294:1294:1294) (1273:1273:1273))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1208:1208:1208))
        (PORT d (1025:1025:1025) (905:905:905))
        (PORT aload (1301:1301:1301) (1282:1282:1282))
        (PORT sload (1423:1423:1423) (1263:1263:1263))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (695:695:695) (793:793:793))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1348:1348:1348) (1319:1319:1319))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (342:342:342) (420:420:420))
        (PORT datad (451:451:451) (529:529:529))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT asdata (564:564:564) (620:620:620))
        (PORT ena (724:724:724) (789:789:789))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[31\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (550:550:550) (668:668:668))
        (PORT datac (421:421:421) (497:497:497))
        (PORT datad (408:408:408) (479:479:479))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[31\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector119\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (1002:1002:1002))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (633:633:633) (759:759:759))
        (PORT datad (200:200:200) (252:252:252))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector119\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (312:312:312))
        (PORT datab (346:346:346) (408:408:408))
        (PORT datac (159:159:159) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1176:1176:1176))
        (PORT d (612:612:612) (657:657:657))
        (PORT clrn (1287:1287:1287) (1268:1268:1268))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|oe\~_Duplicate_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1203:1203:1203))
        (PORT d (1217:1217:1217) (1076:1076:1076))
        (PORT aload (1294:1294:1294) (1277:1277:1277))
        (PORT sload (1207:1207:1207) (1075:1075:1075))
        (IOPATH (posedge clk) q (311:311:311) (343:343:343))
        (IOPATH (posedge aload) q (254:254:254) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (SETUP sload (posedge clk) (52:52:52))
      (SETUP asdata (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (64:64:64))
      (HOLD sload (posedge clk) (64:64:64))
      (HOLD asdata (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (224:224:224))
        (PORT datab (224:224:224) (289:289:289))
        (PORT datac (148:148:148) (196:196:196))
        (PORT datad (154:154:154) (202:202:202))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (223:223:223))
        (PORT datab (160:160:160) (214:214:214))
        (PORT datac (156:156:156) (211:211:211))
        (PORT datad (219:219:219) (275:275:275))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (282:282:282))
        (PORT datab (220:220:220) (276:276:276))
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (225:225:225))
        (PORT datab (164:164:164) (219:219:219))
        (PORT datad (153:153:153) (202:202:202))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (284:284:284))
        (PORT datab (226:226:226) (290:290:290))
        (PORT datac (149:149:149) (203:203:203))
        (PORT datad (153:153:153) (201:201:201))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datab (161:161:161) (216:216:216))
        (PORT datac (154:154:154) (209:209:209))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (224:224:224))
        (PORT datab (160:160:160) (214:214:214))
        (PORT datac (157:157:157) (212:212:212))
        (PORT datad (219:219:219) (276:276:276))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_1\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (236:236:236))
        (PORT datab (233:233:233) (301:301:301))
        (PORT datac (149:149:149) (198:198:198))
        (PORT datad (222:222:222) (276:276:276))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_1\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (290:290:290))
        (PORT datab (234:234:234) (302:302:302))
        (PORT datac (155:155:155) (213:213:213))
        (PORT datad (222:222:222) (276:276:276))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_1\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (238:238:238))
        (PORT datab (234:234:234) (302:302:302))
        (PORT datac (148:148:148) (197:197:197))
        (PORT datad (222:222:222) (275:275:275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_1\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (287:287:287))
        (PORT datab (237:237:237) (306:306:306))
        (PORT datac (160:160:160) (217:217:217))
        (PORT datad (220:220:220) (274:274:274))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (243:243:243))
        (PORT datab (238:238:238) (306:306:306))
        (PORT datac (146:146:146) (194:194:194))
        (PORT datad (219:219:219) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (242:242:242))
        (PORT datab (239:239:239) (307:307:307))
        (PORT datac (145:145:145) (193:193:193))
        (PORT datad (219:219:219) (272:272:272))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (233:233:233))
        (PORT datab (232:232:232) (299:299:299))
        (PORT datac (150:150:150) (199:199:199))
        (PORT datad (223:223:223) (277:277:277))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|clkdiv\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|clkdiv)
    (DELAY
      (ABSOLUTE
        (PORT clk (514:514:514) (493:493:493))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1166:1166:1166) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|clkdiv\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (331:331:331) (366:366:366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (268:268:268))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (141:141:141))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (262:262:262))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (265:265:265))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (470:470:470))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (361:361:361))
        (PORT datac (306:306:306) (355:355:355))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (292:292:292))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (309:309:309) (359:359:359))
        (PORT datad (288:288:288) (329:329:329))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (395:395:395))
        (PORT datab (316:316:316) (383:383:383))
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (192:192:192) (246:246:246))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1137:1137:1137))
        (PORT ena (595:595:595) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (272:272:272))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (269:269:269))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1137:1137:1137))
        (PORT ena (595:595:595) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (272:272:272))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1137:1137:1137))
        (PORT ena (595:595:595) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1137:1137:1137))
        (PORT ena (595:595:595) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (273:273:273))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1137:1137:1137))
        (PORT ena (595:595:595) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (285:285:285))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (117:117:117) (150:150:150))
        (PORT datad (185:185:185) (214:214:214))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1136:1136:1136))
        (PORT ena (622:622:622) (670:670:670))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (274:274:274))
        (PORT datab (141:141:141) (192:192:192))
        (PORT datac (197:197:197) (249:249:249))
        (PORT datad (212:212:212) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (267:267:267))
        (PORT datab (221:221:221) (281:281:281))
        (PORT datac (214:214:214) (267:267:267))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (373:373:373))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (154:154:154))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1136:1136:1136))
        (PORT ena (622:622:622) (670:670:670))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (260:260:260))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1137:1137:1137))
        (PORT ena (595:595:595) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (278:278:278))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (189:189:189) (224:224:224))
        (PORT datad (102:102:102) (126:126:126))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1136:1136:1136))
        (PORT ena (622:622:622) (670:670:670))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (260:260:260))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (314:314:314) (355:355:355))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1136:1136:1136))
        (PORT ena (622:622:622) (670:670:670))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (224:224:224))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|vs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|BufferWriteControl\.edge_vs\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3087:3087:3087) (3493:3493:3493))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|BufferWriteControl\.edge_vs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (194:194:194))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (250:250:250))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (279:279:279))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (250:250:250))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add6\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (418:418:418))
        (PORT datab (246:246:246) (306:306:306))
        (PORT datac (211:211:211) (264:264:264))
        (PORT datad (203:203:203) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (128:128:128) (175:175:175))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (173:173:173) (206:206:206))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (285:285:285))
        (PORT datab (251:251:251) (313:313:313))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (220:220:220) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datad (302:302:302) (349:349:349))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|hcnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (285:285:285))
        (PORT datab (247:247:247) (309:309:309))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (220:220:220) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (347:347:347) (406:406:406))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (378:378:378) (455:455:455))
        (PORT datac (359:359:359) (427:427:427))
        (PORT datad (369:369:369) (444:444:444))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (347:347:347) (406:406:406))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (460:460:460))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (366:366:366))
        (PORT datad (110:110:110) (131:131:131))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (627:627:627) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datad (345:345:345) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add9\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|vcnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (493:493:493))
        (PORT datab (376:376:376) (454:454:454))
        (PORT datac (331:331:331) (390:390:390))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (451:451:451))
        (PORT datac (176:176:176) (211:211:211))
        (PORT datad (196:196:196) (247:247:247))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (380:380:380) (458:458:458))
        (PORT datac (355:355:355) (424:424:424))
        (PORT datad (371:371:371) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|active_buffer\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (204:204:204))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_clr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (122:122:122) (153:153:153))
        (PORT datac (201:201:201) (246:246:246))
        (PORT datad (163:163:163) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_clr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_clr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|BufferWriteControl\.edge_cb2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT asdata (469:469:469) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3118:3118:3118) (3542:3542:3542))
        (PORT datab (147:147:147) (202:202:202))
        (PORT datad (133:133:133) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (231:231:231) (287:287:287))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_writing\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (207:207:207))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_writing\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3114:3114:3114) (3537:3537:3537))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_writing)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_writing\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3112:3112:3112) (3534:3534:3534))
        (PORT datab (145:145:145) (198:198:198))
        (PORT datac (141:141:141) (190:190:190))
        (PORT datad (136:136:136) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_writing\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (204:204:204))
        (PORT datab (3097:3097:3097) (3509:3509:3509))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (137:137:137) (182:182:182))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_writing)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3120:3120:3120) (3543:3543:3543))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (133:133:133) (180:180:180))
        (PORT datad (132:132:132) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_clr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (303:303:303) (358:358:358))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_clr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (236:236:236))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_clr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|BufferWriteControl\.edge_cb1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|BufferWriteControl\.edge_cb1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|active_buffer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (207:207:207))
        (PORT datab (207:207:207) (245:245:245))
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|active_buffer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3100:3100:3100) (3512:3512:3512))
        (PORT datac (199:199:199) (247:247:247))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer1_wren)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (144:144:144) (194:194:194))
        (PORT datad (3101:3101:3101) (3514:3514:3514))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|buffer2_wren)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|wr_en)
    (DELAY
      (ABSOLUTE
        (PORT datac (488:488:488) (580:580:580))
        (PORT datad (575:575:575) (667:667:667))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|frame_clk_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT asdata (3115:3115:3115) (3507:3507:3507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|frame_clk_edge\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT asdata (304:304:304) (349:349:349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (261:261:261))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (786:786:786) (873:873:873))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (294:294:294))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (785:785:785) (873:873:873))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (295:295:295))
        (PORT datab (151:151:151) (202:202:202))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (295:295:295))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (331:331:331) (404:404:404))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (784:784:784) (870:870:870))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (296:296:296))
        (PORT datab (330:330:330) (404:404:404))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (783:783:783) (869:869:869))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|frame_clk_rising_edge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datac (2941:2941:2941) (3335:3335:3335))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|frame_clk_rising_edge)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (677:677:677) (792:792:792))
        (PORT datac (203:203:203) (251:251:251))
        (PORT datad (470:470:470) (548:548:548))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (788:788:788) (876:876:876))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|doodle_instance\|Doodle_X_Pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (1083:1083:1083) (990:990:990))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (PORT datac (150:150:150) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (409:409:409))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (561:561:561))
        (PORT datab (334:334:334) (396:396:396))
        (PORT datad (336:336:336) (402:402:402))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (332:332:332))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (339:339:339))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (297:297:297))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (278:278:278))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (288:288:288))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (276:276:276))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (289:289:289))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (283:283:283))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (274:274:274))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (399:399:399))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (286:286:286))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (698:698:698))
        (PORT datac (448:448:448) (539:539:539))
        (PORT datad (464:464:464) (534:534:534))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (332:332:332))
        (PORT datab (204:204:204) (245:245:245))
        (PORT datac (500:500:500) (583:583:583))
        (PORT datad (479:479:479) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (259:259:259))
        (PORT datab (200:200:200) (243:243:243))
        (PORT datac (333:333:333) (393:393:393))
        (PORT datad (330:330:330) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (605:605:605))
        (PORT datab (552:552:552) (659:659:659))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (575:575:575) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (425:425:425))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (317:317:317) (372:372:372))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (641:641:641) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (349:349:349))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (480:480:480) (520:520:520))
        (PORT sclr (559:559:559) (644:644:644))
        (PORT sload (645:645:645) (722:722:722))
        (PORT ena (641:641:641) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (563:563:563))
        (PORT datab (344:344:344) (423:423:423))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (340:340:340))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (379:379:379) (417:417:417))
        (PORT sclr (559:559:559) (644:644:644))
        (PORT sload (645:645:645) (722:722:722))
        (PORT ena (641:641:641) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (352:352:352))
        (PORT datab (271:271:271) (336:336:336))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (550:550:550))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (206:206:206) (254:254:254))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (412:412:412))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (499:499:499) (542:542:542))
        (PORT sclr (542:542:542) (614:614:614))
        (PORT sload (641:641:641) (715:715:715))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (226:226:226))
        (PORT datab (370:370:370) (447:447:447))
        (PORT datac (350:350:350) (430:430:430))
        (PORT datad (335:335:335) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (602:602:602))
        (PORT datac (475:475:475) (541:541:541))
        (PORT datad (443:443:443) (508:508:508))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (572:572:572))
        (PORT datab (456:456:456) (530:530:530))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (424:424:424) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (353:353:353) (410:410:410))
        (PORT datad (354:354:354) (411:411:411))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (531:531:531) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (563:563:563))
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (531:531:531) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (572:572:572))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (480:480:480) (547:547:547))
        (PORT datad (519:519:519) (598:598:598))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (531:531:531) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (698:698:698))
        (PORT datac (452:452:452) (544:544:544))
        (PORT datad (461:461:461) (531:531:531))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (564:564:564))
        (PORT datac (458:458:458) (528:528:528))
        (PORT datad (470:470:470) (548:548:548))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (244:244:244))
        (PORT datab (483:483:483) (568:568:568))
        (PORT datac (484:484:484) (565:565:565))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (148:148:148))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (461:461:461))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (245:245:245))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (434:434:434))
        (PORT datab (203:203:203) (248:248:248))
        (PORT datac (731:731:731) (850:850:850))
        (PORT datad (457:457:457) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (574:574:574))
        (PORT datab (522:522:522) (606:606:606))
        (PORT datac (321:321:321) (370:370:370))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (566:566:566))
        (PORT datab (175:175:175) (214:214:214))
        (PORT datac (468:468:468) (538:538:538))
        (PORT datad (517:517:517) (596:596:596))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (531:531:531) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (291:291:291))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (433:433:433))
        (PORT datac (202:202:202) (243:243:243))
        (PORT datad (319:319:319) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (607:607:607))
        (PORT datac (318:318:318) (367:367:367))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (302:302:302))
        (PORT datab (388:388:388) (469:469:469))
        (PORT datac (356:356:356) (426:426:426))
        (PORT datad (224:224:224) (275:275:275))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (439:439:439))
        (PORT datab (225:225:225) (282:282:282))
        (PORT datac (348:348:348) (414:414:414))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (297:297:297))
        (PORT datab (216:216:216) (272:272:272))
        (PORT datac (208:208:208) (260:260:260))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (241:241:241))
        (PORT datab (590:590:590) (698:698:698))
        (PORT datad (357:357:357) (425:425:425))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (246:246:246))
        (PORT datab (474:474:474) (567:567:567))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (458:458:458) (528:528:528))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (153:153:153))
        (PORT datab (334:334:334) (395:395:395))
        (PORT datac (488:488:488) (580:580:580))
        (PORT datad (576:576:576) (668:668:668))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (422:422:422))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (584:584:584))
        (PORT datad (317:317:317) (381:381:381))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (406:406:406))
        (PORT datab (326:326:326) (373:373:373))
        (PORT datac (303:303:303) (344:344:344))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (337:337:337))
        (PORT datab (373:373:373) (451:451:451))
        (PORT datac (146:146:146) (195:195:195))
        (PORT datad (337:337:337) (403:403:403))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_bg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (PORT datab (137:137:137) (173:173:173))
        (PORT datac (147:147:147) (197:197:197))
        (PORT datad (539:539:539) (633:633:633))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_bg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (579:579:579))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (123:123:123) (148:148:148))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_bg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (270:270:270))
        (PORT datab (484:484:484) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (285:285:285))
        (PORT datab (328:328:328) (387:387:387))
        (PORT datad (492:492:492) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (606:606:606))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (527:527:527))
        (PORT datac (495:495:495) (576:576:576))
        (PORT datad (443:443:443) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (243:243:243))
        (PORT datab (550:550:550) (656:656:656))
        (PORT datac (481:481:481) (561:561:561))
        (PORT datad (241:241:241) (293:293:293))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (395:395:395))
        (PORT datab (487:487:487) (573:573:573))
        (PORT datac (324:324:324) (379:379:379))
        (PORT datad (461:461:461) (545:545:545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (544:544:544))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (497:497:497) (579:579:579))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (271:271:271))
        (PORT datab (572:572:572) (671:671:671))
        (PORT datac (447:447:447) (520:520:520))
        (PORT datad (461:461:461) (545:545:545))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (332:332:332))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (190:190:190) (224:224:224))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (555:555:555))
        (PORT sload (779:779:779) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (308:308:308))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (561:561:561))
        (PORT datab (350:350:350) (412:412:412))
        (PORT datac (334:334:334) (393:393:393))
        (PORT datad (298:298:298) (343:343:343))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (678:678:678) (783:783:783))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (330:330:330) (381:381:381))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (641:641:641) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (435:435:435))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (519:519:519))
        (PORT sclr (542:542:542) (614:614:614))
        (PORT sload (641:641:641) (715:715:715))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (406:406:406))
        (PORT datab (336:336:336) (386:386:386))
        (PORT datac (219:219:219) (274:274:274))
        (PORT datad (492:492:492) (571:571:571))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (345:345:345))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datac (659:659:659) (762:762:762))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (641:641:641) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (330:330:330))
        (PORT datac (360:360:360) (440:440:440))
        (PORT datad (336:336:336) (407:407:407))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (353:353:353))
        (PORT datab (336:336:336) (409:409:409))
        (PORT datac (253:253:253) (317:317:317))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (496:496:496) (579:579:579))
        (PORT datad (249:249:249) (310:310:310))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (337:337:337))
        (PORT datab (373:373:373) (451:451:451))
        (PORT datac (146:146:146) (195:195:195))
        (PORT datad (338:338:338) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (526:526:526))
        (PORT datac (492:492:492) (574:574:574))
        (PORT datad (444:444:444) (509:509:509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (331:331:331))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (557:557:557) (648:648:648))
        (PORT datad (202:202:202) (242:242:242))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (381:381:381))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (263:263:263))
        (PORT datad (492:492:492) (571:571:571))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (406:406:406))
        (PORT datab (327:327:327) (374:374:374))
        (PORT datac (319:319:319) (362:362:362))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_x\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (650:650:650) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (485:485:485))
        (PORT datab (319:319:319) (391:391:391))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (306:306:306))
        (PORT datab (343:343:343) (408:408:408))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (232:232:232))
        (PORT datab (330:330:330) (400:400:400))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (366:366:366))
        (PORT datab (244:244:244) (308:308:308))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (352:352:352))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (174:174:174) (214:214:214))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (333:333:333))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (421:421:421))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (351:351:351))
        (PORT datab (342:342:342) (418:418:418))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (389:389:389))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (449:449:449) (541:541:541))
        (PORT datad (462:462:462) (532:532:532))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|frame_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (426:426:426))
        (PORT datab (203:203:203) (248:248:248))
        (PORT datac (571:571:571) (679:679:679))
        (PORT datad (163:163:163) (216:216:216))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|frame_done\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (671:671:671))
        (PORT datab (140:140:140) (175:175:175))
        (PORT datad (178:178:178) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|frame_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_buffer\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (607:607:607))
        (PORT datab (788:788:788) (904:904:904))
        (PORT datad (573:573:573) (665:665:665))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_buffer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (459:459:459))
        (PORT datac (341:341:341) (393:393:393))
        (PORT datad (360:360:360) (422:422:422))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (242:242:242))
        (PORT datab (464:464:464) (536:536:536))
        (PORT datac (571:571:571) (679:679:679))
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (218:218:218))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (456:456:456) (549:549:549))
        (PORT datad (457:457:457) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (423:423:423))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (569:569:569))
        (PORT datab (373:373:373) (436:436:436))
        (PORT datac (287:287:287) (330:330:330))
        (PORT datad (323:323:323) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (474:474:474) (548:548:548))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (531:531:531) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (225:225:225))
        (PORT datad (322:322:322) (371:371:371))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (308:308:308))
        (PORT datab (390:390:390) (471:471:471))
        (PORT datac (351:351:351) (420:420:420))
        (PORT datad (218:218:218) (269:269:269))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (434:434:434))
        (PORT datab (368:368:368) (441:441:441))
        (PORT datac (222:222:222) (283:283:283))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (225:225:225) (282:282:282))
        (PORT datac (209:209:209) (261:261:261))
        (PORT datad (203:203:203) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (444:444:444))
        (PORT datad (333:333:333) (398:398:398))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_bg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (582:582:582))
        (PORT datab (164:164:164) (220:220:220))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_platform\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (539:539:539) (634:634:634))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_platform\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datab (134:134:134) (168:168:168))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (540:540:540) (634:634:634))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_platform)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_platform\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (365:365:365) (447:447:447))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (168:168:168) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_doodle\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (427:427:427))
        (PORT datab (485:485:485) (557:557:557))
        (PORT datac (534:534:534) (633:633:633))
        (PORT datad (163:163:163) (216:216:216))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_doodle\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (428:428:428))
        (PORT datab (550:550:550) (656:656:656))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_doodle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (245:245:245))
        (PORT datab (112:112:112) (145:145:145))
        (PORT datac (453:453:453) (518:518:518))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (474:474:474) (549:549:549))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_y\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (531:531:531) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (303:303:303))
        (PORT datab (242:242:242) (299:299:299))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (449:449:449))
        (PORT datab (389:389:389) (469:469:469))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (434:434:434))
        (PORT datab (241:241:241) (298:298:298))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (476:476:476))
        (PORT datab (226:226:226) (283:283:283))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (436:436:436))
        (PORT datab (367:367:367) (439:439:439))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (304:304:304))
        (PORT datab (227:227:227) (284:284:284))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (436:436:436))
        (PORT datab (228:228:228) (286:286:286))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (306:306:306))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (288:288:288))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[6\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (462:462:462))
        (PORT datab (528:528:528) (622:622:622))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (381:381:381))
        (PORT datab (533:533:533) (635:635:635))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (407:407:407))
        (PORT datab (466:466:466) (552:552:552))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (405:405:405))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (395:395:395))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (406:406:406))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (409:409:409))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (415:415:415))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (408:408:408))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (405:405:405))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (328:328:328) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode484w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (439:439:439))
        (PORT datac (135:135:135) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode424w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (227:227:227))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (140:140:140) (188:188:188))
        (PORT datad (147:147:147) (187:187:187))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (272:272:272))
        (PORT datab (375:375:375) (450:450:450))
        (PORT datac (353:353:353) (421:421:421))
        (PORT datad (362:362:362) (433:433:433))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal9\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (467:467:467))
        (PORT datac (181:181:181) (216:216:216))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[0\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (917:917:917) (1039:1039:1039))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (916:916:916) (1038:1038:1038))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[5\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (915:915:915) (1037:1037:1037))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[6\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (915:915:915) (1036:1036:1036))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[7\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (914:914:914) (1035:1035:1035))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (912:912:912) (1033:1033:1033))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[9\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (911:911:911) (1032:1032:1032))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (911:911:911) (1032:1032:1032))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[11\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (910:910:910) (1031:1031:1031))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[12\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (909:909:909) (1030:1030:1030))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[13\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (909:909:909) (1029:1029:1029))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[14\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (908:908:908) (1028:1028:1028))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[15\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (907:907:907) (1027:1027:1027))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[16\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (920:920:920) (1048:1048:1048))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[17\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (920:920:920) (1047:1047:1047))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[18\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (919:919:919) (1046:1046:1046))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[19\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (918:918:918) (1045:1045:1045))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[20\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (917:917:917) (1044:1044:1044))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[21\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (916:916:916) (1043:1043:1043))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[22\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (915:915:915) (1042:1042:1042))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[23\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (914:914:914) (1041:1041:1041))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[24\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (912:912:912) (1039:1039:1039))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[25\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (912:912:912) (1038:1038:1038))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[26\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (911:911:911) (1037:1037:1037))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[27\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (910:910:910) (1036:1036:1036))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (388:388:388))
        (PORT datab (228:228:228) (284:284:284))
        (PORT datac (199:199:199) (249:249:249))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (393:393:393))
        (PORT datab (228:228:228) (283:283:283))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (310:310:310) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[28\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (909:909:909) (1035:1035:1035))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[29\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (908:908:908) (1034:1034:1034))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[30\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (907:907:907) (1034:1034:1034))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[31\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (907:907:907) (1033:1033:1033))
        (PORT sload (638:638:638) (714:714:714))
        (PORT ena (986:986:986) (1089:1089:1089))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (370:370:370))
        (PORT datab (212:212:212) (269:269:269))
        (PORT datac (211:211:211) (264:264:264))
        (PORT datad (209:209:209) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (292:292:292))
        (PORT datab (325:325:325) (387:387:387))
        (PORT datac (216:216:216) (270:270:270))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (406:406:406))
        (PORT datab (332:332:332) (382:382:382))
        (PORT datac (420:420:420) (472:472:472))
        (PORT datad (339:339:339) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (918:918:918) (1040:1040:1040))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (918:918:918) (1039:1039:1039))
        (PORT sload (780:780:780) (870:870:870))
        (PORT ena (966:966:966) (1062:1062:1062))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (288:288:288))
        (PORT datab (312:312:312) (371:371:371))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (371:371:371))
        (PORT datab (212:212:212) (269:269:269))
        (PORT datac (199:199:199) (249:249:249))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (444:444:444))
        (PORT datab (377:377:377) (444:444:444))
        (PORT datac (359:359:359) (419:419:419))
        (PORT datad (348:348:348) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (387:387:387))
        (PORT datab (212:212:212) (269:269:269))
        (PORT datac (212:212:212) (265:265:265))
        (PORT datad (209:209:209) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (314:314:314) (361:361:361))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|v_scale_cnt\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (406:406:406))
        (PORT datab (332:332:332) (382:382:382))
        (PORT datac (420:420:420) (472:472:472))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (609:609:609) (700:700:700))
        (PORT datad (344:344:344) (397:397:397))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[5\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (271:271:271))
        (PORT datab (211:211:211) (266:266:266))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (287:287:287))
        (PORT datab (312:312:312) (370:370:370))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (272:272:272))
        (PORT datab (328:328:328) (389:389:389))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (288:288:288))
        (PORT datab (325:325:325) (391:391:391))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (329:329:329) (389:389:389))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (272:272:272))
        (PORT datab (214:214:214) (268:268:268))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (138:138:138) (191:191:191))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (221:221:221))
        (PORT datab (238:238:238) (297:297:297))
        (PORT datad (203:203:203) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (163:163:163) (214:214:214))
        (PORT datac (229:229:229) (288:288:288))
        (PORT datad (228:228:228) (285:285:285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (237:237:237))
        (PORT datac (137:137:137) (181:181:181))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (378:378:378))
        (PORT datab (224:224:224) (278:278:278))
        (PORT datac (199:199:199) (243:243:243))
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (267:267:267))
        (PORT datab (312:312:312) (374:374:374))
        (PORT datac (327:327:327) (388:388:388))
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (370:370:370))
        (PORT datab (206:206:206) (259:259:259))
        (PORT datac (208:208:208) (258:258:258))
        (PORT datad (204:204:204) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (283:283:283))
        (PORT datab (212:212:212) (265:265:265))
        (PORT datac (197:197:197) (245:245:245))
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datac (281:281:281) (328:328:328))
        (PORT datad (433:433:433) (496:496:496))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1009:1009:1009) (1135:1135:1135))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1008:1008:1008) (1134:1134:1134))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1007:1007:1007) (1133:1133:1133))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1006:1006:1006) (1132:1132:1132))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1005:1005:1005) (1130:1130:1130))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1004:1004:1004) (1129:1129:1129))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1003:1003:1003) (1128:1128:1128))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1000:1000:1000) (1125:1125:1125))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (999:999:999) (1124:1124:1124))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (998:998:998) (1123:1123:1123))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (997:997:997) (1122:1122:1122))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (996:996:996) (1121:1121:1121))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (995:995:995) (1120:1120:1120))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (994:994:994) (1118:1118:1118))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (993:993:993) (1117:1117:1117))
        (PORT sload (620:620:620) (683:683:683))
        (PORT ena (892:892:892) (960:960:960))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1015:1015:1015) (1143:1143:1143))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1014:1014:1014) (1142:1142:1142))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1012:1012:1012) (1141:1141:1141))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1011:1011:1011) (1139:1139:1139))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1010:1010:1010) (1138:1138:1138))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1009:1009:1009) (1137:1137:1137))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1008:1008:1008) (1136:1136:1136))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1007:1007:1007) (1134:1134:1134))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1004:1004:1004) (1131:1131:1131))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1003:1003:1003) (1130:1130:1130))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1002:1002:1002) (1129:1129:1129))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1001:1001:1001) (1127:1127:1127))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (999:999:999) (1126:1126:1126))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (998:998:998) (1125:1125:1125))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (997:997:997) (1123:1123:1123))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|h_scale_cnt\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (996:996:996) (1122:1122:1122))
        (PORT sload (486:486:486) (543:543:543))
        (PORT ena (976:976:976) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (396:396:396))
        (PORT datab (218:218:218) (277:277:277))
        (PORT datac (214:214:214) (268:268:268))
        (PORT datad (210:210:210) (260:260:260))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (409:409:409))
        (PORT datab (229:229:229) (285:285:285))
        (PORT datac (213:213:213) (266:266:266))
        (PORT datad (321:321:321) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (288:288:288))
        (PORT datab (320:320:320) (383:383:383))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (201:201:201) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (449:449:449))
        (PORT datab (387:387:387) (463:463:463))
        (PORT datac (369:369:369) (437:437:437))
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Equal7\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (326:326:326) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (348:348:348))
        (PORT datab (577:577:577) (660:660:660))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (429:429:429) (492:492:492))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_hcnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (653:653:653) (746:746:746))
        (PORT ena (784:784:784) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (387:387:387))
        (PORT datab (398:398:398) (481:481:481))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (467:467:467))
        (PORT datab (312:312:312) (370:370:370))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (382:382:382) (465:465:465))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (384:384:384) (459:459:459))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (207:207:207))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (209:209:209))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[8\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|window_vcnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (562:562:562) (648:648:648))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (228:228:228) (282:282:282))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (223:223:223))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (268:268:268))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add12\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|Add13\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (315:315:315))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode606w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (252:252:252))
        (PORT datab (135:135:135) (171:171:171))
        (PORT datac (119:119:119) (149:149:149))
        (PORT datad (117:117:117) (141:141:141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (409:409:409))
        (PORT datab (381:381:381) (460:460:460))
        (PORT datac (362:362:362) (428:428:428))
        (PORT datad (360:360:360) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (409:409:409))
        (PORT datab (383:383:383) (462:462:462))
        (PORT datac (360:360:360) (426:426:426))
        (PORT datad (361:361:361) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datab (516:516:516) (612:612:612))
        (PORT datac (121:121:121) (152:152:152))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (158:158:158))
        (PORT datac (120:120:120) (151:151:151))
        (PORT datad (537:537:537) (640:640:640))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (539:539:539) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (505:505:505) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (517:517:517) (584:584:584))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (312:312:312))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (426:426:426) (495:495:495))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_wr_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (3038:3038:3038))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1878:1878:1878))
        (PORT d[1] (2612:2612:2612) (3063:3063:3063))
        (PORT d[2] (1587:1587:1587) (1850:1850:1850))
        (PORT d[3] (1332:1332:1332) (1568:1568:1568))
        (PORT d[4] (1896:1896:1896) (2230:2230:2230))
        (PORT d[5] (1375:1375:1375) (1608:1608:1608))
        (PORT d[6] (2203:2203:2203) (2536:2536:2536))
        (PORT d[7] (1754:1754:1754) (2053:2053:2053))
        (PORT d[8] (1499:1499:1499) (1769:1769:1769))
        (PORT d[9] (1789:1789:1789) (2039:2039:2039))
        (PORT d[10] (1830:1830:1830) (2094:2094:2094))
        (PORT d[11] (1477:1477:1477) (1731:1731:1731))
        (PORT d[12] (1476:1476:1476) (1736:1736:1736))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1763:1763:1763))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT d[0] (1860:1860:1860) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2374:2374:2374))
        (PORT d[1] (2708:2708:2708) (3130:3130:3130))
        (PORT d[2] (1727:1727:1727) (1996:1996:1996))
        (PORT d[3] (1891:1891:1891) (2186:2186:2186))
        (PORT d[4] (1584:1584:1584) (1839:1839:1839))
        (PORT d[5] (1248:1248:1248) (1458:1458:1458))
        (PORT d[6] (2702:2702:2702) (3133:3133:3133))
        (PORT d[7] (1432:1432:1432) (1661:1661:1661))
        (PORT d[8] (2728:2728:2728) (3092:3092:3092))
        (PORT d[9] (954:954:954) (1121:1121:1121))
        (PORT d[10] (1757:1757:1757) (2014:2014:2014))
        (PORT d[11] (1195:1195:1195) (1379:1379:1379))
        (PORT d[12] (1044:1044:1044) (1212:1212:1212))
        (PORT clk (1277:1277:1277) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (PORT d[0] (1556:1556:1556) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode407w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (488:488:488))
        (PORT datab (394:394:394) (469:469:469))
        (PORT datac (357:357:357) (433:433:433))
        (PORT datad (287:287:287) (323:323:323))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode589w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (570:570:570))
        (PORT datab (527:527:527) (616:616:616))
        (PORT datac (485:485:485) (565:565:565))
        (PORT datad (477:477:477) (541:541:541))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1600:1600:1600))
        (PORT clk (1311:1311:1311) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2716:2716:2716))
        (PORT d[1] (2424:2424:2424) (2849:2849:2849))
        (PORT d[2] (1018:1018:1018) (1180:1180:1180))
        (PORT d[3] (1351:1351:1351) (1600:1600:1600))
        (PORT d[4] (1821:1821:1821) (2178:2178:2178))
        (PORT d[5] (1181:1181:1181) (1360:1360:1360))
        (PORT d[6] (2344:2344:2344) (2738:2738:2738))
        (PORT d[7] (2463:2463:2463) (2870:2870:2870))
        (PORT d[8] (1658:1658:1658) (1956:1956:1956))
        (PORT d[9] (1621:1621:1621) (1860:1860:1860))
        (PORT d[10] (1126:1126:1126) (1307:1307:1307))
        (PORT d[11] (1444:1444:1444) (1696:1696:1696))
        (PORT d[12] (879:879:879) (1027:1027:1027))
        (PORT clk (1309:1309:1309) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1322:1322:1322))
        (PORT clk (1309:1309:1309) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (PORT d[0] (1471:1471:1471) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1853:1853:1853))
        (PORT d[1] (2531:2531:2531) (2945:2945:2945))
        (PORT d[2] (1346:1346:1346) (1557:1557:1557))
        (PORT d[3] (2200:2200:2200) (2527:2527:2527))
        (PORT d[4] (1883:1883:1883) (2201:2201:2201))
        (PORT d[5] (1954:1954:1954) (2266:2266:2266))
        (PORT d[6] (503:503:503) (581:581:581))
        (PORT d[7] (1237:1237:1237) (1440:1440:1440))
        (PORT d[8] (703:703:703) (807:807:807))
        (PORT d[9] (1179:1179:1179) (1364:1364:1364))
        (PORT d[10] (1063:1063:1063) (1237:1237:1237))
        (PORT d[11] (1675:1675:1675) (1928:1928:1928))
        (PORT d[12] (829:829:829) (952:952:952))
        (PORT clk (1266:1266:1266) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1291:1291:1291))
        (PORT d[0] (846:846:846) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs990w\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1237:1237:1237))
        (PORT datab (670:670:670) (793:793:793))
        (PORT datac (545:545:545) (659:659:659))
        (PORT datad (506:506:506) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode434w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (490:490:490))
        (PORT datab (394:394:394) (470:470:470))
        (PORT datac (358:358:358) (434:434:434))
        (PORT datad (286:286:286) (323:323:323))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode616w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (572:572:572))
        (PORT datab (524:524:524) (613:613:613))
        (PORT datac (481:481:481) (561:561:561))
        (PORT datad (478:478:478) (541:541:541))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1649:1649:1649))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1669:1669:1669))
        (PORT d[1] (2538:2538:2538) (2931:2931:2931))
        (PORT d[2] (1842:1842:1842) (2092:2092:2092))
        (PORT d[3] (1574:1574:1574) (1844:1844:1844))
        (PORT d[4] (1999:1999:1999) (2291:2291:2291))
        (PORT d[5] (1670:1670:1670) (1947:1947:1947))
        (PORT d[6] (1705:1705:1705) (1961:1961:1961))
        (PORT d[7] (1117:1117:1117) (1320:1320:1320))
        (PORT d[8] (2193:2193:2193) (2576:2576:2576))
        (PORT d[9] (2082:2082:2082) (2424:2424:2424))
        (PORT d[10] (1557:1557:1557) (1810:1810:1810))
        (PORT d[11] (1502:1502:1502) (1773:1773:1773))
        (PORT d[12] (1347:1347:1347) (1566:1566:1566))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2158:2158:2158))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT d[0] (2241:2241:2241) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2542:2542:2542))
        (PORT d[1] (1987:1987:1987) (2268:2268:2268))
        (PORT d[2] (2118:2118:2118) (2383:2383:2383))
        (PORT d[3] (1745:1745:1745) (1956:1956:1956))
        (PORT d[4] (2080:2080:2080) (2362:2362:2362))
        (PORT d[5] (1647:1647:1647) (1937:1937:1937))
        (PORT d[6] (1793:1793:1793) (2065:2065:2065))
        (PORT d[7] (2028:2028:2028) (2320:2320:2320))
        (PORT d[8] (2718:2718:2718) (3069:3069:3069))
        (PORT d[9] (2235:2235:2235) (2568:2568:2568))
        (PORT d[10] (1604:1604:1604) (1866:1866:1866))
        (PORT d[11] (1585:1585:1585) (1829:1829:1829))
        (PORT d[12] (2269:2269:2269) (2587:2587:2587))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT d[0] (1838:1838:1838) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode444w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (487:487:487))
        (PORT datab (393:393:393) (469:469:469))
        (PORT datac (356:356:356) (432:432:432))
        (PORT datad (287:287:287) (324:324:324))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode626w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (256:256:256))
        (PORT datab (138:138:138) (173:173:173))
        (PORT datac (123:123:123) (152:152:152))
        (PORT datad (122:122:122) (147:147:147))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1361:1361:1361))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2413:2413:2413))
        (PORT d[1] (1631:1631:1631) (1900:1900:1900))
        (PORT d[2] (988:988:988) (1145:1145:1145))
        (PORT d[3] (1188:1188:1188) (1421:1421:1421))
        (PORT d[4] (2723:2723:2723) (3221:3221:3221))
        (PORT d[5] (2517:2517:2517) (2945:2945:2945))
        (PORT d[6] (2232:2232:2232) (2596:2596:2596))
        (PORT d[7] (2354:2354:2354) (2745:2745:2745))
        (PORT d[8] (1952:1952:1952) (2267:2267:2267))
        (PORT d[9] (1193:1193:1193) (1376:1376:1376))
        (PORT d[10] (2468:2468:2468) (2870:2870:2870))
        (PORT d[11] (1391:1391:1391) (1606:1606:1606))
        (PORT d[12] (1714:1714:1714) (2026:2026:2026))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (884:884:884))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (1116:1116:1116) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1169:1169:1169))
        (PORT d[1] (2495:2495:2495) (2895:2895:2895))
        (PORT d[2] (1500:1500:1500) (1715:1715:1715))
        (PORT d[3] (2359:2359:2359) (2708:2708:2708))
        (PORT d[4] (2126:2126:2126) (2450:2450:2450))
        (PORT d[5] (1544:1544:1544) (1779:1779:1779))
        (PORT d[6] (2662:2662:2662) (3087:3087:3087))
        (PORT d[7] (832:832:832) (952:952:952))
        (PORT d[8] (2904:2904:2904) (3290:3290:3290))
        (PORT d[9] (1148:1148:1148) (1344:1344:1344))
        (PORT d[10] (1048:1048:1048) (1232:1232:1232))
        (PORT d[11] (2096:2096:2096) (2431:2431:2431))
        (PORT d[12] (967:967:967) (1108:1108:1108))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (1779:1779:1779) (2050:2050:2050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1060:1060:1060))
        (PORT datab (565:565:565) (681:681:681))
        (PORT datac (895:895:895) (1013:1013:1013))
        (PORT datad (650:650:650) (767:767:767))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (503:503:503) (600:600:600))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode514w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode503w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (243:243:243))
        (PORT datab (344:344:344) (419:419:419))
        (PORT datac (227:227:227) (286:286:286))
        (PORT datad (235:235:235) (289:289:289))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode676w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (572:572:572))
        (PORT datab (525:525:525) (614:614:614))
        (PORT datac (482:482:482) (562:562:562))
        (PORT datad (478:478:478) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1505:1505:1505))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (2037:2037:2037))
        (PORT d[1] (2050:2050:2050) (2396:2396:2396))
        (PORT d[2] (1592:1592:1592) (1867:1867:1867))
        (PORT d[3] (1973:1973:1973) (2327:2327:2327))
        (PORT d[4] (1361:1361:1361) (1623:1623:1623))
        (PORT d[5] (1169:1169:1169) (1346:1346:1346))
        (PORT d[6] (806:806:806) (933:933:933))
        (PORT d[7] (833:833:833) (973:973:973))
        (PORT d[8] (1160:1160:1160) (1343:1343:1343))
        (PORT d[9] (2754:2754:2754) (3202:3202:3202))
        (PORT d[10] (1682:1682:1682) (1941:1941:1941))
        (PORT d[11] (1618:1618:1618) (1913:1913:1913))
        (PORT d[12] (1438:1438:1438) (1654:1654:1654))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1095:1095:1095))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (1282:1282:1282) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1862:1862:1862))
        (PORT d[1] (1013:1013:1013) (1170:1170:1170))
        (PORT d[2] (1219:1219:1219) (1409:1409:1409))
        (PORT d[3] (2465:2465:2465) (2858:2858:2858))
        (PORT d[4] (1702:1702:1702) (2002:2002:2002))
        (PORT d[5] (707:707:707) (821:821:821))
        (PORT d[6] (1298:1298:1298) (1481:1481:1481))
        (PORT d[7] (2127:2127:2127) (2407:2407:2407))
        (PORT d[8] (833:833:833) (946:946:946))
        (PORT d[9] (1179:1179:1179) (1350:1350:1350))
        (PORT d[10] (1220:1220:1220) (1396:1396:1396))
        (PORT d[11] (1734:1734:1734) (2007:2007:2007))
        (PORT d[12] (825:825:825) (946:946:946))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT d[0] (1228:1228:1228) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode514w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (243:243:243))
        (PORT datab (344:344:344) (419:419:419))
        (PORT datac (228:228:228) (287:287:287))
        (PORT datad (236:236:236) (290:290:290))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode687w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (253:253:253))
        (PORT datab (135:135:135) (170:170:170))
        (PORT datac (120:120:120) (149:149:149))
        (PORT datad (118:118:118) (141:141:141))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (529:529:529))
        (PORT datab (380:380:380) (459:459:459))
        (PORT datac (341:341:341) (393:393:393))
        (PORT datad (480:480:480) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (259:259:259))
        (PORT datab (205:205:205) (263:263:263))
        (PORT datad (108:108:108) (131:131:131))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (516:516:516) (612:612:612))
        (PORT datac (369:369:369) (436:436:436))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (516:516:516) (609:609:609))
        (PORT d[1] (498:498:498) (589:589:589))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2462:2462:2462))
        (PORT d[1] (2080:2080:2080) (2448:2448:2448))
        (PORT d[2] (638:638:638) (746:746:746))
        (PORT d[3] (1553:1553:1553) (1829:1829:1829))
        (PORT d[4] (1720:1720:1720) (2038:2038:2038))
        (PORT d[5] (629:629:629) (741:741:741))
        (PORT d[6] (2542:2542:2542) (2959:2959:2959))
        (PORT d[7] (1034:1034:1034) (1210:1210:1210))
        (PORT d[8] (1875:1875:1875) (2210:2210:2210))
        (PORT d[9] (1813:1813:1813) (2080:2080:2080))
        (PORT d[10] (1306:1306:1306) (1510:1510:1510))
        (PORT d[11] (1640:1640:1640) (1926:1926:1926))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (1018:1018:1018))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (1086:1086:1086) (1160:1160:1160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2061:2061:2061))
        (PORT d[1] (1215:1215:1215) (1401:1401:1401))
        (PORT d[2] (1562:1562:1562) (1803:1803:1803))
        (PORT d[3] (2049:2049:2049) (2371:2371:2371))
        (PORT d[4] (522:522:522) (615:615:615))
        (PORT d[5] (1066:1066:1066) (1235:1235:1235))
        (PORT d[6] (988:988:988) (1134:1134:1134))
        (PORT d[7] (1433:1433:1433) (1664:1664:1664))
        (PORT d[8] (513:513:513) (590:590:590))
        (PORT d[9] (1695:1695:1695) (1924:1924:1924))
        (PORT d[10] (660:660:660) (762:762:762))
        (PORT d[11] (1887:1887:1887) (2176:2176:2176))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (910:910:910) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (619:619:619))
        (PORT datab (566:566:566) (683:683:683))
        (PORT datac (508:508:508) (606:606:606))
        (PORT datad (184:184:184) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode464w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (499:499:499))
        (PORT datab (397:397:397) (474:474:474))
        (PORT datac (362:362:362) (439:439:439))
        (PORT datad (284:284:284) (320:320:320))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode646w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (252:252:252))
        (PORT datab (135:135:135) (170:170:170))
        (PORT datac (119:119:119) (149:149:149))
        (PORT datad (117:117:117) (141:141:141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3452:3452:3452))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1842:1842:1842))
        (PORT d[1] (2780:2780:2780) (3250:3250:3250))
        (PORT d[2] (1586:1586:1586) (1837:1837:1837))
        (PORT d[3] (1373:1373:1373) (1629:1629:1629))
        (PORT d[4] (1742:1742:1742) (2063:2063:2063))
        (PORT d[5] (1901:1901:1901) (2193:2193:2193))
        (PORT d[6] (2395:2395:2395) (2757:2757:2757))
        (PORT d[7] (2090:2090:2090) (2435:2435:2435))
        (PORT d[8] (1690:1690:1690) (1990:1990:1990))
        (PORT d[9] (2003:2003:2003) (2297:2297:2297))
        (PORT d[10] (2006:2006:2006) (2291:2291:2291))
        (PORT d[11] (1285:1285:1285) (1513:1513:1513))
        (PORT d[12] (1794:1794:1794) (2086:2086:2086))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1718:1718:1718))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1818:1818:1818) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2788:2788:2788))
        (PORT d[1] (3049:3049:3049) (3518:3518:3518))
        (PORT d[2] (2061:2061:2061) (2375:2375:2375))
        (PORT d[3] (2086:2086:2086) (2416:2416:2416))
        (PORT d[4] (1773:1773:1773) (2054:2054:2054))
        (PORT d[5] (1538:1538:1538) (1786:1786:1786))
        (PORT d[6] (2696:2696:2696) (3079:3079:3079))
        (PORT d[7] (1450:1450:1450) (1689:1689:1689))
        (PORT d[8] (2538:2538:2538) (2880:2880:2880))
        (PORT d[9] (2376:2376:2376) (2690:2690:2690))
        (PORT d[10] (2392:2392:2392) (2722:2722:2722))
        (PORT d[11] (1866:1866:1866) (2136:2136:2136))
        (PORT d[12] (1035:1035:1035) (1201:1201:1201))
        (PORT clk (1262:1262:1262) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT d[0] (1190:1190:1190) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode454w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (226:226:226))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (148:148:148) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode636w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (574:574:574))
        (PORT datab (523:523:523) (612:612:612))
        (PORT datac (479:479:479) (558:558:558))
        (PORT datad (479:479:479) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3639:3639:3639))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (2049:2049:2049))
        (PORT d[1] (2919:2919:2919) (3411:3411:3411))
        (PORT d[2] (1727:1727:1727) (1996:1996:1996))
        (PORT d[3] (1556:1556:1556) (1840:1840:1840))
        (PORT d[4] (1926:1926:1926) (2275:2275:2275))
        (PORT d[5] (1596:1596:1596) (1855:1855:1855))
        (PORT d[6] (2194:2194:2194) (2509:2509:2509))
        (PORT d[7] (2122:2122:2122) (2478:2478:2478))
        (PORT d[8] (1863:1863:1863) (2183:2183:2183))
        (PORT d[9] (2185:2185:2185) (2506:2506:2506))
        (PORT d[10] (2202:2202:2202) (2521:2521:2521))
        (PORT d[11] (1477:1477:1477) (1735:1735:1735))
        (PORT d[12] (789:789:789) (943:943:943))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2190:2190:2190))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT d[0] (2276:2276:2276) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2812:2812:2812))
        (PORT d[1] (2724:2724:2724) (3175:3175:3175))
        (PORT d[2] (2080:2080:2080) (2398:2398:2398))
        (PORT d[3] (2108:2108:2108) (2443:2443:2443))
        (PORT d[4] (1959:1959:1959) (2263:2263:2263))
        (PORT d[5] (1695:1695:1695) (1961:1961:1961))
        (PORT d[6] (2500:2500:2500) (2849:2849:2849))
        (PORT d[7] (1617:1617:1617) (1874:1874:1874))
        (PORT d[8] (2393:2393:2393) (2719:2719:2719))
        (PORT d[9] (2358:2358:2358) (2671:2671:2671))
        (PORT d[10] (2240:2240:2240) (2554:2554:2554))
        (PORT d[11] (1885:1885:1885) (2158:2158:2158))
        (PORT d[12] (1209:1209:1209) (1397:1397:1397))
        (PORT clk (1277:1277:1277) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (PORT d[0] (2216:2216:2216) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs990w\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (943:943:943))
        (PORT datab (675:675:675) (799:799:799))
        (PORT datac (541:541:541) (654:654:654))
        (PORT datad (810:810:810) (894:894:894))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode484w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (503:503:503))
        (PORT datab (399:399:399) (475:475:475))
        (PORT datac (364:364:364) (441:441:441))
        (PORT datad (283:283:283) (320:320:320))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode666w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (255:255:255))
        (PORT datab (137:137:137) (173:173:173))
        (PORT datac (123:123:123) (151:151:151))
        (PORT datad (122:122:122) (146:146:146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2612:2612:2612))
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1793:1793:1793))
        (PORT d[1] (2957:2957:2957) (3417:3417:3417))
        (PORT d[2] (1836:1836:1836) (2159:2159:2159))
        (PORT d[3] (1381:1381:1381) (1626:1626:1626))
        (PORT d[4] (2075:2075:2075) (2474:2474:2474))
        (PORT d[5] (2052:2052:2052) (2401:2401:2401))
        (PORT d[6] (2258:2258:2258) (2636:2636:2636))
        (PORT d[7] (1307:1307:1307) (1535:1535:1535))
        (PORT d[8] (1445:1445:1445) (1706:1706:1706))
        (PORT d[9] (1485:1485:1485) (1718:1718:1718))
        (PORT d[10] (1198:1198:1198) (1395:1395:1395))
        (PORT d[11] (1305:1305:1305) (1536:1536:1536))
        (PORT d[12] (1513:1513:1513) (1779:1779:1779))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1534:1534:1534))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (PORT d[0] (1649:1649:1649) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1734:1734:1734))
        (PORT d[1] (2248:2248:2248) (2578:2578:2578))
        (PORT d[2] (1376:1376:1376) (1592:1592:1592))
        (PORT d[3] (1518:1518:1518) (1727:1727:1727))
        (PORT d[4] (3014:3014:3014) (3424:3424:3424))
        (PORT d[5] (1246:1246:1246) (1457:1457:1457))
        (PORT d[6] (2033:2033:2033) (2340:2340:2340))
        (PORT d[7] (1173:1173:1173) (1355:1355:1355))
        (PORT d[8] (3651:3651:3651) (4132:4132:4132))
        (PORT d[9] (1091:1091:1091) (1268:1268:1268))
        (PORT d[10] (1452:1452:1452) (1711:1711:1711))
        (PORT d[11] (1381:1381:1381) (1604:1604:1604))
        (PORT d[12] (1454:1454:1454) (1705:1705:1705))
        (PORT clk (1282:1282:1282) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (PORT d[0] (1423:1423:1423) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|decode2\|w_anode474w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (489:489:489))
        (PORT datab (394:394:394) (470:470:470))
        (PORT datac (357:357:357) (433:433:433))
        (PORT datad (286:286:286) (323:323:323))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode656w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (575:575:575))
        (PORT datab (522:522:522) (610:610:610))
        (PORT datac (477:477:477) (555:555:555))
        (PORT datad (479:479:479) (543:543:543))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1316:1316:1316))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1816:1816:1816))
        (PORT d[1] (1580:1580:1580) (1860:1860:1860))
        (PORT d[2] (1609:1609:1609) (1889:1889:1889))
        (PORT d[3] (1611:1611:1611) (1925:1925:1925))
        (PORT d[4] (1763:1763:1763) (2091:2091:2091))
        (PORT d[5] (1494:1494:1494) (1711:1711:1711))
        (PORT d[6] (1154:1154:1154) (1339:1339:1339))
        (PORT d[7] (1001:1001:1001) (1164:1164:1164))
        (PORT d[8] (956:956:956) (1105:1105:1105))
        (PORT d[9] (2617:2617:2617) (3056:3056:3056))
        (PORT d[10] (1713:1713:1713) (1976:1976:1976))
        (PORT d[11] (1437:1437:1437) (1701:1701:1701))
        (PORT d[12] (1270:1270:1270) (1456:1456:1456))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1610:1610:1610))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (1755:1755:1755) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1855:1855:1855))
        (PORT d[1] (1391:1391:1391) (1599:1599:1599))
        (PORT d[2] (1198:1198:1198) (1390:1390:1390))
        (PORT d[3] (2291:2291:2291) (2662:2662:2662))
        (PORT d[4] (1710:1710:1710) (2010:2010:2010))
        (PORT d[5] (1553:1553:1553) (1818:1818:1818))
        (PORT d[6] (1275:1275:1275) (1455:1455:1455))
        (PORT d[7] (1948:1948:1948) (2203:2203:2203))
        (PORT d[8] (1565:1565:1565) (1783:1783:1783))
        (PORT d[9] (1160:1160:1160) (1328:1328:1328))
        (PORT d[10] (1215:1215:1215) (1390:1390:1390))
        (PORT d[11] (1386:1386:1386) (1610:1610:1610))
        (PORT d[12] (1011:1011:1011) (1156:1156:1156))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1184:1184:1184) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1780:1780:1780))
        (PORT datab (678:678:678) (802:802:802))
        (PORT datac (539:539:539) (652:652:652))
        (PORT datad (630:630:630) (726:726:726))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (519:519:519) (620:620:620))
        (PORT datac (613:613:613) (711:711:711))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (612:612:612) (710:710:710))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|rd_q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_de\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (488:488:488))
        (PORT datac (330:330:330) (393:393:393))
        (PORT datad (525:525:525) (615:615:615))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_de\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (487:487:487))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (333:333:333) (396:396:396))
        (PORT datad (525:525:525) (616:616:616))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_de\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (164:164:164) (215:215:215))
        (PORT datac (201:201:201) (251:251:251))
        (PORT datad (230:230:230) (287:287:287))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_de\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (408:408:408))
        (PORT datab (374:374:374) (453:453:453))
        (PORT datac (334:334:334) (393:393:393))
        (PORT datad (326:326:326) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_de\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (214:214:214))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (228:228:228) (288:288:288))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|pixel_de)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (165:165:165) (217:217:217))
        (PORT datac (227:227:227) (287:287:287))
        (PORT datad (234:234:234) (291:291:291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (335:335:335) (387:387:387))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (660:660:660) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (658:658:658) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (783:783:783) (860:860:860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode514w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (450:450:450))
        (PORT datab (259:259:259) (320:320:320))
        (PORT datac (234:234:234) (295:295:295))
        (PORT datad (176:176:176) (211:211:211))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (914:914:914))
        (PORT d[1] (848:848:848) (980:980:980))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1897:1897:1897))
        (PORT d[1] (1243:1243:1243) (1461:1461:1461))
        (PORT d[2] (1112:1112:1112) (1279:1279:1279))
        (PORT d[3] (1360:1360:1360) (1619:1619:1619))
        (PORT d[4] (1108:1108:1108) (1311:1311:1311))
        (PORT d[5] (1912:1912:1912) (2242:2242:2242))
        (PORT d[6] (1648:1648:1648) (1889:1889:1889))
        (PORT d[7] (1009:1009:1009) (1167:1167:1167))
        (PORT d[8] (2291:2291:2291) (2698:2698:2698))
        (PORT d[9] (1764:1764:1764) (2033:2033:2033))
        (PORT d[10] (1509:1509:1509) (1764:1764:1764))
        (PORT d[11] (830:830:830) (969:969:969))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (830:830:830) (886:886:886))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (1114:1114:1114) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1140:1140:1140))
        (PORT d[1] (1827:1827:1827) (2085:2085:2085))
        (PORT d[2] (1817:1817:1817) (2072:2072:2072))
        (PORT d[3] (1000:1000:1000) (1141:1141:1141))
        (PORT d[4] (1980:1980:1980) (2260:2260:2260))
        (PORT d[5] (1974:1974:1974) (2278:2278:2278))
        (PORT d[6] (1635:1635:1635) (1861:1861:1861))
        (PORT d[7] (1125:1125:1125) (1275:1275:1275))
        (PORT d[8] (2378:2378:2378) (2698:2698:2698))
        (PORT d[9] (2146:2146:2146) (2464:2464:2464))
        (PORT d[10] (1250:1250:1250) (1465:1465:1465))
        (PORT d[11] (1000:1000:1000) (1129:1129:1129))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (1133:1133:1133) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode503w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (450:450:450))
        (PORT datab (254:254:254) (314:314:314))
        (PORT datac (228:228:228) (287:287:287))
        (PORT datad (180:180:180) (214:214:214))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (939:939:939))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2238:2238:2238))
        (PORT d[1] (2084:2084:2084) (2457:2457:2457))
        (PORT d[2] (1633:1633:1633) (1920:1920:1920))
        (PORT d[3] (2150:2150:2150) (2525:2525:2525))
        (PORT d[4] (1504:1504:1504) (1786:1786:1786))
        (PORT d[5] (1341:1341:1341) (1541:1541:1541))
        (PORT d[6] (986:986:986) (1151:1151:1151))
        (PORT d[7] (669:669:669) (789:789:789))
        (PORT d[8] (1324:1324:1324) (1528:1528:1528))
        (PORT d[9] (2162:2162:2162) (2478:2478:2478))
        (PORT d[10] (1510:1510:1510) (1743:1743:1743))
        (PORT d[11] (1784:1784:1784) (2095:2095:2095))
        (PORT d[12] (686:686:686) (803:803:803))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1085:1085:1085))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (1119:1119:1119) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2414:2414:2414))
        (PORT d[1] (997:997:997) (1151:1151:1151))
        (PORT d[2] (1386:1386:1386) (1606:1606:1606))
        (PORT d[3] (2661:2661:2661) (3085:3085:3085))
        (PORT d[4] (1894:1894:1894) (2219:2219:2219))
        (PORT d[5] (844:844:844) (978:978:978))
        (PORT d[6] (1495:1495:1495) (1712:1712:1712))
        (PORT d[7] (2147:2147:2147) (2428:2428:2428))
        (PORT d[8] (1327:1327:1327) (1502:1502:1502))
        (PORT d[9] (1629:1629:1629) (1844:1844:1844))
        (PORT d[10] (1542:1542:1542) (1759:1759:1759))
        (PORT d[11] (2197:2197:2197) (2518:2518:2518))
        (PORT d[12] (1007:1007:1007) (1158:1158:1158))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1407:1407:1407) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (644:644:644))
        (PORT datab (522:522:522) (618:618:618))
        (PORT datac (658:658:658) (758:758:758))
        (PORT datad (571:571:571) (639:639:639))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT asdata (686:686:686) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode484w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (336:336:336) (398:398:398))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode424w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (500:500:500))
        (PORT datab (316:316:316) (369:369:369))
        (PORT datac (363:363:363) (439:439:439))
        (PORT datad (382:382:382) (446:446:446))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1338:1338:1338))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2398:2398:2398))
        (PORT d[1] (1630:1630:1630) (1899:1899:1899))
        (PORT d[2] (1190:1190:1190) (1379:1379:1379))
        (PORT d[3] (1343:1343:1343) (1596:1596:1596))
        (PORT d[4] (2746:2746:2746) (3249:3249:3249))
        (PORT d[5] (2512:2512:2512) (2934:2934:2934))
        (PORT d[6] (2239:2239:2239) (2605:2605:2605))
        (PORT d[7] (2354:2354:2354) (2746:2746:2746))
        (PORT d[8] (1968:1968:1968) (2289:2289:2289))
        (PORT d[9] (1204:1204:1204) (1391:1391:1391))
        (PORT d[10] (2626:2626:2626) (3046:3046:3046))
        (PORT d[11] (1424:1424:1424) (1657:1657:1657))
        (PORT d[12] (1728:1728:1728) (2041:2041:2041))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (819:819:819) (878:878:878))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1103:1103:1103) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1130:1130:1130))
        (PORT d[1] (2327:2327:2327) (2710:2710:2710))
        (PORT d[2] (1525:1525:1525) (1747:1747:1747))
        (PORT d[3] (2350:2350:2350) (2693:2693:2693))
        (PORT d[4] (2122:2122:2122) (2453:2453:2453))
        (PORT d[5] (1540:1540:1540) (1772:1772:1772))
        (PORT d[6] (2633:2633:2633) (3049:3049:3049))
        (PORT d[7] (811:811:811) (924:924:924))
        (PORT d[8] (2904:2904:2904) (3289:3289:3289))
        (PORT d[9] (1135:1135:1135) (1330:1330:1330))
        (PORT d[10] (1307:1307:1307) (1535:1535:1535))
        (PORT d[11] (2079:2079:2079) (2406:2406:2406))
        (PORT d[12] (993:993:993) (1143:1143:1143))
        (PORT clk (1287:1287:1287) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (PORT d[0] (1108:1108:1108) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode407w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (497:497:497))
        (PORT datab (319:319:319) (372:372:372))
        (PORT datac (361:361:361) (437:437:437))
        (PORT datad (381:381:381) (445:445:445))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (801:801:801))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (678:678:678) (794:794:794))
        (PORT d[1] (1253:1253:1253) (1469:1469:1469))
        (PORT d[2] (1149:1149:1149) (1324:1324:1324))
        (PORT d[3] (1147:1147:1147) (1362:1362:1362))
        (PORT d[4] (1900:1900:1900) (2202:2202:2202))
        (PORT d[5] (717:717:717) (835:835:835))
        (PORT d[6] (1666:1666:1666) (1913:1913:1913))
        (PORT d[7] (850:850:850) (988:988:988))
        (PORT d[8] (829:829:829) (960:960:960))
        (PORT d[9] (1585:1585:1585) (1828:1828:1828))
        (PORT d[10] (808:808:808) (935:935:935))
        (PORT d[11] (1016:1016:1016) (1180:1180:1180))
        (PORT d[12] (2096:2096:2096) (2462:2462:2462))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (523:523:523) (541:541:541))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (807:807:807) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (919:919:919))
        (PORT d[1] (1816:1816:1816) (2073:2073:2073))
        (PORT d[2] (1969:1969:1969) (2234:2234:2234))
        (PORT d[3] (831:831:831) (950:950:950))
        (PORT d[4] (1856:1856:1856) (2127:2127:2127))
        (PORT d[5] (2059:2059:2059) (2354:2354:2354))
        (PORT d[6] (1655:1655:1655) (1888:1888:1888))
        (PORT d[7] (963:963:963) (1097:1097:1097))
        (PORT d[8] (2530:2530:2530) (2865:2865:2865))
        (PORT d[9] (2314:2314:2314) (2653:2653:2653))
        (PORT d[10] (1366:1366:1366) (1609:1609:1609))
        (PORT d[11] (991:991:991) (1119:1119:1119))
        (PORT d[12] (2018:2018:2018) (2296:2296:2296))
        (PORT clk (1329:1329:1329) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1356:1356:1356))
        (PORT d[0] (561:561:561) (600:600:600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs990w\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (974:974:974))
        (PORT datab (387:387:387) (473:473:473))
        (PORT datac (516:516:516) (589:589:589))
        (PORT datad (500:500:500) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode434w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (483:483:483))
        (PORT datab (327:327:327) (381:381:381))
        (PORT datac (354:354:354) (429:429:429))
        (PORT datad (376:376:376) (439:439:439))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1161:1161:1161))
        (PORT clk (1317:1317:1317) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2374:2374:2374))
        (PORT d[1] (1808:1808:1808) (2105:2105:2105))
        (PORT d[2] (977:977:977) (1135:1135:1135))
        (PORT d[3] (1182:1182:1182) (1406:1406:1406))
        (PORT d[4] (2561:2561:2561) (3038:3038:3038))
        (PORT d[5] (2502:2502:2502) (2924:2924:2924))
        (PORT d[6] (2219:2219:2219) (2583:2583:2583))
        (PORT d[7] (1821:1821:1821) (2135:2135:2135))
        (PORT d[8] (1787:1787:1787) (2083:2083:2083))
        (PORT d[9] (1198:1198:1198) (1387:1387:1387))
        (PORT d[10] (2467:2467:2467) (2869:2869:2869))
        (PORT d[11] (1404:1404:1404) (1629:1629:1629))
        (PORT d[12] (1533:1533:1533) (1817:1817:1817))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1070:1070:1070))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (PORT d[0] (1273:1273:1273) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1145:1145:1145))
        (PORT d[1] (2498:2498:2498) (2907:2907:2907))
        (PORT d[2] (1334:1334:1334) (1527:1527:1527))
        (PORT d[3] (2186:2186:2186) (2510:2510:2510))
        (PORT d[4] (2115:2115:2115) (2445:2445:2445))
        (PORT d[5] (1544:1544:1544) (1778:1778:1778))
        (PORT d[6] (2674:2674:2674) (3105:3105:3105))
        (PORT d[7] (820:820:820) (934:934:934))
        (PORT d[8] (777:777:777) (873:873:873))
        (PORT d[9] (1129:1129:1129) (1323:1323:1323))
        (PORT d[10] (1074:1074:1074) (1267:1267:1267))
        (PORT d[11] (1901:1901:1901) (2204:2204:2204))
        (PORT d[12] (924:924:924) (1054:1054:1054))
        (PORT clk (1272:1272:1272) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (PORT d[0] (563:563:563) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode444w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (484:484:484))
        (PORT datab (326:326:326) (381:381:381))
        (PORT datac (355:355:355) (430:430:430))
        (PORT datad (376:376:376) (440:440:440))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (682:682:682) (781:781:781))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (669:669:669) (779:779:779))
        (PORT d[1] (1433:1433:1433) (1675:1675:1675))
        (PORT d[2] (542:542:542) (629:629:629))
        (PORT d[3] (1175:1175:1175) (1398:1398:1398))
        (PORT d[4] (1405:1405:1405) (1633:1633:1633))
        (PORT d[5] (1012:1012:1012) (1216:1216:1216))
        (PORT d[6] (1839:1839:1839) (2105:2105:2105))
        (PORT d[7] (1057:1057:1057) (1231:1231:1231))
        (PORT d[8] (649:649:649) (751:751:751))
        (PORT d[9] (1565:1565:1565) (1808:1808:1808))
        (PORT d[10] (975:975:975) (1121:1121:1121))
        (PORT d[11] (1172:1172:1172) (1358:1358:1358))
        (PORT d[12] (1923:1923:1923) (2266:2266:2266))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (693:693:693) (734:734:734))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (977:977:977) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (644:644:644) (740:740:740))
        (PORT d[1] (1994:1994:1994) (2272:2272:2272))
        (PORT d[2] (1707:1707:1707) (1949:1949:1949))
        (PORT d[3] (657:657:657) (748:748:748))
        (PORT d[4] (2049:2049:2049) (2347:2347:2347))
        (PORT d[5] (1883:1883:1883) (2158:2158:2158))
        (PORT d[6] (1829:1829:1829) (2083:2083:2083))
        (PORT d[7] (1097:1097:1097) (1238:1238:1238))
        (PORT d[8] (2713:2713:2713) (3073:3073:3073))
        (PORT d[9] (1164:1164:1164) (1363:1363:1363))
        (PORT d[10] (1334:1334:1334) (1570:1570:1570))
        (PORT d[11] (812:812:812) (914:914:914))
        (PORT d[12] (1173:1173:1173) (1344:1344:1344))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT d[0] (1414:1414:1414) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (825:825:825))
        (PORT datab (379:379:379) (463:463:463))
        (PORT datac (480:480:480) (548:548:548))
        (PORT datad (813:813:813) (944:944:944))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode474w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (486:486:486))
        (PORT datab (325:325:325) (380:380:380))
        (PORT datac (356:356:356) (431:431:431))
        (PORT datad (377:377:377) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2318:2318:2318))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1757:1757:1757))
        (PORT d[1] (2929:2929:2929) (3378:3378:3378))
        (PORT d[2] (1684:1684:1684) (1987:1987:1987))
        (PORT d[3] (2008:2008:2008) (2349:2349:2349))
        (PORT d[4] (2431:2431:2431) (2890:2890:2890))
        (PORT d[5] (2227:2227:2227) (2610:2610:2610))
        (PORT d[6] (2072:2072:2072) (2381:2381:2381))
        (PORT d[7] (1269:1269:1269) (1489:1489:1489))
        (PORT d[8] (2145:2145:2145) (2498:2498:2498))
        (PORT d[9] (1686:1686:1686) (1956:1956:1956))
        (PORT d[10] (1908:1908:1908) (2208:2208:2208))
        (PORT d[11] (1502:1502:1502) (1779:1779:1779))
        (PORT d[12] (2183:2183:2183) (2535:2535:2535))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1337:1337:1337))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (1507:1507:1507) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2669:2669:2669))
        (PORT d[1] (2201:2201:2201) (2526:2526:2526))
        (PORT d[2] (1970:1970:1970) (2274:2274:2274))
        (PORT d[3] (1211:1211:1211) (1365:1365:1365))
        (PORT d[4] (2439:2439:2439) (2768:2768:2768))
        (PORT d[5] (1818:1818:1818) (2104:2104:2104))
        (PORT d[6] (2181:2181:2181) (2512:2512:2512))
        (PORT d[7] (2397:2397:2397) (2737:2737:2737))
        (PORT d[8] (3094:3094:3094) (3499:3499:3499))
        (PORT d[9] (1802:1802:1802) (2074:2074:2074))
        (PORT d[10] (1269:1269:1269) (1491:1491:1491))
        (PORT d[11] (2001:2001:2001) (2323:2323:2323))
        (PORT d[12] (2234:2234:2234) (2613:2613:2613))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (930:930:930) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode484w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (494:494:494))
        (PORT datab (320:320:320) (374:374:374))
        (PORT datac (359:359:359) (436:436:436))
        (PORT datad (380:380:380) (443:443:443))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1990:1990:1990))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1749:1749:1749))
        (PORT d[1] (2743:2743:2743) (3164:3164:3164))
        (PORT d[2] (1834:1834:1834) (2159:2159:2159))
        (PORT d[3] (1977:1977:1977) (2312:2312:2312))
        (PORT d[4] (2438:2438:2438) (2898:2898:2898))
        (PORT d[5] (2063:2063:2063) (2426:2426:2426))
        (PORT d[6] (1896:1896:1896) (2179:2179:2179))
        (PORT d[7] (1122:1122:1122) (1326:1326:1326))
        (PORT d[8] (2553:2553:2553) (2983:2983:2983))
        (PORT d[9] (1679:1679:1679) (1949:1949:1949))
        (PORT d[10] (1902:1902:1902) (2205:2205:2205))
        (PORT d[11] (1482:1482:1482) (1754:1754:1754))
        (PORT d[12] (1575:1575:1575) (1817:1817:1817))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2070:2070:2070))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2177:2177:2177) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2913:2913:2913))
        (PORT d[1] (2057:2057:2057) (2365:2365:2365))
        (PORT d[2] (2298:2298:2298) (2592:2592:2592))
        (PORT d[3] (1586:1586:1586) (1774:1774:1774))
        (PORT d[4] (2281:2281:2281) (2590:2590:2590))
        (PORT d[5] (1475:1475:1475) (1730:1730:1730))
        (PORT d[6] (2004:2004:2004) (2306:2306:2306))
        (PORT d[7] (1876:1876:1876) (2161:2161:2161))
        (PORT d[8] (3086:3086:3086) (3494:3494:3494))
        (PORT d[9] (2414:2414:2414) (2767:2767:2767))
        (PORT d[10] (1437:1437:1437) (1680:1680:1680))
        (PORT d[11] (2010:2010:2010) (2333:2333:2333))
        (PORT d[12] (2417:2417:2417) (2821:2821:2821))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1341:1341:1341))
        (PORT d[0] (1210:1210:1210) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (974:974:974))
        (PORT datab (389:389:389) (475:475:475))
        (PORT datac (721:721:721) (833:833:833))
        (PORT datad (975:975:975) (1127:1127:1127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode454w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (495:495:495))
        (PORT datab (319:319:319) (373:373:373))
        (PORT datac (360:360:360) (437:437:437))
        (PORT datad (380:380:380) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2503:2503:2503))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1963:1963:1963))
        (PORT d[1] (2956:2956:2956) (3417:3417:3417))
        (PORT d[2] (1888:1888:1888) (2228:2228:2228))
        (PORT d[3] (1402:1402:1402) (1659:1659:1659))
        (PORT d[4] (2263:2263:2263) (2691:2691:2691))
        (PORT d[5] (2886:2886:2886) (3336:3336:3336))
        (PORT d[6] (2765:2765:2765) (3204:3204:3204))
        (PORT d[7] (1309:1309:1309) (1540:1540:1540))
        (PORT d[8] (1967:1967:1967) (2299:2299:2299))
        (PORT d[9] (1694:1694:1694) (1965:1965:1965))
        (PORT d[10] (2087:2087:2087) (2409:2409:2409))
        (PORT d[11] (1687:1687:1687) (1991:1991:1991))
        (PORT d[12] (2183:2183:2183) (2540:2540:2540))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1477:1477:1477))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (1620:1620:1620) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2487:2487:2487))
        (PORT d[1] (2447:2447:2447) (2816:2816:2816))
        (PORT d[2] (1804:1804:1804) (2093:2093:2093))
        (PORT d[3] (1207:1207:1207) (1358:1358:1358))
        (PORT d[4] (2649:2649:2649) (3012:3012:3012))
        (PORT d[5] (1641:1641:1641) (1908:1908:1908))
        (PORT d[6] (2673:2673:2673) (3059:3059:3059))
        (PORT d[7] (1694:1694:1694) (1957:1957:1957))
        (PORT d[8] (3286:3286:3286) (3721:3721:3721))
        (PORT d[9] (1634:1634:1634) (1889:1889:1889))
        (PORT d[10] (1091:1091:1091) (1289:1289:1289))
        (PORT d[11] (1816:1816:1816) (2111:2111:2111))
        (PORT d[12] (2028:2028:2028) (2368:2368:2368))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (PORT d[0] (1204:1204:1204) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|decode2\|w_anode464w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (482:482:482))
        (PORT datab (327:327:327) (382:382:382))
        (PORT datac (353:353:353) (429:429:429))
        (PORT datad (375:375:375) (439:439:439))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1159:1159:1159))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (2180:2180:2180))
        (PORT d[1] (1818:1818:1818) (2113:2113:2113))
        (PORT d[2] (1021:1021:1021) (1192:1192:1192))
        (PORT d[3] (1204:1204:1204) (1432:1432:1432))
        (PORT d[4] (2564:2564:2564) (3044:3044:3044))
        (PORT d[5] (2326:2326:2326) (2725:2725:2725))
        (PORT d[6] (2058:2058:2058) (2398:2398:2398))
        (PORT d[7] (2179:2179:2179) (2549:2549:2549))
        (PORT d[8] (1777:1777:1777) (2072:2072:2072))
        (PORT d[9] (1002:1002:1002) (1160:1160:1160))
        (PORT d[10] (2447:2447:2447) (2845:2845:2845))
        (PORT d[11] (1222:1222:1222) (1423:1423:1423))
        (PORT d[12] (1561:1561:1561) (1854:1854:1854))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1791:1791:1791))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1879:1879:1879) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1331:1331:1331))
        (PORT d[1] (2252:2252:2252) (2619:2619:2619))
        (PORT d[2] (1336:1336:1336) (1531:1531:1531))
        (PORT d[3] (2184:2184:2184) (2501:2501:2501))
        (PORT d[4] (1941:1941:1941) (2250:2250:2250))
        (PORT d[5] (1376:1376:1376) (1587:1587:1587))
        (PORT d[6] (2474:2474:2474) (2870:2870:2870))
        (PORT d[7] (1130:1130:1130) (1300:1300:1300))
        (PORT d[8] (3088:3088:3088) (3500:3500:3500))
        (PORT d[9] (904:904:904) (1070:1070:1070))
        (PORT d[10] (1080:1080:1080) (1270:1270:1270))
        (PORT d[11] (1898:1898:1898) (2197:2197:2197))
        (PORT d[12] (1081:1081:1081) (1230:1230:1230))
        (PORT clk (1287:1287:1287) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (PORT d[0] (1324:1324:1324) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs990w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (849:849:849))
        (PORT datab (392:392:392) (478:478:478))
        (PORT datac (682:682:682) (779:779:779))
        (PORT datad (812:812:812) (943:943:943))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (313:313:313) (371:371:371))
        (PORT datad (309:309:309) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (315:315:315) (373:373:373))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result4w\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (673:673:673))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (566:566:566) (648:648:648))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|rd_q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (592:592:592))
        (PORT datab (456:456:456) (537:537:537))
        (PORT datac (286:286:286) (329:329:329))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2319:2319:2319))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1532:1532:1532))
        (PORT d[1] (2552:2552:2552) (2947:2947:2947))
        (PORT d[2] (1831:1831:1831) (2063:2063:2063))
        (PORT d[3] (1808:1808:1808) (2124:2124:2124))
        (PORT d[4] (2264:2264:2264) (2696:2696:2696))
        (PORT d[5] (1875:1875:1875) (2210:2210:2210))
        (PORT d[6] (1714:1714:1714) (1971:1971:1971))
        (PORT d[7] (1084:1084:1084) (1279:1279:1279))
        (PORT d[8] (2365:2365:2365) (2769:2769:2769))
        (PORT d[9] (2231:2231:2231) (2580:2580:2580))
        (PORT d[10] (1738:1738:1738) (2019:2019:2019))
        (PORT d[11] (1681:1681:1681) (1979:1979:1979))
        (PORT d[12] (1460:1460:1460) (1697:1697:1697))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1304:1304:1304))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1440:1440:1440) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2709:2709:2709))
        (PORT d[1] (2003:2003:2003) (2288:2288:2288))
        (PORT d[2] (2122:2122:2122) (2394:2394:2394))
        (PORT d[3] (1752:1752:1752) (1963:1963:1963))
        (PORT d[4] (2092:2092:2092) (2374:2374:2374))
        (PORT d[5] (1648:1648:1648) (1925:1925:1925))
        (PORT d[6] (1815:1815:1815) (2090:2090:2090))
        (PORT d[7] (2033:2033:2033) (2322:2322:2322))
        (PORT d[8] (2898:2898:2898) (3280:3280:3280))
        (PORT d[9] (2233:2233:2233) (2563:2563:2563))
        (PORT d[10] (1806:1806:1806) (2104:2104:2104))
        (PORT d[11] (1740:1740:1740) (2006:2006:2006))
        (PORT d[12] (2439:2439:2439) (2776:2776:2776))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (1636:1636:1636) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1967:1967:1967))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1507:1507:1507))
        (PORT d[1] (2009:2009:2009) (2321:2321:2321))
        (PORT d[2] (1766:1766:1766) (1994:1994:1994))
        (PORT d[3] (1505:1505:1505) (1774:1774:1774))
        (PORT d[4] (2022:2022:2022) (2324:2324:2324))
        (PORT d[5] (1508:1508:1508) (1788:1788:1788))
        (PORT d[6] (1561:1561:1561) (1797:1797:1797))
        (PORT d[7] (1295:1295:1295) (1515:1515:1515))
        (PORT d[8] (2146:2146:2146) (2511:2511:2511))
        (PORT d[9] (1882:1882:1882) (2187:2187:2187))
        (PORT d[10] (1339:1339:1339) (1555:1555:1555))
        (PORT d[11] (1465:1465:1465) (1727:1727:1727))
        (PORT d[12] (1569:1569:1569) (1827:1827:1827))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1774:1774:1774))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1904:1904:1904) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1893:1893:1893))
        (PORT d[1] (1701:1701:1701) (1960:1960:1960))
        (PORT d[2] (1649:1649:1649) (1858:1858:1858))
        (PORT d[3] (1668:1668:1668) (1874:1874:1874))
        (PORT d[4] (1656:1656:1656) (1867:1867:1867))
        (PORT d[5] (1654:1654:1654) (1933:1933:1933))
        (PORT d[6] (1834:1834:1834) (2112:2112:2112))
        (PORT d[7] (1775:1775:1775) (2022:2022:2022))
        (PORT d[8] (2317:2317:2317) (2605:2605:2605))
        (PORT d[9] (2033:2033:2033) (2336:2336:2336))
        (PORT d[10] (1461:1461:1461) (1707:1707:1707))
        (PORT d[11] (1393:1393:1393) (1607:1607:1607))
        (PORT d[12] (1833:1833:1833) (2096:2096:2096))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT d[0] (1399:1399:1399) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1247:1247:1247))
        (PORT datab (575:575:575) (686:686:686))
        (PORT datac (1515:1515:1515) (1766:1766:1766))
        (PORT datad (669:669:669) (781:781:781))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1595:1595:1595))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1787:1787:1787))
        (PORT d[1] (2605:2605:2605) (3057:3057:3057))
        (PORT d[2] (1738:1738:1738) (2013:2013:2013))
        (PORT d[3] (1563:1563:1563) (1846:1846:1846))
        (PORT d[4] (1933:1933:1933) (2283:2283:2283))
        (PORT d[5] (1905:1905:1905) (2192:2192:2192))
        (PORT d[6] (2558:2558:2558) (2940:2940:2940))
        (PORT d[7] (2269:2269:2269) (2641:2641:2641))
        (PORT d[8] (1860:1860:1860) (2177:2177:2177))
        (PORT d[9] (2204:2204:2204) (2529:2529:2529))
        (PORT d[10] (2381:2381:2381) (2726:2726:2726))
        (PORT d[11] (1467:1467:1467) (1723:1723:1723))
        (PORT d[12] (788:788:788) (942:942:942))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2184:2184:2184))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (2270:2270:2270) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2364:2364:2364))
        (PORT d[1] (2908:2908:2908) (3385:3385:3385))
        (PORT d[2] (2068:2068:2068) (2366:2366:2366))
        (PORT d[3] (2281:2281:2281) (2643:2643:2643))
        (PORT d[4] (1960:1960:1960) (2265:2265:2265))
        (PORT d[5] (1716:1716:1716) (1986:1986:1986))
        (PORT d[6] (2514:2514:2514) (2872:2872:2872))
        (PORT d[7] (1630:1630:1630) (1894:1894:1894))
        (PORT d[8] (2375:2375:2375) (2696:2696:2696))
        (PORT d[9] (2197:2197:2197) (2491:2491:2491))
        (PORT d[10] (2252:2252:2252) (2571:2571:2571))
        (PORT d[11] (1884:1884:1884) (2163:2163:2163))
        (PORT d[12] (1447:1447:1447) (1687:1687:1687))
        (PORT clk (1282:1282:1282) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (PORT d[0] (1921:1921:1921) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1781:1781:1781))
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2234:2234:2234))
        (PORT d[1] (2783:2783:2783) (3250:3250:3250))
        (PORT d[2] (1590:1590:1590) (1844:1844:1844))
        (PORT d[3] (1324:1324:1324) (1560:1560:1560))
        (PORT d[4] (1745:1745:1745) (2069:2069:2069))
        (PORT d[5] (1735:1735:1735) (2005:2005:2005))
        (PORT d[6] (2381:2381:2381) (2737:2737:2737))
        (PORT d[7] (2086:2086:2086) (2432:2432:2432))
        (PORT d[8] (1676:1676:1676) (1970:1970:1970))
        (PORT d[9] (2013:2013:2013) (2309:2309:2309))
        (PORT d[10] (2022:2022:2022) (2314:2314:2314))
        (PORT d[11] (1308:1308:1308) (1546:1546:1546))
        (PORT d[12] (1785:1785:1785) (2074:2074:2074))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1972:1972:1972))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (PORT d[0] (2033:2033:2033) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2390:2390:2390))
        (PORT d[1] (3037:3037:3037) (3513:3513:3513))
        (PORT d[2] (2048:2048:2048) (2360:2360:2360))
        (PORT d[3] (1920:1920:1920) (2223:2223:2223))
        (PORT d[4] (1931:1931:1931) (2229:2229:2229))
        (PORT d[5] (1261:1261:1261) (1470:1470:1470))
        (PORT d[6] (2694:2694:2694) (3074:3074:3074))
        (PORT d[7] (1437:1437:1437) (1669:1669:1669))
        (PORT d[8] (2553:2553:2553) (2899:2899:2899))
        (PORT d[9] (2377:2377:2377) (2691:2691:2691))
        (PORT d[10] (2420:2420:2420) (2759:2759:2759))
        (PORT d[11] (2048:2048:2048) (2348:2348:2348))
        (PORT d[12] (1036:1036:1036) (1207:1207:1207))
        (PORT clk (1255:1255:1255) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1281:1281:1281))
        (PORT d[0] (1001:1001:1001) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs1090w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (929:929:929))
        (PORT datab (675:675:675) (799:799:799))
        (PORT datac (540:540:540) (653:653:653))
        (PORT datad (969:969:969) (1067:1067:1067))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1213:1213:1213))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2251:2251:2251))
        (PORT d[1] (2224:2224:2224) (2611:2611:2611))
        (PORT d[2] (1625:1625:1625) (1913:1913:1913))
        (PORT d[3] (2137:2137:2137) (2510:2510:2510))
        (PORT d[4] (1531:1531:1531) (1821:1821:1821))
        (PORT d[5] (1353:1353:1353) (1555:1555:1555))
        (PORT d[6] (1006:1006:1006) (1178:1178:1178))
        (PORT d[7] (838:838:838) (987:987:987))
        (PORT d[8] (1342:1342:1342) (1550:1550:1550))
        (PORT d[9] (1996:1996:1996) (2288:2288:2288))
        (PORT d[10] (1495:1495:1495) (1727:1727:1727))
        (PORT d[11] (1804:1804:1804) (2121:2121:2121))
        (PORT d[12] (668:668:668) (781:781:781))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1672:1672:1672))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (1807:1807:1807) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2257:2257:2257))
        (PORT d[1] (1014:1014:1014) (1163:1163:1163))
        (PORT d[2] (1391:1391:1391) (1604:1604:1604))
        (PORT d[3] (1873:1873:1873) (2173:2173:2173))
        (PORT d[4] (1865:1865:1865) (2182:2182:2182))
        (PORT d[5] (859:859:859) (994:994:994))
        (PORT d[6] (1483:1483:1483) (1693:1693:1693))
        (PORT d[7] (2151:2151:2151) (2437:2437:2437))
        (PORT d[8] (680:680:680) (776:776:776))
        (PORT d[9] (1506:1506:1506) (1713:1713:1713))
        (PORT d[10] (701:701:701) (810:810:810))
        (PORT d[11] (2057:2057:2057) (2368:2368:2368))
        (PORT d[12] (654:654:654) (751:751:751))
        (PORT clk (1323:1323:1323) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (PORT d[0] (1079:1079:1079) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1804:1804:1804))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1595:1595:1595))
        (PORT d[1] (2454:2454:2454) (2885:2885:2885))
        (PORT d[2] (1925:1925:1925) (2216:2216:2216))
        (PORT d[3] (1378:1378:1378) (1625:1625:1625))
        (PORT d[4] (1558:1558:1558) (1854:1854:1854))
        (PORT d[5] (1795:1795:1795) (2085:2085:2085))
        (PORT d[6] (1662:1662:1662) (1912:1912:1912))
        (PORT d[7] (1528:1528:1528) (1779:1779:1779))
        (PORT d[8] (1525:1525:1525) (1772:1772:1772))
        (PORT d[9] (2357:2357:2357) (2758:2758:2758))
        (PORT d[10] (1616:1616:1616) (1908:1908:1908))
        (PORT d[11] (1815:1815:1815) (2120:2120:2120))
        (PORT d[12] (975:975:975) (1157:1157:1157))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1863:1863:1863))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1986:1986:1986) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2375:2375:2375))
        (PORT d[1] (2921:2921:2921) (3394:3394:3394))
        (PORT d[2] (1587:1587:1587) (1819:1819:1819))
        (PORT d[3] (2283:2283:2283) (2642:2642:2642))
        (PORT d[4] (1423:1423:1423) (1661:1661:1661))
        (PORT d[5] (1562:1562:1562) (1845:1845:1845))
        (PORT d[6] (1489:1489:1489) (1692:1692:1692))
        (PORT d[7] (1844:1844:1844) (2079:2079:2079))
        (PORT d[8] (1530:1530:1530) (1735:1735:1735))
        (PORT d[9] (1518:1518:1518) (1718:1718:1718))
        (PORT d[10] (1533:1533:1533) (1743:1743:1743))
        (PORT d[11] (1323:1323:1323) (1523:1523:1523))
        (PORT d[12] (1523:1523:1523) (1727:1727:1727))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1417:1417:1417) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (542:542:542))
        (PORT datab (671:671:671) (795:795:795))
        (PORT datac (544:544:544) (657:657:657))
        (PORT datad (1166:1166:1166) (1315:1315:1315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (521:521:521) (623:623:623))
        (PORT datac (611:611:611) (708:708:708))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1625:1625:1625))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (2065:2065:2065))
        (PORT d[1] (2599:2599:2599) (3049:3049:3049))
        (PORT d[2] (1550:1550:1550) (1791:1791:1791))
        (PORT d[3] (1199:1199:1199) (1429:1429:1429))
        (PORT d[4] (1568:1568:1568) (1855:1855:1855))
        (PORT d[5] (1716:1716:1716) (1983:1983:1983))
        (PORT d[6] (2361:2361:2361) (2715:2715:2715))
        (PORT d[7] (1906:1906:1906) (2224:2224:2224))
        (PORT d[8] (1655:1655:1655) (1945:1945:1945))
        (PORT d[9] (2195:2195:2195) (2521:2521:2521))
        (PORT d[10] (2017:2017:2017) (2311:2311:2311))
        (PORT d[11] (1303:1303:1303) (1535:1535:1535))
        (PORT d[12] (1629:1629:1629) (1900:1900:1900))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1956:1956:1956))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (2034:2034:2034) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2611:2611:2611))
        (PORT d[1] (2870:2870:2870) (3316:3316:3316))
        (PORT d[2] (1881:1881:1881) (2174:2174:2174))
        (PORT d[3] (1901:1901:1901) (2199:2199:2199))
        (PORT d[4] (1752:1752:1752) (2029:2029:2029))
        (PORT d[5] (1255:1255:1255) (1463:1463:1463))
        (PORT d[6] (2843:2843:2843) (3291:3291:3291))
        (PORT d[7] (1418:1418:1418) (1648:1648:1648))
        (PORT d[8] (2548:2548:2548) (2888:2888:2888))
        (PORT d[9] (1102:1102:1102) (1279:1279:1279))
        (PORT d[10] (1920:1920:1920) (2196:2196:2196))
        (PORT d[11] (1705:1705:1705) (1957:1957:1957))
        (PORT d[12] (1030:1030:1030) (1196:1196:1196))
        (PORT clk (1255:1255:1255) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1281:1281:1281))
        (PORT d[0] (1705:1705:1705) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (670:670:670) (784:784:784))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2726:2726:2726))
        (PORT d[1] (2420:2420:2420) (2842:2842:2842))
        (PORT d[2] (822:822:822) (956:956:956))
        (PORT d[3] (1365:1365:1365) (1614:1614:1614))
        (PORT d[4] (1993:1993:1993) (2370:2370:2370))
        (PORT d[5] (795:795:795) (924:924:924))
        (PORT d[6] (2349:2349:2349) (2740:2740:2740))
        (PORT d[7] (1821:1821:1821) (2135:2135:2135))
        (PORT d[8] (1682:1682:1682) (1987:1987:1987))
        (PORT d[9] (1629:1629:1629) (1869:1869:1869))
        (PORT d[10] (1122:1122:1122) (1300:1300:1300))
        (PORT d[11] (1472:1472:1472) (1738:1738:1738))
        (PORT d[12] (892:892:892) (1046:1046:1046))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1312:1312:1312))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT d[0] (1467:1467:1467) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1850:1850:1850))
        (PORT d[1] (2503:2503:2503) (2907:2907:2907))
        (PORT d[2] (1363:1363:1363) (1577:1577:1577))
        (PORT d[3] (2053:2053:2053) (2377:2377:2377))
        (PORT d[4] (1891:1891:1891) (2210:2210:2210))
        (PORT d[5] (2148:2148:2148) (2489:2489:2489))
        (PORT d[6] (494:494:494) (571:571:571))
        (PORT d[7] (1258:1258:1258) (1466:1466:1466))
        (PORT d[8] (698:698:698) (798:798:798))
        (PORT d[9] (1199:1199:1199) (1385:1385:1385))
        (PORT d[10] (713:713:713) (829:829:829))
        (PORT d[11] (1698:1698:1698) (1954:1954:1954))
        (PORT d[12] (673:673:673) (777:777:777))
        (PORT clk (1281:1281:1281) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (PORT d[0] (841:841:841) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs1090w\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1152:1152:1152))
        (PORT datab (373:373:373) (432:432:432))
        (PORT datac (543:543:543) (656:656:656))
        (PORT datad (653:653:653) (769:769:769))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (755:755:755))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (506:506:506) (603:603:603))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1457:1457:1457))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1606:1606:1606))
        (PORT d[1] (2580:2580:2580) (3026:3026:3026))
        (PORT d[2] (1924:1924:1924) (2224:2224:2224))
        (PORT d[3] (1531:1531:1531) (1805:1805:1805))
        (PORT d[4] (1508:1508:1508) (1793:1793:1793))
        (PORT d[5] (2160:2160:2160) (2505:2505:2505))
        (PORT d[6] (2018:2018:2018) (2314:2314:2314))
        (PORT d[7] (1994:1994:1994) (2301:2301:2301))
        (PORT d[8] (1866:1866:1866) (2157:2157:2157))
        (PORT d[9] (2554:2554:2554) (2930:2930:2930))
        (PORT d[10] (2015:2015:2015) (2357:2357:2357))
        (PORT d[11] (1832:1832:1832) (2141:2141:2141))
        (PORT d[12] (773:773:773) (927:927:927))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (905:905:905) (998:998:998))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (1199:1199:1199) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2173:2173:2173))
        (PORT d[1] (2911:2911:2911) (3387:3387:3387))
        (PORT d[2] (1898:1898:1898) (2175:2175:2175))
        (PORT d[3] (2473:2473:2473) (2851:2851:2851))
        (PORT d[4] (1620:1620:1620) (1891:1891:1891))
        (PORT d[5] (1934:1934:1934) (2267:2267:2267))
        (PORT d[6] (2112:2112:2112) (2397:2397:2397))
        (PORT d[7] (1953:1953:1953) (2252:2252:2252))
        (PORT d[8] (2179:2179:2179) (2472:2472:2472))
        (PORT d[9] (2014:2014:2014) (2286:2286:2286))
        (PORT d[10] (2043:2043:2043) (2329:2329:2329))
        (PORT d[11] (1688:1688:1688) (1936:1936:1936))
        (PORT d[12] (1281:1281:1281) (1496:1496:1496))
        (PORT clk (1305:1305:1305) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT d[0] (1601:1601:1601) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (342:342:342))
        (PORT datab (561:561:561) (675:675:675))
        (PORT datac (503:503:503) (601:601:601))
        (PORT datad (828:828:828) (918:918:918))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (731:731:731))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|rd_q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1649:1649:1649))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1603:1603:1603))
        (PORT d[1] (2477:2477:2477) (2923:2923:2923))
        (PORT d[2] (2086:2086:2086) (2411:2411:2411))
        (PORT d[3] (1737:1737:1737) (2041:2041:2041))
        (PORT d[4] (1715:1715:1715) (2037:2037:2037))
        (PORT d[5] (1787:1787:1787) (2071:2071:2071))
        (PORT d[6] (2013:2013:2013) (2304:2304:2304))
        (PORT d[7] (2292:2292:2292) (2667:2667:2667))
        (PORT d[8] (1874:1874:1874) (2162:2162:2162))
        (PORT d[9] (2400:2400:2400) (2757:2757:2757))
        (PORT d[10] (2021:2021:2021) (2361:2361:2361))
        (PORT d[11] (1853:1853:1853) (2169:2169:2169))
        (PORT d[12] (765:765:765) (930:930:930))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1533:1533:1533))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (1670:1670:1670) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2168:2168:2168))
        (PORT d[1] (2917:2917:2917) (3393:3393:3393))
        (PORT d[2] (2068:2068:2068) (2369:2369:2369))
        (PORT d[3] (2300:2300:2300) (2663:2663:2663))
        (PORT d[4] (1800:1800:1800) (2095:2095:2095))
        (PORT d[5] (2089:2089:2089) (2436:2436:2436))
        (PORT d[6] (2320:2320:2320) (2642:2642:2642))
        (PORT d[7] (1787:1787:1787) (2067:2067:2067))
        (PORT d[8] (2187:2187:2187) (2476:2476:2476))
        (PORT d[9] (2177:2177:2177) (2469:2469:2469))
        (PORT d[10] (2070:2070:2070) (2364:2364:2364))
        (PORT d[11] (1851:1851:1851) (2122:2122:2122))
        (PORT d[12] (1262:1262:1262) (1470:1470:1470))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1356:1356:1356) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1664:1664:1664))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (2015:2015:2015))
        (PORT d[1] (2623:2623:2623) (3079:3079:3079))
        (PORT d[2] (1913:1913:1913) (2215:2215:2215))
        (PORT d[3] (1191:1191:1191) (1426:1426:1426))
        (PORT d[4] (1541:1541:1541) (1830:1830:1830))
        (PORT d[5] (1784:1784:1784) (2065:2065:2065))
        (PORT d[6] (2174:2174:2174) (2488:2488:2488))
        (PORT d[7] (2278:2278:2278) (2647:2647:2647))
        (PORT d[8] (1875:1875:1875) (2163:2163:2163))
        (PORT d[9] (2394:2394:2394) (2754:2754:2754))
        (PORT d[10] (2386:2386:2386) (2728:2728:2728))
        (PORT d[11] (1271:1271:1271) (1498:1498:1498))
        (PORT d[12] (778:778:778) (933:933:933))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1244:1244:1244))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (1404:1404:1404) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2370:2370:2370))
        (PORT d[1] (2915:2915:2915) (3391:3391:3391))
        (PORT d[2] (2085:2085:2085) (2390:2390:2390))
        (PORT d[3] (2282:2282:2282) (2638:2638:2638))
        (PORT d[4] (1794:1794:1794) (2084:2084:2084))
        (PORT d[5] (1712:1712:1712) (1979:1979:1979))
        (PORT d[6] (2310:2310:2310) (2630:2630:2630))
        (PORT d[7] (1784:1784:1784) (2059:2059:2059))
        (PORT d[8] (2200:2200:2200) (2497:2497:2497))
        (PORT d[9] (2043:2043:2043) (2318:2318:2318))
        (PORT d[10] (2056:2056:2056) (2343:2343:2343))
        (PORT d[11] (1863:1863:1863) (2136:2136:2136))
        (PORT d[12] (1276:1276:1276) (1491:1491:1491))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT d[0] (1752:1752:1752) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs1090w\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (859:859:859))
        (PORT datab (490:490:490) (588:588:588))
        (PORT datac (603:603:603) (725:725:725))
        (PORT datad (931:931:931) (1024:1024:1024))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1180:1180:1180))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1670:1670:1670))
        (PORT d[1] (1839:1839:1839) (2165:2165:2165))
        (PORT d[2] (1140:1140:1140) (1314:1314:1314))
        (PORT d[3] (1391:1391:1391) (1654:1654:1654))
        (PORT d[4] (1544:1544:1544) (1805:1805:1805))
        (PORT d[5] (2050:2050:2050) (2388:2388:2388))
        (PORT d[6] (981:981:981) (1123:1123:1123))
        (PORT d[7] (1055:1055:1055) (1232:1232:1232))
        (PORT d[8] (2113:2113:2113) (2498:2498:2498))
        (PORT d[9] (2602:2602:2602) (3022:3022:3022))
        (PORT d[10] (1303:1303:1303) (1527:1527:1527))
        (PORT d[11] (2191:2191:2191) (2563:2563:2563))
        (PORT d[12] (1174:1174:1174) (1358:1358:1358))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1070:1070:1070))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (1263:1263:1263) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1509:1509:1509))
        (PORT d[1] (1657:1657:1657) (1894:1894:1894))
        (PORT d[2] (1648:1648:1648) (1884:1884:1884))
        (PORT d[3] (2510:2510:2510) (2884:2884:2884))
        (PORT d[4] (1657:1657:1657) (1897:1897:1897))
        (PORT d[5] (1610:1610:1610) (1863:1863:1863))
        (PORT d[6] (1611:1611:1611) (1839:1839:1839))
        (PORT d[7] (1426:1426:1426) (1615:1615:1615))
        (PORT d[8] (2020:2020:2020) (2286:2286:2286))
        (PORT d[9] (1976:1976:1976) (2270:2270:2270))
        (PORT d[10] (1801:1801:1801) (2031:2031:2031))
        (PORT d[11] (1526:1526:1526) (1772:1772:1772))
        (PORT d[12] (1844:1844:1844) (2098:2098:2098))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (737:737:737) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2311:2311:2311))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1552:1552:1552))
        (PORT d[1] (2561:2561:2561) (2959:2959:2959))
        (PORT d[2] (1843:1843:1843) (2091:2091:2091))
        (PORT d[3] (1638:1638:1638) (1924:1924:1924))
        (PORT d[4] (2020:2020:2020) (2319:2319:2319))
        (PORT d[5] (1880:1880:1880) (2220:2220:2220))
        (PORT d[6] (1723:1723:1723) (1983:1983:1983))
        (PORT d[7] (1097:1097:1097) (1293:1293:1293))
        (PORT d[8] (2366:2366:2366) (2774:2774:2774))
        (PORT d[9] (2070:2070:2070) (2405:2405:2405))
        (PORT d[10] (1558:1558:1558) (1811:1811:1811))
        (PORT d[11] (1682:1682:1682) (1985:1985:1985))
        (PORT d[12] (1338:1338:1338) (1557:1557:1557))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1867:1867:1867))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (1847:1847:1847) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2692:2692:2692))
        (PORT d[1] (1852:1852:1852) (2124:2124:2124))
        (PORT d[2] (2126:2126:2126) (2401:2401:2401))
        (PORT d[3] (1475:1475:1475) (1655:1655:1655))
        (PORT d[4] (2084:2084:2084) (2365:2365:2365))
        (PORT d[5] (1654:1654:1654) (1931:1931:1931))
        (PORT d[6] (1807:1807:1807) (2081:2081:2081))
        (PORT d[7] (2027:2027:2027) (2315:2315:2315))
        (PORT d[8] (2719:2719:2719) (3069:3069:3069))
        (PORT d[9] (2246:2246:2246) (2582:2582:2582))
        (PORT d[10] (1770:1770:1770) (2056:2056:2056))
        (PORT d[11] (1599:1599:1599) (1851:1851:1851))
        (PORT d[12] (2605:2605:2605) (3037:3037:3037))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (1393:1393:1393) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (938:938:938))
        (PORT datab (656:656:656) (791:791:791))
        (PORT datac (505:505:505) (600:600:600))
        (PORT datad (1315:1315:1315) (1490:1490:1490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (647:647:647))
        (PORT datab (176:176:176) (214:214:214))
        (PORT datac (530:530:530) (635:635:635))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (1005:1005:1005))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (2033:2033:2033))
        (PORT d[1] (2078:2078:2078) (2447:2447:2447))
        (PORT d[2] (1446:1446:1446) (1711:1711:1711))
        (PORT d[3] (2133:2133:2133) (2507:2507:2507))
        (PORT d[4] (1121:1121:1121) (1324:1324:1324))
        (PORT d[5] (1176:1176:1176) (1355:1355:1355))
        (PORT d[6] (803:803:803) (939:939:939))
        (PORT d[7] (811:811:811) (950:950:950))
        (PORT d[8] (1150:1150:1150) (1330:1330:1330))
        (PORT d[9] (2784:2784:2784) (3241:3241:3241))
        (PORT d[10] (1529:1529:1529) (1767:1767:1767))
        (PORT d[11] (1606:1606:1606) (1894:1894:1894))
        (PORT d[12] (1444:1444:1444) (1661:1661:1661))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2162:2162:2162))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (2230:2230:2230) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (2062:2062:2062))
        (PORT d[1] (845:845:845) (979:979:979))
        (PORT d[2] (1222:1222:1222) (1422:1422:1422))
        (PORT d[3] (2643:2643:2643) (3063:3063:3063))
        (PORT d[4] (1887:1887:1887) (2212:2212:2212))
        (PORT d[5] (679:679:679) (787:787:787))
        (PORT d[6] (1461:1461:1461) (1668:1668:1668))
        (PORT d[7] (2140:2140:2140) (2420:2420:2420))
        (PORT d[8] (1157:1157:1157) (1313:1313:1313))
        (PORT d[9] (1331:1331:1331) (1516:1516:1516))
        (PORT d[10] (852:852:852) (976:976:976))
        (PORT d[11] (1578:1578:1578) (1829:1829:1829))
        (PORT d[12] (1196:1196:1196) (1371:1371:1371))
        (PORT clk (1332:1332:1332) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (PORT d[0] (1044:1044:1044) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1409:1409:1409))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2449:2449:2449))
        (PORT d[1] (2080:2080:2080) (2451:2451:2451))
        (PORT d[2] (1023:1023:1023) (1186:1186:1186))
        (PORT d[3] (1554:1554:1554) (1830:1830:1830))
        (PORT d[4] (971:971:971) (1140:1140:1140))
        (PORT d[5] (1528:1528:1528) (1755:1755:1755))
        (PORT d[6] (1175:1175:1175) (1367:1367:1367))
        (PORT d[7] (1014:1014:1014) (1184:1184:1184))
        (PORT d[8] (2035:2035:2035) (2390:2390:2390))
        (PORT d[9] (1987:1987:1987) (2283:2283:2283))
        (PORT d[10] (786:786:786) (919:919:919))
        (PORT d[11] (1641:1641:1641) (1926:1926:1926))
        (PORT d[12] (677:677:677) (795:795:795))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1478:1478:1478))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (1638:1638:1638) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2250:2250:2250))
        (PORT d[1] (1187:1187:1187) (1366:1366:1366))
        (PORT d[2] (1563:1563:1563) (1804:1804:1804))
        (PORT d[3] (401:401:401) (476:476:476))
        (PORT d[4] (505:505:505) (593:593:593))
        (PORT d[5] (1059:1059:1059) (1227:1227:1227))
        (PORT d[6] (825:825:825) (946:946:946))
        (PORT d[7] (2315:2315:2315) (2616:2616:2616))
        (PORT d[8] (892:892:892) (1020:1020:1020))
        (PORT d[9] (1834:1834:1834) (2081:2081:2081))
        (PORT d[10] (684:684:684) (790:790:790))
        (PORT d[11] (1888:1888:1888) (2177:2177:2177))
        (PORT d[12] (499:499:499) (574:574:574))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (444:444:444) (484:484:484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (683:683:683))
        (PORT datab (586:586:586) (661:661:661))
        (PORT datac (507:507:507) (602:602:602))
        (PORT datad (637:637:637) (767:767:767))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (984:984:984))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1906:1906:1906))
        (PORT d[1] (1245:1245:1245) (1461:1461:1461))
        (PORT d[2] (1123:1123:1123) (1290:1290:1290))
        (PORT d[3] (1350:1350:1350) (1604:1604:1604))
        (PORT d[4] (1232:1232:1232) (1441:1441:1441))
        (PORT d[5] (703:703:703) (817:817:817))
        (PORT d[6] (1655:1655:1655) (1898:1898:1898))
        (PORT d[7] (836:836:836) (972:972:972))
        (PORT d[8] (686:686:686) (803:803:803))
        (PORT d[9] (1752:1752:1752) (2018:2018:2018))
        (PORT d[10] (1496:1496:1496) (1746:1746:1746))
        (PORT d[11] (992:992:992) (1152:1152:1152))
        (PORT d[12] (2102:2102:2102) (2468:2468:2468))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (539:539:539) (563:563:563))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT d[0] (823:823:823) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (821:821:821) (934:934:934))
        (PORT d[1] (1838:1838:1838) (2099:2099:2099))
        (PORT d[2] (1948:1948:1948) (2210:2210:2210))
        (PORT d[3] (831:831:831) (948:948:948))
        (PORT d[4] (1851:1851:1851) (2117:2117:2117))
        (PORT d[5] (2060:2060:2060) (2355:2355:2355))
        (PORT d[6] (1642:1642:1642) (1872:1872:1872))
        (PORT d[7] (1111:1111:1111) (1257:1257:1257))
        (PORT d[8] (2350:2350:2350) (2657:2657:2657))
        (PORT d[9] (2298:2298:2298) (2630:2630:2630))
        (PORT d[10] (1251:1251:1251) (1468:1468:1468))
        (PORT d[11] (999:999:999) (1128:1128:1128))
        (PORT d[12] (2024:2024:2024) (2308:2308:2308))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (563:563:563) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2205:2205:2205))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2371:2371:2371))
        (PORT d[1] (1810:1810:1810) (2104:2104:2104))
        (PORT d[2] (846:846:846) (988:988:988))
        (PORT d[3] (1195:1195:1195) (1420:1420:1420))
        (PORT d[4] (2572:2572:2572) (3053:3053:3053))
        (PORT d[5] (2512:2512:2512) (2943:2943:2943))
        (PORT d[6] (2059:2059:2059) (2399:2399:2399))
        (PORT d[7] (2353:2353:2353) (2741:2741:2741))
        (PORT d[8] (1796:1796:1796) (2095:2095:2095))
        (PORT d[9] (1184:1184:1184) (1371:1371:1371))
        (PORT d[10] (2460:2460:2460) (2861:2861:2861))
        (PORT d[11] (1392:1392:1392) (1617:1617:1617))
        (PORT d[12] (1548:1548:1548) (1836:1836:1836))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (1044:1044:1044))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (1251:1251:1251) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1171:1171:1171))
        (PORT d[1] (2313:2313:2313) (2694:2694:2694))
        (PORT d[2] (1333:1333:1333) (1524:1524:1524))
        (PORT d[3] (2161:2161:2161) (2477:2477:2477))
        (PORT d[4] (2101:2101:2101) (2429:2429:2429))
        (PORT d[5] (1393:1393:1393) (1613:1613:1613))
        (PORT d[6] (2656:2656:2656) (3084:3084:3084))
        (PORT d[7] (968:968:968) (1103:1103:1103))
        (PORT d[8] (3087:3087:3087) (3499:3499:3499))
        (PORT d[9] (1128:1128:1128) (1322:1322:1322))
        (PORT d[10] (1092:1092:1092) (1289:1289:1289))
        (PORT d[11] (1909:1909:1909) (2211:2211:2211))
        (PORT d[12] (1120:1120:1120) (1277:1277:1277))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (951:951:951) (1072:1072:1072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs1090w\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (974:974:974))
        (PORT datab (390:390:390) (476:476:476))
        (PORT datac (660:660:660) (750:750:750))
        (PORT datad (676:676:676) (769:769:769))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (533:533:533) (639:639:639))
        (PORT datad (568:568:568) (647:647:647))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1536:1536:1536))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (1074:1074:1074))
        (PORT d[1] (1836:1836:1836) (2144:2144:2144))
        (PORT d[2] (1518:1518:1518) (1746:1746:1746))
        (PORT d[3] (1383:1383:1383) (1644:1644:1644))
        (PORT d[4] (1715:1715:1715) (2002:2002:2002))
        (PORT d[5] (1685:1685:1685) (1976:1976:1976))
        (PORT d[6] (1529:1529:1529) (1761:1761:1761))
        (PORT d[7] (1207:1207:1207) (1395:1395:1395))
        (PORT d[8] (2113:2113:2113) (2496:2496:2496))
        (PORT d[9] (2227:2227:2227) (2590:2590:2590))
        (PORT d[10] (1606:1606:1606) (1884:1884:1884))
        (PORT d[11] (1848:1848:1848) (2185:2185:2185))
        (PORT d[12] (1370:1370:1370) (1583:1583:1583))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1621:1621:1621))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (1767:1767:1767) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1708:1708:1708))
        (PORT d[1] (1450:1450:1450) (1647:1647:1647))
        (PORT d[2] (1444:1444:1444) (1644:1644:1644))
        (PORT d[3] (2168:2168:2168) (2492:2492:2492))
        (PORT d[4] (1471:1471:1471) (1676:1676:1676))
        (PORT d[5] (1396:1396:1396) (1615:1615:1615))
        (PORT d[6] (1640:1640:1640) (1872:1872:1872))
        (PORT d[7] (1645:1645:1645) (1857:1857:1857))
        (PORT d[8] (1650:1650:1650) (1863:1863:1863))
        (PORT d[9] (1620:1620:1620) (1854:1854:1854))
        (PORT d[10] (1431:1431:1431) (1605:1605:1605))
        (PORT d[11] (1317:1317:1317) (1506:1506:1506))
        (PORT d[12] (1632:1632:1632) (1846:1846:1846))
        (PORT clk (1333:1333:1333) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (PORT d[0] (1076:1076:1076) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (624:624:624))
        (PORT datab (502:502:502) (595:595:595))
        (PORT datac (473:473:473) (551:551:551))
        (PORT datad (1032:1032:1032) (1174:1174:1174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result5w\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (291:291:291) (332:332:332))
        (PORT datad (522:522:522) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|rd_q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (587:587:587))
        (PORT datab (469:469:469) (556:556:556))
        (PORT datac (292:292:292) (337:337:337))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (159:159:159))
        (PORT datab (137:137:137) (173:173:173))
        (PORT datad (497:497:497) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2275:2275:2275))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (2140:2140:2140))
        (PORT d[1] (2450:2450:2450) (2885:2885:2885))
        (PORT d[2] (992:992:992) (1152:1152:1152))
        (PORT d[3] (1354:1354:1354) (1605:1605:1605))
        (PORT d[4] (2221:2221:2221) (2646:2646:2646))
        (PORT d[5] (2142:2142:2142) (2516:2516:2516))
        (PORT d[6] (2061:2061:2061) (2402:2402:2402))
        (PORT d[7] (2014:2014:2014) (2354:2354:2354))
        (PORT d[8] (1540:1540:1540) (1789:1789:1789))
        (PORT d[9] (1357:1357:1357) (1557:1557:1557))
        (PORT d[10] (2219:2219:2219) (2576:2576:2576))
        (PORT d[11] (1402:1402:1402) (1626:1626:1626))
        (PORT d[12] (1163:1163:1163) (1393:1393:1393))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1322:1322:1322))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (1353:1353:1353) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1559:1559:1559))
        (PORT d[1] (2431:2431:2431) (2815:2815:2815))
        (PORT d[2] (1324:1324:1324) (1513:1513:1513))
        (PORT d[3] (1834:1834:1834) (2105:2105:2105))
        (PORT d[4] (1925:1925:1925) (2236:2236:2236))
        (PORT d[5] (1048:1048:1048) (1222:1222:1222))
        (PORT d[6] (2424:2424:2424) (2806:2806:2806))
        (PORT d[7] (1125:1125:1125) (1291:1291:1291))
        (PORT d[8] (3407:3407:3407) (3852:3852:3852))
        (PORT d[9] (960:960:960) (1123:1123:1123))
        (PORT d[10] (1514:1514:1514) (1775:1775:1775))
        (PORT d[11] (1534:1534:1534) (1774:1774:1774))
        (PORT d[12] (1403:1403:1403) (1650:1650:1650))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (PORT d[0] (1127:1127:1127) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1099:1099:1099))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (626:626:626) (721:721:721))
        (PORT d[1] (1441:1441:1441) (1684:1684:1684))
        (PORT d[2] (701:701:701) (810:810:810))
        (PORT d[3] (1173:1173:1173) (1393:1393:1393))
        (PORT d[4] (1401:1401:1401) (1626:1626:1626))
        (PORT d[5] (2684:2684:2684) (3130:3130:3130))
        (PORT d[6] (2413:2413:2413) (2805:2805:2805))
        (PORT d[7] (2521:2521:2521) (2930:2930:2930))
        (PORT d[8] (663:663:663) (769:769:769))
        (PORT d[9] (1384:1384:1384) (1595:1595:1595))
        (PORT d[10] (2644:2644:2644) (3067:3067:3067))
        (PORT d[11] (1215:1215:1215) (1412:1412:1412))
        (PORT d[12] (1899:1899:1899) (2236:2236:2236))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (536:536:536) (560:560:560))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT d[0] (820:820:820) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (955:955:955))
        (PORT d[1] (2518:2518:2518) (2929:2929:2929))
        (PORT d[2] (1687:1687:1687) (1927:1927:1927))
        (PORT d[3] (959:959:959) (1078:1078:1078))
        (PORT d[4] (2196:2196:2196) (2508:2508:2508))
        (PORT d[5] (1710:1710:1710) (1965:1965:1965))
        (PORT d[6] (1988:1988:1988) (2256:2256:2256))
        (PORT d[7] (1119:1119:1119) (1264:1264:1264))
        (PORT d[8] (2862:2862:2862) (3236:3236:3236))
        (PORT d[9] (1167:1167:1167) (1369:1369:1369))
        (PORT d[10] (1171:1171:1171) (1387:1387:1387))
        (PORT d[11] (791:791:791) (890:890:890))
        (PORT d[12] (1154:1154:1154) (1320:1320:1320))
        (PORT clk (1307:1307:1307) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (PORT d[0] (414:414:414) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs790w\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1291:1291:1291))
        (PORT datab (506:506:506) (603:603:603))
        (PORT datac (601:601:601) (723:723:723))
        (PORT datad (461:461:461) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2255:2255:2255))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (2002:2002:2002))
        (PORT d[1] (2936:2936:2936) (3394:3394:3394))
        (PORT d[2] (2051:2051:2051) (2408:2408:2408))
        (PORT d[3] (1190:1190:1190) (1410:1410:1410))
        (PORT d[4] (2074:2074:2074) (2475:2475:2475))
        (PORT d[5] (2549:2549:2549) (2960:2960:2960))
        (PORT d[6] (2596:2596:2596) (3016:3016:3016))
        (PORT d[7] (1298:1298:1298) (1525:1525:1525))
        (PORT d[8] (1779:1779:1779) (2081:2081:2081))
        (PORT d[9] (1507:1507:1507) (1747:1747:1747))
        (PORT d[10] (1366:1366:1366) (1588:1588:1588))
        (PORT d[11] (1872:1872:1872) (2201:2201:2201))
        (PORT d[12] (1707:1707:1707) (2001:2001:2001))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1193:1193:1193))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (1374:1374:1374) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2263:2263:2263))
        (PORT d[1] (2264:2264:2264) (2610:2610:2610))
        (PORT d[2] (1600:1600:1600) (1855:1855:1855))
        (PORT d[3] (1530:1530:1530) (1739:1739:1739))
        (PORT d[4] (2815:2815:2815) (3197:3197:3197))
        (PORT d[5] (1464:1464:1464) (1709:1709:1709))
        (PORT d[6] (2495:2495:2495) (2863:2863:2863))
        (PORT d[7] (1517:1517:1517) (1754:1754:1754))
        (PORT d[8] (3472:3472:3472) (3933:3933:3933))
        (PORT d[9] (1423:1423:1423) (1645:1645:1645))
        (PORT d[10] (1055:1055:1055) (1240:1240:1240))
        (PORT d[11] (1606:1606:1606) (1864:1864:1864))
        (PORT d[12] (1851:1851:1851) (2165:2165:2165))
        (PORT clk (1261:1261:1261) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1287:1287:1287))
        (PORT d[0] (1623:1623:1623) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1482:1482:1482))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1278:1278:1278))
        (PORT d[1] (1819:1819:1819) (2124:2124:2124))
        (PORT d[2] (1334:1334:1334) (1540:1540:1540))
        (PORT d[3] (1364:1364:1364) (1623:1623:1623))
        (PORT d[4] (1541:1541:1541) (1803:1803:1803))
        (PORT d[5] (1498:1498:1498) (1762:1762:1762))
        (PORT d[6] (1683:1683:1683) (1936:1936:1936))
        (PORT d[7] (1245:1245:1245) (1454:1454:1454))
        (PORT d[8] (2082:2082:2082) (2458:2458:2458))
        (PORT d[9] (2404:2404:2404) (2794:2794:2794))
        (PORT d[10] (1807:1807:1807) (2114:2114:2114))
        (PORT d[11] (2002:2002:2002) (2348:2348:2348))
        (PORT d[12] (1343:1343:1343) (1549:1549:1549))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1202:1202:1202))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (1345:1345:1345) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1893:1893:1893))
        (PORT d[1] (1449:1449:1449) (1646:1646:1646))
        (PORT d[2] (1435:1435:1435) (1637:1637:1637))
        (PORT d[3] (2333:2333:2333) (2683:2683:2683))
        (PORT d[4] (1464:1464:1464) (1674:1674:1674))
        (PORT d[5] (1433:1433:1433) (1663:1663:1663))
        (PORT d[6] (1477:1477:1477) (1687:1687:1687))
        (PORT d[7] (1622:1622:1622) (1839:1839:1839))
        (PORT d[8] (2092:2092:2092) (2367:2367:2367))
        (PORT d[9] (1780:1780:1780) (2041:2041:2041))
        (PORT d[10] (1294:1294:1294) (1519:1519:1519))
        (PORT d[11] (1476:1476:1476) (1695:1695:1695))
        (PORT d[12] (1640:1640:1640) (1861:1861:1861))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (1073:1073:1073) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (875:875:875))
        (PORT datab (1099:1099:1099) (1309:1309:1309))
        (PORT datac (604:604:604) (726:726:726))
        (PORT datad (497:497:497) (585:585:585))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1612:1612:1612))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1800:1800:1800))
        (PORT d[1] (2457:2457:2457) (2894:2894:2894))
        (PORT d[2] (1746:1746:1746) (2017:2017:2017))
        (PORT d[3] (1832:1832:1832) (2172:2172:2172))
        (PORT d[4] (1398:1398:1398) (1675:1675:1675))
        (PORT d[5] (1792:1792:1792) (2088:2088:2088))
        (PORT d[6] (1632:1632:1632) (1869:1869:1869))
        (PORT d[7] (1678:1678:1678) (1953:1953:1953))
        (PORT d[8] (1680:1680:1680) (1950:1950:1950))
        (PORT d[9] (2672:2672:2672) (3108:3108:3108))
        (PORT d[10] (1677:1677:1677) (1982:1982:1982))
        (PORT d[11] (1802:1802:1802) (2103:2103:2103))
        (PORT d[12] (958:958:958) (1141:1141:1141))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (2047:2047:2047))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (2148:2148:2148) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2196:2196:2196))
        (PORT d[1] (2916:2916:2916) (3388:3388:3388))
        (PORT d[2] (1410:1410:1410) (1621:1621:1621))
        (PORT d[3] (2289:2289:2289) (2643:2643:2643))
        (PORT d[4] (1432:1432:1432) (1669:1669:1669))
        (PORT d[5] (1558:1558:1558) (1835:1835:1835))
        (PORT d[6] (1915:1915:1915) (2175:2175:2175))
        (PORT d[7] (2039:2039:2039) (2305:2305:2305))
        (PORT d[8] (1692:1692:1692) (1914:1914:1914))
        (PORT d[9] (1818:1818:1818) (2065:2065:2065))
        (PORT d[10] (1709:1709:1709) (1952:1952:1952))
        (PORT d[11] (1311:1311:1311) (1512:1512:1512))
        (PORT d[12] (1255:1255:1255) (1459:1459:1459))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT d[0] (1587:1587:1587) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2263:2263:2263))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2305:2305:2305))
        (PORT d[1] (1988:1988:1988) (2303:2303:2303))
        (PORT d[2] (856:856:856) (1001:1001:1001))
        (PORT d[3] (1374:1374:1374) (1635:1635:1635))
        (PORT d[4] (2210:2210:2210) (2634:2634:2634))
        (PORT d[5] (2139:2139:2139) (2512:2512:2512))
        (PORT d[6] (2042:2042:2042) (2378:2378:2378))
        (PORT d[7] (2159:2159:2159) (2523:2523:2523))
        (PORT d[8] (1381:1381:1381) (1610:1610:1610))
        (PORT d[9] (1351:1351:1351) (1551:1551:1551))
        (PORT d[10] (2084:2084:2084) (2430:2430:2430))
        (PORT d[11] (1410:1410:1410) (1637:1637:1637))
        (PORT d[12] (1347:1347:1347) (1609:1609:1609))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1133:1133:1133))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (1334:1334:1334) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1558:1558:1558))
        (PORT d[1] (2323:2323:2323) (2686:2686:2686))
        (PORT d[2] (1455:1455:1455) (1653:1653:1653))
        (PORT d[3] (1829:1829:1829) (2095:2095:2095))
        (PORT d[4] (1630:1630:1630) (1902:1902:1902))
        (PORT d[5] (1181:1181:1181) (1365:1365:1365))
        (PORT d[6] (2429:2429:2429) (2809:2809:2809))
        (PORT d[7] (1131:1131:1131) (1302:1302:1302))
        (PORT d[8] (1154:1154:1154) (1303:1303:1303))
        (PORT d[9] (971:971:971) (1138:1138:1138))
        (PORT d[10] (1614:1614:1614) (1886:1886:1886))
        (PORT d[11] (1684:1684:1684) (1949:1949:1949))
        (PORT d[12] (1539:1539:1539) (1803:1803:1803))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT d[0] (1531:1531:1531) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (752:752:752))
        (PORT datab (513:513:513) (610:610:610))
        (PORT datac (1091:1091:1091) (1218:1218:1218))
        (PORT datad (984:984:984) (1110:1110:1110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2795:2795:2795))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1859:1859:1859))
        (PORT d[1] (2617:2617:2617) (3064:3064:3064))
        (PORT d[2] (1565:1565:1565) (1825:1825:1825))
        (PORT d[3] (1475:1475:1475) (1729:1729:1729))
        (PORT d[4] (1893:1893:1893) (2224:2224:2224))
        (PORT d[5] (1522:1522:1522) (1759:1759:1759))
        (PORT d[6] (2200:2200:2200) (2531:2531:2531))
        (PORT d[7] (1897:1897:1897) (2215:2215:2215))
        (PORT d[8] (1488:1488:1488) (1757:1757:1757))
        (PORT d[9] (1946:1946:1946) (2221:2221:2221))
        (PORT d[10] (1826:1826:1826) (2084:2084:2084))
        (PORT d[11] (1310:1310:1310) (1542:1542:1542))
        (PORT d[12] (1611:1611:1611) (1881:1881:1881))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1760:1760:1760))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (PORT d[0] (1844:1844:1844) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2589:2589:2589))
        (PORT d[1] (2846:2846:2846) (3296:3296:3296))
        (PORT d[2] (1732:1732:1732) (2001:2001:2001))
        (PORT d[3] (1864:1864:1864) (2154:2154:2154))
        (PORT d[4] (1591:1591:1591) (1847:1847:1847))
        (PORT d[5] (1280:1280:1280) (1506:1506:1506))
        (PORT d[6] (2676:2676:2676) (3098:3098:3098))
        (PORT d[7] (1433:1433:1433) (1667:1667:1667))
        (PORT d[8] (2734:2734:2734) (3104:3104:3104))
        (PORT d[9] (1087:1087:1087) (1261:1261:1261))
        (PORT d[10] (1896:1896:1896) (2172:2172:2172))
        (PORT d[11] (1340:1340:1340) (1535:1535:1535))
        (PORT d[12] (1575:1575:1575) (1845:1845:1845))
        (PORT clk (1270:1270:1270) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (PORT d[0] (1070:1070:1070) (1210:1210:1210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (3003:3003:3003))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1827:1827:1827))
        (PORT d[1] (2438:2438:2438) (2865:2865:2865))
        (PORT d[2] (2054:2054:2054) (2365:2365:2365))
        (PORT d[3] (1521:1521:1521) (1786:1786:1786))
        (PORT d[4] (1509:1509:1509) (1796:1796:1796))
        (PORT d[5] (2166:2166:2166) (2517:2517:2517))
        (PORT d[6] (1991:1991:1991) (2279:2279:2279))
        (PORT d[7] (1985:1985:1985) (2290:2290:2290))
        (PORT d[8] (1695:1695:1695) (1963:1963:1963))
        (PORT d[9] (2580:2580:2580) (2964:2964:2964))
        (PORT d[10] (1860:1860:1860) (2188:2188:2188))
        (PORT d[11] (1819:1819:1819) (2128:2128:2128))
        (PORT d[12] (791:791:791) (949:949:949))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1797:1797:1797))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT d[0] (1926:1926:1926) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2173:2173:2173))
        (PORT d[1] (2745:2745:2745) (3197:3197:3197))
        (PORT d[2] (1890:1890:1890) (2167:2167:2167))
        (PORT d[3] (2470:2470:2470) (2852:2852:2852))
        (PORT d[4] (1624:1624:1624) (1893:1893:1893))
        (PORT d[5] (1914:1914:1914) (2239:2239:2239))
        (PORT d[6] (2122:2122:2122) (2409:2409:2409))
        (PORT d[7] (1959:1959:1959) (2258:2258:2258))
        (PORT d[8] (2001:2001:2001) (2266:2266:2266))
        (PORT d[9] (1849:1849:1849) (2096:2096:2096))
        (PORT d[10] (1888:1888:1888) (2157:2157:2157))
        (PORT d[11] (1681:1681:1681) (1928:1928:1928))
        (PORT d[12] (1280:1280:1280) (1495:1495:1495))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT d[0] (1575:1575:1575) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs790w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (751:751:751))
        (PORT datab (1036:1036:1036) (1217:1217:1217))
        (PORT datac (1131:1131:1131) (1298:1298:1298))
        (PORT datad (495:495:495) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (706:706:706))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (829:829:829) (959:959:959))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (984:984:984))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (516:516:516) (612:612:612))
        (PORT datac (369:369:369) (437:437:437))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (679:679:679) (793:793:793))
        (PORT d[1] (669:669:669) (781:781:781))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2246:2246:2246))
        (PORT d[1] (2068:2068:2068) (2435:2435:2435))
        (PORT d[2] (1637:1637:1637) (1929:1929:1929))
        (PORT d[3] (1718:1718:1718) (2016:2016:2016))
        (PORT d[4] (822:822:822) (980:980:980))
        (PORT d[5] (1362:1362:1362) (1568:1568:1568))
        (PORT d[6] (994:994:994) (1160:1160:1160))
        (PORT d[7] (812:812:812) (948:948:948))
        (PORT d[8] (1333:1333:1333) (1537:1537:1537))
        (PORT d[9] (1995:1995:1995) (2287:2287:2287))
        (PORT d[10] (1338:1338:1338) (1548:1548:1548))
        (PORT d[11] (1815:1815:1815) (2136:2136:2136))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1244:1244:1244))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (1262:1262:1262) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2277:2277:2277))
        (PORT d[1] (1037:1037:1037) (1202:1202:1202))
        (PORT d[2] (1400:1400:1400) (1624:1624:1624))
        (PORT d[3] (580:580:580) (677:677:677))
        (PORT d[4] (534:534:534) (627:627:627))
        (PORT d[5] (880:880:880) (1023:1023:1023))
        (PORT d[6] (806:806:806) (922:922:922))
        (PORT d[7] (2308:2308:2308) (2608:2608:2608))
        (PORT d[8] (1333:1333:1333) (1509:1509:1509))
        (PORT d[9] (1513:1513:1513) (1721:1721:1721))
        (PORT d[10] (1560:1560:1560) (1778:1778:1778))
        (PORT d[11] (2058:2058:2058) (2367:2367:2367))
        (PORT clk (1320:1320:1320) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (PORT d[0] (728:728:728) (803:803:803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1552:1552:1552))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1357:1357:1357))
        (PORT d[1] (1695:1695:1695) (2000:2000:2000))
        (PORT d[2] (1485:1485:1485) (1757:1757:1757))
        (PORT d[3] (1582:1582:1582) (1879:1879:1879))
        (PORT d[4] (1555:1555:1555) (1852:1852:1852))
        (PORT d[5] (1291:1291:1291) (1476:1476:1476))
        (PORT d[6] (1481:1481:1481) (1710:1710:1710))
        (PORT d[7] (1364:1364:1364) (1581:1581:1581))
        (PORT d[8] (1478:1478:1478) (1708:1708:1708))
        (PORT d[9] (2221:2221:2221) (2587:2587:2587))
        (PORT d[10] (1746:1746:1746) (2042:2042:2042))
        (PORT d[11] (1446:1446:1446) (1709:1709:1709))
        (PORT d[12] (1496:1496:1496) (1729:1729:1729))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1804:1804:1804))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (1721:1721:1721) (1916:1916:1916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2343:2343:2343))
        (PORT d[1] (1324:1324:1324) (1517:1517:1517))
        (PORT d[2] (1340:1340:1340) (1550:1550:1550))
        (PORT d[3] (2251:2251:2251) (2608:2608:2608))
        (PORT d[4] (1474:1474:1474) (1728:1728:1728))
        (PORT d[5] (1547:1547:1547) (1812:1812:1812))
        (PORT d[6] (1328:1328:1328) (1515:1515:1515))
        (PORT d[7] (1811:1811:1811) (2047:2047:2047))
        (PORT d[8] (1198:1198:1198) (1361:1361:1361))
        (PORT d[9] (1358:1358:1358) (1558:1558:1558))
        (PORT d[10] (1192:1192:1192) (1360:1360:1360))
        (PORT d[11] (1345:1345:1345) (1560:1560:1560))
        (PORT d[12] (1333:1333:1333) (1513:1513:1513))
        (PORT clk (1328:1328:1328) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1355:1355:1355))
        (PORT d[0] (1421:1421:1421) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (806:806:806))
        (PORT datab (326:326:326) (373:373:373))
        (PORT datac (868:868:868) (979:979:979))
        (PORT datad (657:657:657) (770:770:770))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (922:922:922))
        (PORT datab (351:351:351) (413:413:413))
        (PORT datac (263:263:263) (299:299:299))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|rd_q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (994:994:994))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2469:2469:2469))
        (PORT d[1] (2075:2075:2075) (2443:2443:2443))
        (PORT d[2] (1015:1015:1015) (1177:1177:1177))
        (PORT d[3] (1549:1549:1549) (1828:1828:1828))
        (PORT d[4] (2014:2014:2014) (2397:2397:2397))
        (PORT d[5] (640:640:640) (753:753:753))
        (PORT d[6] (2528:2528:2528) (2939:2939:2939))
        (PORT d[7] (1022:1022:1022) (1192:1192:1192))
        (PORT d[8] (1874:1874:1874) (2209:2209:2209))
        (PORT d[9] (1813:1813:1813) (2079:2079:2079))
        (PORT d[10] (1154:1154:1154) (1338:1338:1338))
        (PORT d[11] (1493:1493:1493) (1759:1759:1759))
        (PORT d[12] (700:700:700) (825:825:825))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1562:1562:1562))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1680:1680:1680) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2186:2186:2186))
        (PORT d[1] (2547:2547:2547) (2961:2961:2961))
        (PORT d[2] (1371:1371:1371) (1581:1581:1581))
        (PORT d[3] (1885:1885:1885) (2192:2192:2192))
        (PORT d[4] (2067:2067:2067) (2408:2408:2408))
        (PORT d[5] (1057:1057:1057) (1223:1223:1223))
        (PORT d[6] (1018:1018:1018) (1173:1173:1173))
        (PORT d[7] (532:532:532) (612:612:612))
        (PORT d[8] (730:730:730) (837:837:837))
        (PORT d[9] (1709:1709:1709) (1944:1944:1944))
        (PORT d[10] (545:545:545) (635:635:635))
        (PORT d[11] (1866:1866:1866) (2143:2143:2143))
        (PORT d[12] (477:477:477) (549:549:549))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (647:647:647) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2448:2448:2448))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1935:1935:1935))
        (PORT d[1] (2952:2952:2952) (3413:3413:3413))
        (PORT d[2] (1673:1673:1673) (1975:1975:1975))
        (PORT d[3] (1231:1231:1231) (1461:1461:1461))
        (PORT d[4] (2204:2204:2204) (2616:2616:2616))
        (PORT d[5] (2386:2386:2386) (2779:2779:2779))
        (PORT d[6] (2268:2268:2268) (2645:2645:2645))
        (PORT d[7] (1306:1306:1306) (1534:1534:1534))
        (PORT d[8] (1585:1585:1585) (1855:1855:1855))
        (PORT d[9] (1476:1476:1476) (1707:1707:1707))
        (PORT d[10] (1343:1343:1343) (1559:1559:1559))
        (PORT d[11] (1286:1286:1286) (1512:1512:1512))
        (PORT d[12] (1516:1516:1516) (1786:1786:1786))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1795:1795:1795))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (1927:1927:1927) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2030:2030:2030))
        (PORT d[1] (2238:2238:2238) (2573:2573:2573))
        (PORT d[2] (1398:1398:1398) (1620:1620:1620))
        (PORT d[3] (1379:1379:1379) (1576:1576:1576))
        (PORT d[4] (2993:2993:2993) (3397:3397:3397))
        (PORT d[5] (1258:1258:1258) (1470:1470:1470))
        (PORT d[6] (2295:2295:2295) (2633:2633:2633))
        (PORT d[7] (1311:1311:1311) (1516:1516:1516))
        (PORT d[8] (3653:3653:3653) (4137:4137:4137))
        (PORT d[9] (1243:1243:1243) (1437:1437:1437))
        (PORT d[10] (1219:1219:1219) (1422:1422:1422))
        (PORT d[11] (1394:1394:1394) (1616:1616:1616))
        (PORT d[12] (1653:1653:1653) (1936:1936:1936))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT d[0] (981:981:981) (1115:1115:1115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs790w\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (673:673:673))
        (PORT datab (655:655:655) (790:790:790))
        (PORT datac (504:504:504) (599:599:599))
        (PORT datad (1485:1485:1485) (1690:1690:1690))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (812:812:812))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (698:698:698) (823:823:823))
        (PORT d[1] (1431:1431:1431) (1675:1675:1675))
        (PORT d[2] (796:796:796) (916:916:916))
        (PORT d[3] (1161:1161:1161) (1383:1383:1383))
        (PORT d[4] (1395:1395:1395) (1622:1622:1622))
        (PORT d[5] (994:994:994) (1193:1193:1193))
        (PORT d[6] (1832:1832:1832) (2097:2097:2097))
        (PORT d[7] (871:871:871) (1018:1018:1018))
        (PORT d[8] (845:845:845) (978:978:978))
        (PORT d[9] (1579:1579:1579) (1824:1824:1824))
        (PORT d[10] (1115:1115:1115) (1279:1279:1279))
        (PORT d[11] (1025:1025:1025) (1190:1190:1190))
        (PORT d[12] (2061:2061:2061) (2416:2416:2416))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (515:515:515) (528:528:528))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (799:799:799) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (903:903:903))
        (PORT d[1] (1987:1987:1987) (2264:2264:2264))
        (PORT d[2] (1707:1707:1707) (1949:1949:1949))
        (PORT d[3] (963:963:963) (1099:1099:1099))
        (PORT d[4] (2020:2020:2020) (2309:2309:2309))
        (PORT d[5] (1883:1883:1883) (2159:2159:2159))
        (PORT d[6] (1815:1815:1815) (2064:2064:2064))
        (PORT d[7] (921:921:921) (1040:1040:1040))
        (PORT d[8] (2695:2695:2695) (3050:3050:3050))
        (PORT d[9] (2327:2327:2327) (2669:2669:2669))
        (PORT d[10] (1346:1346:1346) (1582:1582:1582))
        (PORT d[11] (813:813:813) (915:915:915))
        (PORT d[12] (1172:1172:1172) (1343:1343:1343))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (PORT d[0] (1552:1552:1552) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2265:2265:2265))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1995:1995:1995))
        (PORT d[1] (2924:2924:2924) (3376:3376:3376))
        (PORT d[2] (1662:1662:1662) (1965:1965:1965))
        (PORT d[3] (1201:1201:1201) (1424:1424:1424))
        (PORT d[4] (2077:2077:2077) (2472:2472:2472))
        (PORT d[5] (2561:2561:2561) (2979:2979:2979))
        (PORT d[6] (2425:2425:2425) (2822:2822:2822))
        (PORT d[7] (1317:1317:1317) (1551:1551:1551))
        (PORT d[8] (1772:1772:1772) (2073:2073:2073))
        (PORT d[9] (1499:1499:1499) (1738:1738:1738))
        (PORT d[10] (1366:1366:1366) (1585:1585:1585))
        (PORT d[11] (2022:2022:2022) (2371:2371:2371))
        (PORT d[12] (1652:1652:1652) (1933:1933:1933))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1793:1793:1793))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1948:1948:1948) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2033:2033:2033))
        (PORT d[1] (2257:2257:2257) (2603:2603:2603))
        (PORT d[2] (1418:1418:1418) (1643:1643:1643))
        (PORT d[3] (1649:1649:1649) (1880:1880:1880))
        (PORT d[4] (2839:2839:2839) (3228:3228:3228))
        (PORT d[5] (1444:1444:1444) (1683:1683:1683))
        (PORT d[6] (2328:2328:2328) (2673:2673:2673))
        (PORT d[7] (1503:1503:1503) (1738:1738:1738))
        (PORT d[8] (3470:3470:3470) (3928:3928:3928))
        (PORT d[9] (1276:1276:1276) (1478:1478:1478))
        (PORT d[10] (1079:1079:1079) (1270:1270:1270))
        (PORT d[11] (1433:1433:1433) (1668:1668:1668))
        (PORT d[12] (1854:1854:1854) (2174:2174:2174))
        (PORT clk (1253:1253:1253) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1279:1279:1279))
        (PORT d[0] (1070:1070:1070) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (408:408:408))
        (PORT datab (500:500:500) (588:588:588))
        (PORT datac (486:486:486) (578:578:578))
        (PORT datad (1058:1058:1058) (1198:1198:1198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (653:653:653))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (570:570:570) (652:652:652))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (3028:3028:3028))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1806:1806:1806))
        (PORT d[1] (2609:2609:2609) (3072:3072:3072))
        (PORT d[2] (1924:1924:1924) (2225:2225:2225))
        (PORT d[3] (1537:1537:1537) (1806:1806:1806))
        (PORT d[4] (1534:1534:1534) (1829:1829:1829))
        (PORT d[5] (2161:2161:2161) (2506:2506:2506))
        (PORT d[6] (2026:2026:2026) (2323:2323:2323))
        (PORT d[7] (2002:2002:2002) (2312:2312:2312))
        (PORT d[8] (1868:1868:1868) (2155:2155:2155))
        (PORT d[9] (2390:2390:2390) (2745:2745:2745))
        (PORT d[10] (2016:2016:2016) (2356:2356:2356))
        (PORT d[11] (1829:1829:1829) (2136:2136:2136))
        (PORT d[12] (760:760:760) (913:913:913))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1248:1248:1248))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (1415:1415:1415) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2183:2183:2183))
        (PORT d[1] (2922:2922:2922) (3397:3397:3397))
        (PORT d[2] (1898:1898:1898) (2176:2176:2176))
        (PORT d[3] (2300:2300:2300) (2662:2662:2662))
        (PORT d[4] (1778:1778:1778) (2066:2066:2066))
        (PORT d[5] (2088:2088:2088) (2438:2438:2438))
        (PORT d[6] (2301:2301:2301) (2618:2618:2618))
        (PORT d[7] (1942:1942:1942) (2240:2240:2240))
        (PORT d[8] (2192:2192:2192) (2487:2487:2487))
        (PORT d[9] (2015:2015:2015) (2287:2287:2287))
        (PORT d[10] (2062:2062:2062) (2354:2354:2354))
        (PORT d[11] (1702:1702:1702) (1957:1957:1957))
        (PORT d[12] (1243:1243:1243) (1447:1447:1447))
        (PORT clk (1302:1302:1302) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT d[0] (1889:1889:1889) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2539:2539:2539))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2126:2126:2126))
        (PORT d[1] (2284:2284:2284) (2690:2690:2690))
        (PORT d[2] (1091:1091:1091) (1281:1281:1281))
        (PORT d[3] (1353:1353:1353) (1598:1598:1598))
        (PORT d[4] (2494:2494:2494) (2945:2945:2945))
        (PORT d[5] (1017:1017:1017) (1179:1179:1179))
        (PORT d[6] (2174:2174:2174) (2543:2543:2543))
        (PORT d[7] (2294:2294:2294) (2680:2680:2680))
        (PORT d[8] (1463:1463:1463) (1730:1730:1730))
        (PORT d[9] (1447:1447:1447) (1661:1661:1661))
        (PORT d[10] (1146:1146:1146) (1335:1335:1335))
        (PORT d[11] (1609:1609:1609) (1901:1901:1901))
        (PORT d[12] (1274:1274:1274) (1494:1494:1494))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1699:1699:1699))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (1814:1814:1814) (1992:1992:1992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1851:1851:1851))
        (PORT d[1] (2336:2336:2336) (2713:2713:2713))
        (PORT d[2] (1007:1007:1007) (1166:1166:1166))
        (PORT d[3] (1661:1661:1661) (1916:1916:1916))
        (PORT d[4] (1708:1708:1708) (2002:2002:2002))
        (PORT d[5] (1229:1229:1229) (1441:1441:1441))
        (PORT d[6] (2568:2568:2568) (2969:2969:2969))
        (PORT d[7] (1235:1235:1235) (1439:1439:1439))
        (PORT d[8] (728:728:728) (836:836:836))
        (PORT d[9] (867:867:867) (1012:1012:1012))
        (PORT d[10] (1214:1214:1214) (1411:1411:1411))
        (PORT d[11] (1508:1508:1508) (1735:1735:1735))
        (PORT d[12] (833:833:833) (951:951:951))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (PORT d[0] (748:748:748) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs790w\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (883:883:883))
        (PORT datab (923:923:923) (1046:1046:1046))
        (PORT datac (505:505:505) (600:600:600))
        (PORT datad (636:636:636) (765:765:765))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1216:1216:1216))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1830:1830:1830))
        (PORT d[1] (1587:1587:1587) (1867:1867:1867))
        (PORT d[2] (1645:1645:1645) (1933:1933:1933))
        (PORT d[3] (1954:1954:1954) (2304:2304:2304))
        (PORT d[4] (1775:1775:1775) (2108:2108:2108))
        (PORT d[5] (1006:1006:1006) (1159:1159:1159))
        (PORT d[6] (961:961:961) (1111:1111:1111))
        (PORT d[7] (1007:1007:1007) (1175:1175:1175))
        (PORT d[8] (1140:1140:1140) (1323:1323:1323))
        (PORT d[9] (2605:2605:2605) (3037:3037:3037))
        (PORT d[10] (1712:1712:1712) (1975:1975:1975))
        (PORT d[11] (1584:1584:1584) (1868:1868:1868))
        (PORT d[12] (1300:1300:1300) (1501:1501:1501))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1143:1143:1143))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (1308:1308:1308) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1854:1854:1854))
        (PORT d[1] (1009:1009:1009) (1163:1163:1163))
        (PORT d[2] (1032:1032:1032) (1204:1204:1204))
        (PORT d[3] (2450:2450:2450) (2842:2842:2842))
        (PORT d[4] (1728:1728:1728) (2031:2031:2031))
        (PORT d[5] (1568:1568:1568) (1839:1839:1839))
        (PORT d[6] (1302:1302:1302) (1491:1491:1491))
        (PORT d[7] (1948:1948:1948) (2199:2199:2199))
        (PORT d[8] (1584:1584:1584) (1806:1806:1806))
        (PORT d[9] (1159:1159:1159) (1323:1323:1323))
        (PORT d[10] (1212:1212:1212) (1387:1387:1387))
        (PORT d[11] (1377:1377:1377) (1598:1598:1598))
        (PORT d[12] (1162:1162:1162) (1327:1327:1327))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (1196:1196:1196) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1753:1753:1753))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1503:1503:1503))
        (PORT d[1] (2332:2332:2332) (2686:2686:2686))
        (PORT d[2] (1749:1749:1749) (1975:1975:1975))
        (PORT d[3] (1473:1473:1473) (1729:1729:1729))
        (PORT d[4] (1992:1992:1992) (2284:2284:2284))
        (PORT d[5] (1692:1692:1692) (2003:2003:2003))
        (PORT d[6] (1558:1558:1558) (1799:1799:1799))
        (PORT d[7] (1287:1287:1287) (1507:1507:1507))
        (PORT d[8] (2352:2352:2352) (2752:2752:2752))
        (PORT d[9] (1876:1876:1876) (2185:2185:2185))
        (PORT d[10] (1361:1361:1361) (1583:1583:1583))
        (PORT d[11] (1475:1475:1475) (1740:1740:1740))
        (PORT d[12] (1547:1547:1547) (1797:1797:1797))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1496:1496:1496))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1666:1666:1666) (1788:1788:1788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2541:2541:2541))
        (PORT d[1] (1879:1879:1879) (2162:2162:2162))
        (PORT d[2] (1939:1939:1939) (2187:2187:2187))
        (PORT d[3] (1645:1645:1645) (1847:1847:1847))
        (PORT d[4] (1887:1887:1887) (2139:2139:2139))
        (PORT d[5] (1673:1673:1673) (1958:1958:1958))
        (PORT d[6] (1816:1816:1816) (2091:2091:2091))
        (PORT d[7] (1845:1845:1845) (2108:2108:2108))
        (PORT d[8] (2525:2525:2525) (2851:2851:2851))
        (PORT d[9] (2053:2053:2053) (2355:2355:2355))
        (PORT d[10] (1593:1593:1593) (1858:1858:1858))
        (PORT d[11] (1398:1398:1398) (1621:1621:1621))
        (PORT d[12] (2004:2004:2004) (2290:2290:2290))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (PORT d[0] (1444:1444:1444) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (982:982:982))
        (PORT datab (1244:1244:1244) (1440:1440:1440))
        (PORT datac (508:508:508) (603:603:603))
        (PORT datad (638:638:638) (767:767:767))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (553:553:553) (661:661:661))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (523:523:523) (624:624:624))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (2060:2060:2060))
        (PORT d[1] (1418:1418:1418) (1635:1635:1635))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (689:689:689) (811:811:811))
        (PORT d[1] (1254:1254:1254) (1470:1470:1470))
        (PORT d[2] (804:804:804) (923:923:923))
        (PORT d[3] (1164:1164:1164) (1397:1397:1397))
        (PORT d[4] (2058:2058:2058) (2379:2379:2379))
        (PORT d[5] (967:967:967) (1157:1157:1157))
        (PORT d[6] (1819:1819:1819) (2084:2084:2084))
        (PORT d[7] (857:857:857) (997:997:997))
        (PORT d[8] (840:840:840) (974:974:974))
        (PORT d[9] (1584:1584:1584) (1827:1827:1827))
        (PORT d[10] (957:957:957) (1101:1101:1101))
        (PORT d[11] (1037:1037:1037) (1209:1209:1209))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (685:685:685) (723:723:723))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (969:969:969) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (900:900:900))
        (PORT d[1] (1981:1981:1981) (2250:2250:2250))
        (PORT d[2] (1985:1985:1985) (2255:2255:2255))
        (PORT d[3] (812:812:812) (925:925:925))
        (PORT d[4] (2146:2146:2146) (2441:2441:2441))
        (PORT d[5] (2052:2052:2052) (2347:2347:2347))
        (PORT d[6] (1796:1796:1796) (2039:2039:2039))
        (PORT d[7] (1083:1083:1083) (1221:1221:1221))
        (PORT d[8] (2549:2549:2549) (2890:2890:2890))
        (PORT d[9] (2325:2325:2325) (2666:2666:2666))
        (PORT d[10] (1353:1353:1353) (1589:1589:1589))
        (PORT d[11] (978:978:978) (1104:1104:1104))
        (PORT clk (1326:1326:1326) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (PORT d[0] (1126:1126:1126) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1644:1644:1644))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1201:1201:1201))
        (PORT d[1] (1825:1825:1825) (2134:2134:2134))
        (PORT d[2] (1352:1352:1352) (1562:1562:1562))
        (PORT d[3] (1393:1393:1393) (1658:1658:1658))
        (PORT d[4] (1560:1560:1560) (1824:1824:1824))
        (PORT d[5] (1852:1852:1852) (2165:2165:2165))
        (PORT d[6] (1551:1551:1551) (1787:1787:1787))
        (PORT d[7] (1240:1240:1240) (1443:1443:1443))
        (PORT d[8] (2113:2113:2113) (2495:2495:2495))
        (PORT d[9] (2383:2383:2383) (2769:2769:2769))
        (PORT d[10] (1765:1765:1765) (2061:2061:2061))
        (PORT d[11] (1817:1817:1817) (2138:2138:2138))
        (PORT d[12] (1365:1365:1365) (1579:1579:1579))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1448:1448:1448))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (1614:1614:1614) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1872:1872:1872))
        (PORT d[1] (1440:1440:1440) (1637:1637:1637))
        (PORT d[2] (1413:1413:1413) (1606:1606:1606))
        (PORT d[3] (2291:2291:2291) (2630:2630:2630))
        (PORT d[4] (1459:1459:1459) (1664:1664:1664))
        (PORT d[5] (1410:1410:1410) (1632:1632:1632))
        (PORT d[6] (1645:1645:1645) (1878:1878:1878))
        (PORT d[7] (1633:1633:1633) (1843:1843:1843))
        (PORT d[8] (1801:1801:1801) (2035:2035:2035))
        (PORT d[9] (1767:1767:1767) (2027:2027:2027))
        (PORT d[10] (1605:1605:1605) (1809:1809:1809))
        (PORT d[11] (1517:1517:1517) (1758:1758:1758))
        (PORT d[12] (1786:1786:1786) (2024:2024:2024))
        (PORT clk (1334:1334:1334) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (PORT d[0] (1083:1083:1083) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (574:574:574))
        (PORT datab (656:656:656) (791:791:791))
        (PORT datac (536:536:536) (643:643:643))
        (PORT datad (1143:1143:1143) (1296:1296:1296))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result2w\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (646:646:646))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|rd_q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (304:304:304) (354:354:354))
        (PORT datac (477:477:477) (567:567:567))
        (PORT datad (191:191:191) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1398:1398:1398))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1578:1578:1578))
        (PORT d[1] (1875:1875:1875) (2201:2201:2201))
        (PORT d[2] (1467:1467:1467) (1733:1733:1733))
        (PORT d[3] (1746:1746:1746) (2064:2064:2064))
        (PORT d[4] (1584:1584:1584) (1890:1890:1890))
        (PORT d[5] (1478:1478:1478) (1698:1698:1698))
        (PORT d[6] (1315:1315:1315) (1525:1525:1525))
        (PORT d[7] (1198:1198:1198) (1396:1396:1396))
        (PORT d[8] (1329:1329:1329) (1542:1542:1542))
        (PORT d[9] (2422:2422:2422) (2830:2830:2830))
        (PORT d[10] (1921:1921:1921) (2246:2246:2246))
        (PORT d[11] (1618:1618:1618) (1907:1907:1907))
        (PORT d[12] (1303:1303:1303) (1504:1504:1504))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1632:1632:1632))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1741:1741:1741) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2353:2353:2353))
        (PORT d[1] (1365:1365:1365) (1571:1571:1571))
        (PORT d[2] (1185:1185:1185) (1379:1379:1379))
        (PORT d[3] (2270:2270:2270) (2640:2640:2640))
        (PORT d[4] (1670:1670:1670) (1960:1960:1960))
        (PORT d[5] (1348:1348:1348) (1585:1585:1585))
        (PORT d[6] (1168:1168:1168) (1337:1337:1337))
        (PORT d[7] (1647:1647:1647) (1862:1862:1862))
        (PORT d[8] (1393:1393:1393) (1590:1590:1590))
        (PORT d[9] (1180:1180:1180) (1351:1351:1351))
        (PORT d[10] (1217:1217:1217) (1397:1397:1397))
        (PORT d[11] (1336:1336:1336) (1555:1555:1555))
        (PORT d[12] (1157:1157:1157) (1312:1312:1312))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (1241:1241:1241) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (808:808:808))
        (PORT datab (670:670:670) (793:793:793))
        (PORT datac (187:187:187) (218:218:218))
        (PORT datad (666:666:666) (778:778:778))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1744:1744:1744))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1436:1436:1436))
        (PORT d[1] (1652:1652:1652) (1943:1943:1943))
        (PORT d[2] (1646:1646:1646) (1888:1888:1888))
        (PORT d[3] (1348:1348:1348) (1591:1591:1591))
        (PORT d[4] (1541:1541:1541) (1806:1806:1806))
        (PORT d[5] (1525:1525:1525) (1794:1794:1794))
        (PORT d[6] (1676:1676:1676) (1924:1924:1924))
        (PORT d[7] (1220:1220:1220) (1420:1420:1420))
        (PORT d[8] (2099:2099:2099) (2478:2478:2478))
        (PORT d[9] (2395:2395:2395) (2781:2781:2781))
        (PORT d[10] (1795:1795:1795) (2096:2096:2096))
        (PORT d[11] (2020:2020:2020) (2370:2370:2370))
        (PORT d[12] (1182:1182:1182) (1366:1366:1366))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (984:984:984))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT d[0] (1191:1191:1191) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1894:1894:1894))
        (PORT d[1] (1460:1460:1460) (1666:1666:1666))
        (PORT d[2] (1444:1444:1444) (1636:1636:1636))
        (PORT d[3] (2323:2323:2323) (2668:2668:2668))
        (PORT d[4] (1480:1480:1480) (1692:1692:1692))
        (PORT d[5] (1597:1597:1597) (1849:1849:1849))
        (PORT d[6] (1470:1470:1470) (1680:1680:1680))
        (PORT d[7] (1456:1456:1456) (1648:1648:1648))
        (PORT d[8] (1989:1989:1989) (2249:2249:2249))
        (PORT d[9] (1946:1946:1946) (2232:2232:2232))
        (PORT d[10] (1290:1290:1290) (1518:1518:1518))
        (PORT d[11] (1387:1387:1387) (1614:1614:1614))
        (PORT d[12] (1670:1670:1670) (1901:1901:1901))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (1061:1061:1061) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1567:1567:1567))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1841:1841:1841))
        (PORT d[1] (1986:1986:1986) (2323:2323:2323))
        (PORT d[2] (977:977:977) (1123:1123:1123))
        (PORT d[3] (1328:1328:1328) (1579:1579:1579))
        (PORT d[4] (1712:1712:1712) (1993:1993:1993))
        (PORT d[5] (1731:1731:1731) (2035:2035:2035))
        (PORT d[6] (1467:1467:1467) (1683:1683:1683))
        (PORT d[7] (843:843:843) (975:975:975))
        (PORT d[8] (2283:2283:2283) (2693:2693:2693))
        (PORT d[9] (2750:2750:2750) (3187:3187:3187))
        (PORT d[10] (1321:1321:1321) (1553:1553:1553))
        (PORT d[11] (2222:2222:2222) (2604:2604:2604))
        (PORT d[12] (978:978:978) (1130:1130:1130))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (900:900:900))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (1133:1133:1133) (1193:1193:1193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1324:1324:1324))
        (PORT d[1] (1664:1664:1664) (1901:1901:1901))
        (PORT d[2] (1630:1630:1630) (1858:1858:1858))
        (PORT d[3] (2666:2666:2666) (3058:3058:3058))
        (PORT d[4] (1691:1691:1691) (1940:1940:1940))
        (PORT d[5] (1795:1795:1795) (2079:2079:2079))
        (PORT d[6] (1422:1422:1422) (1600:1600:1600))
        (PORT d[7] (1282:1282:1282) (1447:1447:1447))
        (PORT d[8] (2183:2183:2183) (2473:2473:2473))
        (PORT d[9] (2134:2134:2134) (2450:2450:2450))
        (PORT d[10] (1986:1986:1986) (2238:2238:2238))
        (PORT d[11] (1174:1174:1174) (1331:1331:1331))
        (PORT d[12] (1851:1851:1851) (2104:2104:2104))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT d[0] (1025:1025:1025) (1123:1123:1123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1102:1102:1102))
        (PORT datab (576:576:576) (686:686:686))
        (PORT datac (755:755:755) (858:858:858))
        (PORT datad (671:671:671) (782:782:782))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1764:1764:1764))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2309:2309:2309))
        (PORT d[1] (2277:2277:2277) (2680:2680:2680))
        (PORT d[2] (1079:1079:1079) (1272:1272:1272))
        (PORT d[3] (1261:1261:1261) (1491:1491:1491))
        (PORT d[4] (2299:2299:2299) (2721:2721:2721))
        (PORT d[5] (1347:1347:1347) (1548:1548:1548))
        (PORT d[6] (2157:2157:2157) (2518:2518:2518))
        (PORT d[7] (2128:2128:2128) (2489:2489:2489))
        (PORT d[8] (1650:1650:1650) (1941:1941:1941))
        (PORT d[9] (1418:1418:1418) (1625:1625:1625))
        (PORT d[10] (1307:1307:1307) (1509:1509:1509))
        (PORT d[11] (1589:1589:1589) (1872:1872:1872))
        (PORT d[12] (1122:1122:1122) (1328:1328:1328))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1499:1499:1499))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (1625:1625:1625) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2064:2064:2064))
        (PORT d[1] (2507:2507:2507) (2903:2903:2903))
        (PORT d[2] (1203:1203:1203) (1400:1400:1400))
        (PORT d[3] (1826:1826:1826) (2099:2099:2099))
        (PORT d[4] (1520:1520:1520) (1786:1786:1786))
        (PORT d[5] (1757:1757:1757) (2044:2044:2044))
        (PORT d[6] (851:851:851) (976:976:976))
        (PORT d[7] (1420:1420:1420) (1646:1646:1646))
        (PORT d[8] (899:899:899) (1030:1030:1030))
        (PORT d[9] (684:684:684) (803:803:803))
        (PORT d[10] (1373:1373:1373) (1583:1583:1583))
        (PORT d[11] (1310:1310:1310) (1510:1510:1510))
        (PORT d[12] (1338:1338:1338) (1559:1559:1559))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (1035:1035:1035) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1784:1784:1784))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (2115:2115:2115))
        (PORT d[1] (2271:2271:2271) (2667:2667:2667))
        (PORT d[2] (1066:1066:1066) (1244:1244:1244))
        (PORT d[3] (1393:1393:1393) (1628:1628:1628))
        (PORT d[4] (2146:2146:2146) (2541:2541:2541))
        (PORT d[5] (2098:2098:2098) (2465:2465:2465))
        (PORT d[6] (2175:2175:2175) (2542:2542:2542))
        (PORT d[7] (1974:1974:1974) (2317:2317:2317))
        (PORT d[8] (1668:1668:1668) (1965:1965:1965))
        (PORT d[9] (1427:1427:1427) (1636:1636:1636))
        (PORT d[10] (1437:1437:1437) (1647:1647:1647))
        (PORT d[11] (1577:1577:1577) (1860:1860:1860))
        (PORT d[12] (954:954:954) (1135:1135:1135))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1552:1552:1552))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1699:1699:1699) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2070:2070:2070))
        (PORT d[1] (2445:2445:2445) (2825:2825:2825))
        (PORT d[2] (1329:1329:1329) (1533:1533:1533))
        (PORT d[3] (1826:1826:1826) (2100:2100:2100))
        (PORT d[4] (1522:1522:1522) (1792:1792:1792))
        (PORT d[5] (1574:1574:1574) (1827:1827:1827))
        (PORT d[6] (2402:2402:2402) (2786:2786:2786))
        (PORT d[7] (1407:1407:1407) (1628:1628:1628))
        (PORT d[8] (1109:1109:1109) (1280:1280:1280))
        (PORT d[9] (815:815:815) (937:937:937))
        (PORT d[10] (1381:1381:1381) (1594:1594:1594))
        (PORT d[11] (1311:1311:1311) (1515:1515:1515))
        (PORT d[12] (1198:1198:1198) (1404:1404:1404))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT d[0] (1040:1040:1040) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs890w\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (602:602:602))
        (PORT datab (529:529:529) (631:631:631))
        (PORT datac (507:507:507) (605:605:605))
        (PORT datad (675:675:675) (763:763:763))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1690:1690:1690))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1523:1523:1523))
        (PORT d[1] (2752:2752:2752) (3177:3177:3177))
        (PORT d[2] (1690:1690:1690) (2000:2000:2000))
        (PORT d[3] (1820:1820:1820) (2135:2135:2135))
        (PORT d[4] (2449:2449:2449) (2906:2906:2906))
        (PORT d[5] (2049:2049:2049) (2406:2406:2406))
        (PORT d[6] (1905:1905:1905) (2191:2191:2191))
        (PORT d[7] (1102:1102:1102) (1298:1298:1298))
        (PORT d[8] (2534:2534:2534) (2958:2958:2958))
        (PORT d[9] (2241:2241:2241) (2600:2600:2600))
        (PORT d[10] (1725:1725:1725) (2004:2004:2004))
        (PORT d[11] (1480:1480:1480) (1756:1756:1756))
        (PORT d[12] (1438:1438:1438) (1666:1666:1666))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1635:1635:1635))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1647:1647:1647) (1753:1753:1753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2916:2916:2916))
        (PORT d[1] (2050:2050:2050) (2357:2357:2357))
        (PORT d[2] (2303:2303:2303) (2600:2600:2600))
        (PORT d[3] (1311:1311:1311) (1468:1468:1468))
        (PORT d[4] (2274:2274:2274) (2583:2583:2583))
        (PORT d[5] (1482:1482:1482) (1738:1738:1738))
        (PORT d[6] (1996:1996:1996) (2297:2297:2297))
        (PORT d[7] (2218:2218:2218) (2533:2533:2533))
        (PORT d[8] (2907:2907:2907) (3285:3285:3285))
        (PORT d[9] (2403:2403:2403) (2752:2752:2752))
        (PORT d[10] (1967:1967:1967) (2282:2282:2282))
        (PORT d[11] (1905:1905:1905) (2189:2189:2189))
        (PORT d[12] (2431:2431:2431) (2842:2842:2842))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (PORT d[0] (1221:1221:1221) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1455:1455:1455))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1797:1797:1797))
        (PORT d[1] (2457:2457:2457) (2893:2893:2893))
        (PORT d[2] (2053:2053:2053) (2364:2364:2364))
        (PORT d[3] (1520:1520:1520) (1785:1785:1785))
        (PORT d[4] (1364:1364:1364) (1632:1632:1632))
        (PORT d[5] (1975:1975:1975) (2294:2294:2294))
        (PORT d[6] (1838:1838:1838) (2110:2110:2110))
        (PORT d[7] (1853:1853:1853) (2148:2148:2148))
        (PORT d[8] (1659:1659:1659) (1957:1957:1957))
        (PORT d[9] (2585:2585:2585) (2966:2966:2966))
        (PORT d[10] (1842:1842:1842) (2163:2163:2163))
        (PORT d[11] (1679:1679:1679) (1968:1968:1968))
        (PORT d[12] (791:791:791) (950:950:950))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2229:2229:2229))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (2313:2313:2313) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2131:2131:2131))
        (PORT d[1] (3089:3089:3089) (3582:3582:3582))
        (PORT d[2] (1875:1875:1875) (2150:2150:2150))
        (PORT d[3] (2488:2488:2488) (2876:2876:2876))
        (PORT d[4] (1630:1630:1630) (1903:1903:1903))
        (PORT d[5] (1911:1911:1911) (2238:2238:2238))
        (PORT d[6] (2104:2104:2104) (2387:2387:2387))
        (PORT d[7] (1946:1946:1946) (2243:2243:2243))
        (PORT d[8] (2000:2000:2000) (2265:2265:2265))
        (PORT d[9] (1995:1995:1995) (2265:2265:2265))
        (PORT d[10] (1885:1885:1885) (2155:2155:2155))
        (PORT d[11] (1668:1668:1668) (1913:1913:1913))
        (PORT d[12] (1260:1260:1260) (1467:1467:1467))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT d[0] (1773:1773:1773) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1194:1194:1194))
        (PORT datab (693:693:693) (812:812:812))
        (PORT datac (756:756:756) (828:828:828))
        (PORT datad (561:561:561) (662:662:662))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2057:2057:2057))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1758:1758:1758))
        (PORT d[1] (2930:2930:2930) (3379:3379:3379))
        (PORT d[2] (1803:1803:1803) (2118:2118:2118))
        (PORT d[3] (2009:2009:2009) (2350:2350:2350))
        (PORT d[4] (2446:2446:2446) (2900:2900:2900))
        (PORT d[5] (2220:2220:2220) (2598:2598:2598))
        (PORT d[6] (2090:2090:2090) (2404:2404:2404))
        (PORT d[7] (1288:1288:1288) (1512:1512:1512))
        (PORT d[8] (2131:2131:2131) (2478:2478:2478))
        (PORT d[9] (1878:1878:1878) (2173:2173:2173))
        (PORT d[10] (1909:1909:1909) (2209:2209:2209))
        (PORT d[11] (1655:1655:1655) (1952:1952:1952))
        (PORT d[12] (2026:2026:2026) (2358:2358:2358))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1596:1596:1596))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (1619:1619:1619) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (3083:3083:3083))
        (PORT d[1] (1878:1878:1878) (2152:2152:2152))
        (PORT d[2] (1991:1991:1991) (2302:2302:2302))
        (PORT d[3] (1208:1208:1208) (1364:1364:1364))
        (PORT d[4] (2464:2464:2464) (2799:2799:2799))
        (PORT d[5] (1830:1830:1830) (2122:2122:2122))
        (PORT d[6] (2181:2181:2181) (2507:2507:2507))
        (PORT d[7] (2398:2398:2398) (2738:2738:2738))
        (PORT d[8] (3098:3098:3098) (3506:3506:3506))
        (PORT d[9] (2585:2585:2585) (2956:2956:2956))
        (PORT d[10] (1268:1268:1268) (1492:1492:1492))
        (PORT d[11] (1786:1786:1786) (2063:2063:2063))
        (PORT d[12] (2230:2230:2230) (2606:2606:2606))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT d[0] (1017:1017:1017) (1095:1095:1095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1472:1472:1472))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1777:1777:1777))
        (PORT d[1] (2412:2412:2412) (2834:2834:2834))
        (PORT d[2] (1907:1907:1907) (2200:2200:2200))
        (PORT d[3] (1374:1374:1374) (1615:1615:1615))
        (PORT d[4] (1379:1379:1379) (1650:1650:1650))
        (PORT d[5] (1954:1954:1954) (2271:2271:2271))
        (PORT d[6] (1662:1662:1662) (1906:1906:1906))
        (PORT d[7] (1816:1816:1816) (2103:2103:2103))
        (PORT d[8] (1521:1521:1521) (1768:1768:1768))
        (PORT d[9] (2681:2681:2681) (3118:3118:3118))
        (PORT d[10] (1818:1818:1818) (2133:2133:2133))
        (PORT d[11] (1666:1666:1666) (1950:1950:1950))
        (PORT d[12] (947:947:947) (1120:1120:1120))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1598:1598:1598))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (1748:1748:1748) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2196:2196:2196))
        (PORT d[1] (3090:3090:3090) (3582:3582:3582))
        (PORT d[2] (1680:1680:1680) (1923:1923:1923))
        (PORT d[3] (2133:2133:2133) (2474:2474:2474))
        (PORT d[4] (1453:1453:1453) (1708:1708:1708))
        (PORT d[5] (1716:1716:1716) (2017:2017:2017))
        (PORT d[6] (1624:1624:1624) (1836:1836:1836))
        (PORT d[7] (2194:2194:2194) (2481:2481:2481))
        (PORT d[8] (1868:1868:1868) (2119:2119:2119))
        (PORT d[9] (1675:1675:1675) (1898:1898:1898))
        (PORT d[10] (1703:1703:1703) (1941:1941:1941))
        (PORT d[11] (1159:1159:1159) (1335:1335:1335))
        (PORT d[12] (1251:1251:1251) (1457:1457:1457))
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (PORT d[0] (1377:1377:1377) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs890w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (1029:1029:1029))
        (PORT datab (692:692:692) (810:810:810))
        (PORT datac (943:943:943) (1051:1051:1051))
        (PORT datad (561:561:561) (662:662:662))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (584:584:584) (696:696:696))
        (PORT datac (662:662:662) (774:774:774))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (586:586:586) (698:698:698))
        (PORT datac (742:742:742) (834:834:834))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (923:923:923))
        (PORT datac (259:259:259) (292:292:292))
        (PORT datad (314:314:314) (360:360:360))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|rd_q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (1017:1017:1017))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (2047:2047:2047))
        (PORT d[1] (2078:2078:2078) (2450:2450:2450))
        (PORT d[2] (1633:1633:1633) (1919:1919:1919))
        (PORT d[3] (2135:2135:2135) (2506:2506:2506))
        (PORT d[4] (1361:1361:1361) (1632:1632:1632))
        (PORT d[5] (1190:1190:1190) (1376:1376:1376))
        (PORT d[6] (973:973:973) (1135:1135:1135))
        (PORT d[7] (661:661:661) (786:786:786))
        (PORT d[8] (1304:1304:1304) (1507:1507:1507))
        (PORT d[9] (2772:2772:2772) (3224:3224:3224))
        (PORT d[10] (1528:1528:1528) (1766:1766:1766))
        (PORT d[11] (1771:1771:1771) (2080:2080:2080))
        (PORT d[12] (1444:1444:1444) (1661:1661:1661))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (904:904:904))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (1128:1128:1128) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (2060:2060:2060))
        (PORT d[1] (834:834:834) (966:966:966))
        (PORT d[2] (1233:1233:1233) (1439:1439:1439))
        (PORT d[3] (2650:2650:2650) (3070:3070:3070))
        (PORT d[4] (1905:1905:1905) (2233:2233:2233))
        (PORT d[5] (677:677:677) (786:786:786))
        (PORT d[6] (1655:1655:1655) (1894:1894:1894))
        (PORT d[7] (2159:2159:2159) (2447:2447:2447))
        (PORT d[8] (1328:1328:1328) (1508:1508:1508))
        (PORT d[9] (1337:1337:1337) (1523:1523:1523))
        (PORT d[10] (1385:1385:1385) (1584:1584:1584))
        (PORT d[11] (1568:1568:1568) (1816:1816:1816))
        (PORT d[12] (1340:1340:1340) (1527:1527:1527))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (1401:1401:1401) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (644:644:644))
        (PORT datab (522:522:522) (618:618:618))
        (PORT datac (573:573:573) (644:644:644))
        (PORT datad (484:484:484) (556:556:556))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1738:1738:1738))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2529:2529:2529))
        (PORT d[1] (2291:2291:2291) (2697:2697:2697))
        (PORT d[2] (1027:1027:1027) (1191:1191:1191))
        (PORT d[3] (1199:1199:1199) (1423:1423:1423))
        (PORT d[4] (1750:1750:1750) (2088:2088:2088))
        (PORT d[5] (1000:1000:1000) (1159:1159:1159))
        (PORT d[6] (2333:2333:2333) (2724:2724:2724))
        (PORT d[7] (2470:2470:2470) (2879:2879:2879))
        (PORT d[8] (1644:1644:1644) (1939:1939:1939))
        (PORT d[9] (1621:1621:1621) (1865:1865:1865))
        (PORT d[10] (1125:1125:1125) (1310:1310:1310))
        (PORT d[11] (1765:1765:1765) (2072:2072:2072))
        (PORT d[12] (1293:1293:1293) (1516:1516:1516))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1327:1327:1327))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (1516:1516:1516) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1837:1837:1837))
        (PORT d[1] (2344:2344:2344) (2731:2731:2731))
        (PORT d[2] (1192:1192:1192) (1381:1381:1381))
        (PORT d[3] (2200:2200:2200) (2528:2528:2528))
        (PORT d[4] (1868:1868:1868) (2184:2184:2184))
        (PORT d[5] (1952:1952:1952) (2263:2263:2263))
        (PORT d[6] (2564:2564:2564) (2962:2962:2962))
        (PORT d[7] (1438:1438:1438) (1675:1675:1675))
        (PORT d[8] (728:728:728) (838:838:838))
        (PORT d[9] (1016:1016:1016) (1182:1182:1182))
        (PORT d[10] (1080:1080:1080) (1259:1259:1259))
        (PORT d[11] (1506:1506:1506) (1735:1735:1735))
        (PORT d[12] (1546:1546:1546) (1803:1803:1803))
        (PORT clk (1273:1273:1273) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (PORT d[0] (860:860:860) (975:975:975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1785:1785:1785))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (496:496:496) (577:577:577))
        (PORT d[1] (1441:1441:1441) (1683:1683:1683))
        (PORT d[2] (698:698:698) (808:808:808))
        (PORT d[3] (1172:1172:1172) (1393:1393:1393))
        (PORT d[4] (2204:2204:2204) (2542:2542:2542))
        (PORT d[5] (1000:1000:1000) (1197:1197:1197))
        (PORT d[6] (1839:1839:1839) (2105:2105:2105))
        (PORT d[7] (1041:1041:1041) (1206:1206:1206))
        (PORT d[8] (840:840:840) (988:988:988))
        (PORT d[9] (1395:1395:1395) (1610:1610:1610))
        (PORT d[10] (1146:1146:1146) (1313:1313:1313))
        (PORT d[11] (1594:1594:1594) (1845:1845:1845))
        (PORT d[12] (1913:1913:1913) (2251:2251:2251))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (662:662:662) (698:698:698))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT d[0] (946:946:946) (990:990:990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (814:814:814) (929:929:929))
        (PORT d[1] (1985:1985:1985) (2259:2259:2259))
        (PORT d[2] (1711:1711:1711) (1957:1957:1957))
        (PORT d[3] (796:796:796) (897:897:897))
        (PORT d[4] (2039:2039:2039) (2334:2334:2334))
        (PORT d[5] (1889:1889:1889) (2169:2169:2169))
        (PORT d[6] (1989:1989:1989) (2262:2262:2262))
        (PORT d[7] (1099:1099:1099) (1237:1237:1237))
        (PORT d[8] (2725:2725:2725) (3088:3088:3088))
        (PORT d[9] (1140:1140:1140) (1334:1334:1334))
        (PORT d[10] (1045:1045:1045) (1227:1227:1227))
        (PORT d[11] (804:804:804) (906:906:906))
        (PORT d[12] (1166:1166:1166) (1336:1336:1336))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1577:1577:1577) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (974:974:974))
        (PORT datab (386:386:386) (472:472:472))
        (PORT datac (853:853:853) (948:948:948))
        (PORT datad (357:357:357) (416:416:416))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1768:1768:1768))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2150:2150:2150))
        (PORT d[1] (2581:2581:2581) (3026:3026:3026))
        (PORT d[2] (1017:1017:1017) (1185:1185:1185))
        (PORT d[3] (1381:1381:1381) (1632:1632:1632))
        (PORT d[4] (2396:2396:2396) (2847:2847:2847))
        (PORT d[5] (2149:2149:2149) (2523:2523:2523))
        (PORT d[6] (2202:2202:2202) (2573:2573:2573))
        (PORT d[7] (2191:2191:2191) (2562:2562:2562))
        (PORT d[8] (1576:1576:1576) (1837:1837:1837))
        (PORT d[9] (1183:1183:1183) (1365:1365:1365))
        (PORT d[10] (2261:2261:2261) (2628:2628:2628))
        (PORT d[11] (1574:1574:1574) (1817:1817:1817))
        (PORT d[12] (1372:1372:1372) (1636:1636:1636))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1250:1250:1250))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT d[0] (1416:1416:1416) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1541:1541:1541))
        (PORT d[1] (2326:2326:2326) (2701:2701:2701))
        (PORT d[2] (1295:1295:1295) (1477:1477:1477))
        (PORT d[3] (1984:1984:1984) (2278:2278:2278))
        (PORT d[4] (1919:1919:1919) (2225:2225:2225))
        (PORT d[5] (1207:1207:1207) (1399:1399:1399))
        (PORT d[6] (2589:2589:2589) (2984:2984:2984))
        (PORT d[7] (1117:1117:1117) (1284:1284:1284))
        (PORT d[8] (3258:3258:3258) (3692:3692:3692))
        (PORT d[9] (934:934:934) (1094:1094:1094))
        (PORT d[10] (1358:1358:1358) (1603:1603:1603))
        (PORT d[11] (1719:1719:1719) (1992:1992:1992))
        (PORT d[12] (1583:1583:1583) (1861:1861:1861))
        (PORT clk (1307:1307:1307) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (PORT d[0] (955:955:955) (1078:1078:1078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1985:1985:1985))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2569:2569:2569))
        (PORT d[1] (1614:1614:1614) (1872:1872:1872))
        (PORT d[2] (725:725:725) (831:831:831))
        (PORT d[3] (1520:1520:1520) (1798:1798:1798))
        (PORT d[4] (2742:2742:2742) (3242:3242:3242))
        (PORT d[5] (2675:2675:2675) (3120:3120:3120))
        (PORT d[6] (2421:2421:2421) (2816:2816:2816))
        (PORT d[7] (1207:1207:1207) (1395:1395:1395))
        (PORT d[8] (1977:1977:1977) (2298:2298:2298))
        (PORT d[9] (1389:1389:1389) (1606:1606:1606))
        (PORT d[10] (2643:2643:2643) (3066:3066:3066))
        (PORT d[11] (1575:1575:1575) (1822:1822:1822))
        (PORT d[12] (1723:1723:1723) (2031:2031:2031))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (947:947:947))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1039:1039:1039) (1097:1097:1097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (975:975:975))
        (PORT d[1] (2528:2528:2528) (2943:2943:2943))
        (PORT d[2] (1524:1524:1524) (1743:1743:1743))
        (PORT d[3] (2368:2368:2368) (2716:2716:2716))
        (PORT d[4] (2207:2207:2207) (2521:2521:2521))
        (PORT d[5] (828:828:828) (953:953:953))
        (PORT d[6] (1995:1995:1995) (2263:2263:2263))
        (PORT d[7] (1130:1130:1130) (1278:1278:1278))
        (PORT d[8] (938:938:938) (1051:1051:1051))
        (PORT d[9] (1132:1132:1132) (1324:1324:1324))
        (PORT d[10] (1164:1164:1164) (1380:1380:1380))
        (PORT d[11] (2074:2074:2074) (2401:2401:2401))
        (PORT d[12] (1143:1143:1143) (1308:1308:1308))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (415:415:415) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs890w\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1027:1027:1027))
        (PORT datab (391:391:391) (477:477:477))
        (PORT datac (496:496:496) (564:564:564))
        (PORT datad (812:812:812) (943:943:943))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1847:1847:1847))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1734:1734:1734))
        (PORT d[1] (2933:2933:2933) (3384:3384:3384))
        (PORT d[2] (1889:1889:1889) (2225:2225:2225))
        (PORT d[3] (1991:1991:1991) (2327:2327:2327))
        (PORT d[4] (2284:2284:2284) (2728:2728:2728))
        (PORT d[5] (2057:2057:2057) (2420:2420:2420))
        (PORT d[6] (2068:2068:2068) (2378:2378:2378))
        (PORT d[7] (1110:1110:1110) (1308:1308:1308))
        (PORT d[8] (1682:1682:1682) (1986:1986:1986))
        (PORT d[9] (2398:2398:2398) (2766:2766:2766))
        (PORT d[10] (1901:1901:1901) (2200:2200:2200))
        (PORT d[11] (1491:1491:1491) (1764:1764:1764))
        (PORT d[12] (1325:1325:1325) (1540:1540:1540))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1328:1328:1328))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1517:1517:1517) (1621:1621:1621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2927:2927:2927))
        (PORT d[1] (2214:2214:2214) (2539:2539:2539))
        (PORT d[2] (2309:2309:2309) (2607:2607:2607))
        (PORT d[3] (1218:1218:1218) (1374:1374:1374))
        (PORT d[4] (2282:2282:2282) (2591:2591:2591))
        (PORT d[5] (1459:1459:1459) (1710:1710:1710))
        (PORT d[6] (2018:2018:2018) (2327:2327:2327))
        (PORT d[7] (1888:1888:1888) (2180:2180:2180))
        (PORT d[8] (3086:3086:3086) (3490:3490:3490))
        (PORT d[9] (2579:2579:2579) (2953:2953:2953))
        (PORT d[10] (1270:1270:1270) (1492:1492:1492))
        (PORT d[11] (1986:1986:1986) (2299:2299:2299))
        (PORT d[12] (2422:2422:2422) (2831:2831:2831))
        (PORT clk (1310:1310:1310) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (PORT d[0] (783:783:783) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1762:1762:1762))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1494:1494:1494))
        (PORT d[1] (1812:1812:1812) (2129:2129:2129))
        (PORT d[2] (1162:1162:1162) (1342:1342:1342))
        (PORT d[3] (1395:1395:1395) (1662:1662:1662))
        (PORT d[4] (1527:1527:1527) (1775:1775:1775))
        (PORT d[5] (1699:1699:1699) (1996:1996:1996))
        (PORT d[6] (1317:1317:1317) (1509:1509:1509))
        (PORT d[7] (1049:1049:1049) (1220:1220:1220))
        (PORT d[8] (2106:2106:2106) (2490:2490:2490))
        (PORT d[9] (2609:2609:2609) (3035:3035:3035))
        (PORT d[10] (1314:1314:1314) (1537:1537:1537))
        (PORT d[11] (2178:2178:2178) (2548:2548:2548))
        (PORT d[12] (1163:1163:1163) (1346:1346:1346))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1050:1050:1050))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (1260:1260:1260) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1349:1349:1349))
        (PORT d[1] (1474:1474:1474) (1683:1683:1683))
        (PORT d[2] (1639:1639:1639) (1874:1874:1874))
        (PORT d[3] (2520:2520:2520) (2899:2899:2899))
        (PORT d[4] (1492:1492:1492) (1708:1708:1708))
        (PORT d[5] (1623:1623:1623) (1883:1883:1883))
        (PORT d[6] (1247:1247:1247) (1405:1405:1405))
        (PORT d[7] (1296:1296:1296) (1471:1471:1471))
        (PORT d[8] (2019:2019:2019) (2285:2285:2285))
        (PORT d[9] (1259:1259:1259) (1427:1427:1427))
        (PORT d[10] (1257:1257:1257) (1475:1475:1475))
        (PORT d[11] (1501:1501:1501) (1720:1720:1720))
        (PORT d[12] (1668:1668:1668) (1895:1895:1895))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (1386:1386:1386) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (1038:1038:1038))
        (PORT datab (380:380:380) (464:464:464))
        (PORT datac (991:991:991) (1131:1131:1131))
        (PORT datad (813:813:813) (944:944:944))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1496:1496:1496))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (2052:2052:2052))
        (PORT d[1] (2476:2476:2476) (2913:2913:2913))
        (PORT d[2] (1728:1728:1728) (2003:2003:2003))
        (PORT d[3] (1364:1364:1364) (1616:1616:1616))
        (PORT d[4] (1754:1754:1754) (2079:2079:2079))
        (PORT d[5] (1899:1899:1899) (2185:2185:2185))
        (PORT d[6] (2359:2359:2359) (2694:2694:2694))
        (PORT d[7] (2108:2108:2108) (2457:2457:2457))
        (PORT d[8] (1840:1840:1840) (2155:2155:2155))
        (PORT d[9] (2171:2171:2171) (2490:2490:2490))
        (PORT d[10] (2191:2191:2191) (2506:2506:2506))
        (PORT d[11] (1472:1472:1472) (1733:1733:1733))
        (PORT d[12] (1800:1800:1800) (2091:2091:2091))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1251:1251:1251))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (PORT d[0] (1419:1419:1419) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2811:2811:2811))
        (PORT d[1] (3045:3045:3045) (3521:3521:3521))
        (PORT d[2] (2068:2068:2068) (2382:2382:2382))
        (PORT d[3] (2100:2100:2100) (2430:2430:2430))
        (PORT d[4] (1942:1942:1942) (2242:2242:2242))
        (PORT d[5] (1593:1593:1593) (1858:1858:1858))
        (PORT d[6] (2488:2488:2488) (2831:2831:2831))
        (PORT d[7] (1609:1609:1609) (1865:1865:1865))
        (PORT d[8] (2384:2384:2384) (2706:2706:2706))
        (PORT d[9] (2383:2383:2383) (2702:2702:2702))
        (PORT d[10] (2233:2233:2233) (2542:2542:2542))
        (PORT d[11] (1889:1889:1889) (2164:2164:2164))
        (PORT d[12] (1042:1042:1042) (1208:1208:1208))
        (PORT clk (1270:1270:1270) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (PORT d[0] (1928:1928:1928) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1518:1518:1518))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2051:2051:2051))
        (PORT d[1] (2483:2483:2483) (2921:2921:2921))
        (PORT d[2] (1392:1392:1392) (1629:1629:1629))
        (PORT d[3] (1467:1467:1467) (1725:1725:1725))
        (PORT d[4] (1893:1893:1893) (2225:2225:2225))
        (PORT d[5] (1557:1557:1557) (1803:1803:1803))
        (PORT d[6] (2214:2214:2214) (2552:2552:2552))
        (PORT d[7] (1899:1899:1899) (2216:2216:2216))
        (PORT d[8] (1492:1492:1492) (1761:1761:1761))
        (PORT d[9] (1829:1829:1829) (2093:2093:2093))
        (PORT d[10] (1840:1840:1840) (2105:2105:2105))
        (PORT d[11] (1460:1460:1460) (1711:1711:1711))
        (PORT d[12] (1623:1623:1623) (1893:1893:1893))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1585:1585:1585))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1689:1689:1689) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2588:2588:2588))
        (PORT d[1] (2863:2863:2863) (3308:3308:3308))
        (PORT d[2] (1718:1718:1718) (1982:1982:1982))
        (PORT d[3] (1897:1897:1897) (2196:2196:2196))
        (PORT d[4] (1593:1593:1593) (1850:1850:1850))
        (PORT d[5] (1243:1243:1243) (1452:1452:1452))
        (PORT d[6] (2837:2837:2837) (3284:3284:3284))
        (PORT d[7] (1433:1433:1433) (1662:1662:1662))
        (PORT d[8] (2722:2722:2722) (3089:3089:3089))
        (PORT d[9] (1096:1096:1096) (1273:1273:1273))
        (PORT d[10] (1896:1896:1896) (2168:2168:2168))
        (PORT d[11] (1541:1541:1541) (1776:1776:1776))
        (PORT d[12] (1575:1575:1575) (1846:1846:1846))
        (PORT clk (1262:1262:1262) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT d[0] (1058:1058:1058) (1193:1193:1193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs890w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1207:1207:1207))
        (PORT datab (222:222:222) (289:289:289))
        (PORT datad (1077:1077:1077) (1242:1242:1242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (391:391:391))
        (PORT datab (328:328:328) (393:393:393))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (266:266:266) (297:297:297))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (313:313:313) (373:373:373))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result3w\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (538:538:538) (649:649:649))
        (PORT datad (566:566:566) (644:644:644))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|rd_q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (591:591:591))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (287:287:287) (331:331:331))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (418:418:418))
        (PORT datab (381:381:381) (460:460:460))
        (PORT datac (363:363:363) (430:430:430))
        (PORT datad (481:481:481) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (174:174:174))
        (PORT datac (308:308:308) (370:370:370))
        (PORT datad (538:538:538) (641:641:641))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (361:361:361) (428:428:428))
        (PORT datad (361:361:361) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|drawing_instance\|draw_color\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1750:1750:1750))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1570:1570:1570))
        (PORT d[1] (1851:1851:1851) (2173:2173:2173))
        (PORT d[2] (1465:1465:1465) (1728:1728:1728))
        (PORT d[3] (1654:1654:1654) (1958:1958:1958))
        (PORT d[4] (1572:1572:1572) (1873:1873:1873))
        (PORT d[5] (1311:1311:1311) (1502:1502:1502))
        (PORT d[6] (1302:1302:1302) (1506:1506:1506))
        (PORT d[7] (1193:1193:1193) (1384:1384:1384))
        (PORT d[8] (1340:1340:1340) (1557:1557:1557))
        (PORT d[9] (2390:2390:2390) (2787:2787:2787))
        (PORT d[10] (1901:1901:1901) (2219:2219:2219))
        (PORT d[11] (1606:1606:1606) (1897:1897:1897))
        (PORT d[12] (1325:1325:1325) (1533:1533:1533))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1683:1683:1683))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1825:1825:1825) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2730:2730:2730))
        (PORT d[1] (1192:1192:1192) (1373:1373:1373))
        (PORT d[2] (1529:1529:1529) (1768:1768:1768))
        (PORT d[3] (2098:2098:2098) (2441:2441:2441))
        (PORT d[4] (1482:1482:1482) (1744:1744:1744))
        (PORT d[5] (1525:1525:1525) (1785:1785:1785))
        (PORT d[6] (1162:1162:1162) (1325:1325:1325))
        (PORT d[7] (1667:1667:1667) (1890:1890:1890))
        (PORT d[8] (1377:1377:1377) (1570:1570:1570))
        (PORT d[9] (1176:1176:1176) (1345:1345:1345))
        (PORT d[10] (1366:1366:1366) (1569:1569:1569))
        (PORT d[11] (1312:1312:1312) (1518:1518:1518))
        (PORT d[12] (1174:1174:1174) (1336:1336:1336))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (1242:1242:1242) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (929:929:929))
        (PORT d[1] (806:806:806) (929:929:929))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1875:1875:1875))
        (PORT d[1] (1090:1090:1090) (1282:1282:1282))
        (PORT d[2] (972:972:972) (1120:1120:1120))
        (PORT d[3] (1357:1357:1357) (1612:1612:1612))
        (PORT d[4] (1085:1085:1085) (1273:1273:1273))
        (PORT d[5] (1924:1924:1924) (2260:2260:2260))
        (PORT d[6] (1634:1634:1634) (1873:1873:1873))
        (PORT d[7] (838:838:838) (975:975:975))
        (PORT d[8] (2290:2290:2290) (2698:2698:2698))
        (PORT d[9] (1769:1769:1769) (2035:2035:2035))
        (PORT d[10] (1489:1489:1489) (1738:1738:1738))
        (PORT d[11] (793:793:793) (911:911:911))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (786:786:786) (829:829:829))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT d[0] (1070:1070:1070) (1122:1122:1122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1306:1306:1306))
        (PORT d[1] (1831:1831:1831) (2093:2093:2093))
        (PORT d[2] (1813:1813:1813) (2064:2064:2064))
        (PORT d[3] (2684:2684:2684) (3081:3081:3081))
        (PORT d[4] (2004:2004:2004) (2291:2291:2291))
        (PORT d[5] (1960:1960:1960) (2258:2258:2258))
        (PORT d[6] (1774:1774:1774) (2017:2017:2017))
        (PORT d[7] (1131:1131:1131) (1281:1281:1281))
        (PORT d[8] (2377:2377:2377) (2697:2697:2697))
        (PORT d[9] (2158:2158:2158) (2479:2479:2479))
        (PORT d[10] (1983:1983:1983) (2233:2233:2233))
        (PORT d[11] (1716:1716:1716) (1994:1994:1994))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (874:874:874) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (644:644:644))
        (PORT datab (521:521:521) (617:617:617))
        (PORT datac (786:786:786) (900:900:900))
        (PORT datad (652:652:652) (749:749:749))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (1022:1022:1022))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2134:2134:2134))
        (PORT d[1] (2284:2284:2284) (2686:2686:2686))
        (PORT d[2] (1208:1208:1208) (1414:1414:1414))
        (PORT d[3] (1370:1370:1370) (1619:1619:1619))
        (PORT d[4] (2451:2451:2451) (2885:2885:2885))
        (PORT d[5] (1018:1018:1018) (1180:1180:1180))
        (PORT d[6] (2164:2164:2164) (2534:2534:2534))
        (PORT d[7] (2145:2145:2145) (2509:2509:2509))
        (PORT d[8] (1476:1476:1476) (1746:1746:1746))
        (PORT d[9] (1439:1439:1439) (1653:1653:1653))
        (PORT d[10] (1302:1302:1302) (1520:1520:1520))
        (PORT d[11] (1473:1473:1473) (1746:1746:1746))
        (PORT d[12] (1140:1140:1140) (1351:1351:1351))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1513:1513:1513))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT d[0] (1507:1507:1507) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2013:2013:2013))
        (PORT d[1] (2360:2360:2360) (2744:2744:2744))
        (PORT d[2] (1153:1153:1153) (1333:1333:1333))
        (PORT d[3] (2018:2018:2018) (2321:2321:2321))
        (PORT d[4] (1697:1697:1697) (1986:1986:1986))
        (PORT d[5] (1768:1768:1768) (2052:2052:2052))
        (PORT d[6] (673:673:673) (775:775:775))
        (PORT d[7] (1246:1246:1246) (1448:1448:1448))
        (PORT d[8] (930:930:930) (1077:1077:1077))
        (PORT d[9] (870:870:870) (1018:1018:1018))
        (PORT d[10] (1227:1227:1227) (1424:1424:1424))
        (PORT d[11] (1488:1488:1488) (1713:1713:1713))
        (PORT d[12] (1367:1367:1367) (1598:1598:1598))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (PORT d[0] (1019:1019:1019) (1148:1148:1148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1304:1304:1304))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2115:2115:2115))
        (PORT d[1] (2434:2434:2434) (2861:2861:2861))
        (PORT d[2] (1004:1004:1004) (1170:1170:1170))
        (PORT d[3] (1382:1382:1382) (1633:1633:1633))
        (PORT d[4] (2241:2241:2241) (2676:2676:2676))
        (PORT d[5] (2152:2152:2152) (2528:2528:2528))
        (PORT d[6] (2199:2199:2199) (2561:2561:2561))
        (PORT d[7] (2168:2168:2168) (2530:2530:2530))
        (PORT d[8] (1549:1549:1549) (1801:1801:1801))
        (PORT d[9] (1184:1184:1184) (1366:1366:1366))
        (PORT d[10] (2260:2260:2260) (2632:2632:2632))
        (PORT d[11] (1389:1389:1389) (1607:1607:1607))
        (PORT d[12] (1363:1363:1363) (1626:1626:1626))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1225:1225:1225))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT d[0] (1417:1417:1417) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1567:1567:1567))
        (PORT d[1] (2312:2312:2312) (2672:2672:2672))
        (PORT d[2] (1317:1317:1317) (1504:1504:1504))
        (PORT d[3] (1969:1969:1969) (2257:2257:2257))
        (PORT d[4] (1774:1774:1774) (2057:2057:2057))
        (PORT d[5] (1191:1191:1191) (1377:1377:1377))
        (PORT d[6] (2261:2261:2261) (2623:2623:2623))
        (PORT d[7] (1149:1149:1149) (1306:1306:1306))
        (PORT d[8] (1143:1143:1143) (1289:1289:1289))
        (PORT d[9] (969:969:969) (1133:1133:1133))
        (PORT d[10] (1346:1346:1346) (1583:1583:1583))
        (PORT d[11] (1905:1905:1905) (2209:2209:2209))
        (PORT d[12] (1566:1566:1566) (1839:1839:1839))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1120:1120:1120) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs590w\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1068:1068:1068))
        (PORT datab (224:224:224) (291:291:291))
        (PORT datac (947:947:947) (1076:1076:1076))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1301:1301:1301))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (2057:2057:2057))
        (PORT d[1] (2622:2622:2622) (3078:3078:3078))
        (PORT d[2] (1738:1738:1738) (2012:2012:2012))
        (PORT d[3] (1553:1553:1553) (1833:1833:1833))
        (PORT d[4] (1945:1945:1945) (2299:2299:2299))
        (PORT d[5] (1776:1776:1776) (2057:2057:2057))
        (PORT d[6] (2199:2199:2199) (2520:2520:2520))
        (PORT d[7] (2031:2031:2031) (2345:2345:2345))
        (PORT d[8] (1884:1884:1884) (2211:2211:2211))
        (PORT d[9] (2208:2208:2208) (2536:2536:2536))
        (PORT d[10] (2385:2385:2385) (2727:2727:2727))
        (PORT d[11] (1460:1460:1460) (1707:1707:1707))
        (PORT d[12] (794:794:794) (954:954:954))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1362:1362:1362))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1515:1515:1515) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2379:2379:2379))
        (PORT d[1] (2899:2899:2899) (3370:3370:3370))
        (PORT d[2] (2086:2086:2086) (2391:2391:2391))
        (PORT d[3] (2278:2278:2278) (2635:2635:2635))
        (PORT d[4] (1086:1086:1086) (1279:1279:1279))
        (PORT d[5] (1702:1702:1702) (1968:1968:1968))
        (PORT d[6] (2494:2494:2494) (2844:2844:2844))
        (PORT d[7] (1778:1778:1778) (2053:2053:2053))
        (PORT d[8] (2349:2349:2349) (2661:2661:2661))
        (PORT d[9] (2196:2196:2196) (2490:2490:2490))
        (PORT d[10] (2057:2057:2057) (2344:2344:2344))
        (PORT d[11] (2039:2039:2039) (2331:2331:2331))
        (PORT d[12] (1210:1210:1210) (1396:1396:1396))
        (PORT clk (1287:1287:1287) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (PORT d[0] (1360:1360:1360) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1705:1705:1705))
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2186:2186:2186))
        (PORT d[1] (2956:2956:2956) (3418:3418:3418))
        (PORT d[2] (2052:2052:2052) (2413:2413:2413))
        (PORT d[3] (1391:1391:1391) (1643:1643:1643))
        (PORT d[4] (2266:2266:2266) (2689:2689:2689))
        (PORT d[5] (2726:2726:2726) (3159:3159:3159))
        (PORT d[6] (2256:2256:2256) (2594:2594:2594))
        (PORT d[7] (1316:1316:1316) (1549:1549:1549))
        (PORT d[8] (1953:1953:1953) (2279:2279:2279))
        (PORT d[9] (1693:1693:1693) (1965:1965:1965))
        (PORT d[10] (2088:2088:2088) (2410:2410:2410))
        (PORT d[11] (1854:1854:1854) (2184:2184:2184))
        (PORT d[12] (1841:1841:1841) (2150:2150:2150))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1465:1465:1465))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (PORT d[0] (1611:1611:1611) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2213:2213:2213))
        (PORT d[1] (2441:2441:2441) (2810:2810:2810))
        (PORT d[2] (1787:1787:1787) (2072:2072:2072))
        (PORT d[3] (1213:1213:1213) (1367:1367:1367))
        (PORT d[4] (2652:2652:2652) (3014:3014:3014))
        (PORT d[5] (1654:1654:1654) (1927:1927:1927))
        (PORT d[6] (1860:1860:1860) (2136:2136:2136))
        (PORT d[7] (1691:1691:1691) (1955:1955:1955))
        (PORT d[8] (3286:3286:3286) (3722:3722:3722))
        (PORT d[9] (1454:1454:1454) (1682:1682:1682))
        (PORT d[10] (1084:1084:1084) (1281:1281:1281))
        (PORT d[11] (1622:1622:1622) (1884:1884:1884))
        (PORT d[12] (2043:2043:2043) (2392:2392:2392))
        (PORT clk (1282:1282:1282) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (PORT d[0] (1066:1066:1066) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs590w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1063:1063:1063))
        (PORT datab (224:224:224) (291:291:291))
        (PORT datac (952:952:952) (1099:1099:1099))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1698:1698:1698))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1962:1962:1962))
        (PORT d[1] (2921:2921:2921) (3378:3378:3378))
        (PORT d[2] (1866:1866:1866) (2198:2198:2198))
        (PORT d[3] (1551:1551:1551) (1814:1814:1814))
        (PORT d[4] (2271:2271:2271) (2700:2700:2700))
        (PORT d[5] (979:979:979) (1168:1168:1168))
        (PORT d[6] (2762:2762:2762) (3197:3197:3197))
        (PORT d[7] (1316:1316:1316) (1548:1548:1548))
        (PORT d[8] (2112:2112:2112) (2458:2458:2458))
        (PORT d[9] (1667:1667:1667) (1932:1932:1932))
        (PORT d[10] (2081:2081:2081) (2402:2402:2402))
        (PORT d[11] (1687:1687:1687) (1990:1990:1990))
        (PORT d[12] (2018:2018:2018) (2349:2349:2349))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1157:1157:1157))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (PORT d[0] (1364:1364:1364) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2505:2505:2505))
        (PORT d[1] (2459:2459:2459) (2832:2832:2832))
        (PORT d[2] (1794:1794:1794) (2078:2078:2078))
        (PORT d[3] (1324:1324:1324) (1500:1500:1500))
        (PORT d[4] (2471:2471:2471) (2806:2806:2806))
        (PORT d[5] (1799:1799:1799) (2084:2084:2084))
        (PORT d[6] (2202:2202:2202) (2534:2534:2534))
        (PORT d[7] (1714:1714:1714) (1984:1984:1984))
        (PORT d[8] (3265:3265:3265) (3692:3692:3692))
        (PORT d[9] (1651:1651:1651) (1910:1910:1910))
        (PORT d[10] (1092:1092:1092) (1290:1290:1290))
        (PORT d[11] (1801:1801:1801) (2087:2087:2087))
        (PORT d[12] (2042:2042:2042) (2388:2388:2388))
        (PORT clk (1293:1293:1293) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (PORT d[0] (935:935:935) (1053:1053:1053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2054:2054:2054))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1323:1323:1323))
        (PORT d[1] (2355:2355:2355) (2717:2717:2717))
        (PORT d[2] (1804:1804:1804) (2039:2039:2039))
        (PORT d[3] (1642:1642:1642) (1926:1926:1926))
        (PORT d[4] (1988:1988:1988) (2284:2284:2284))
        (PORT d[5] (1704:1704:1704) (2017:2017:2017))
        (PORT d[6] (1692:1692:1692) (1947:1947:1947))
        (PORT d[7] (1105:1105:1105) (1302:1302:1302))
        (PORT d[8] (2173:2173:2173) (2548:2548:2548))
        (PORT d[9] (2057:2057:2057) (2382:2382:2382))
        (PORT d[10] (1548:1548:1548) (1800:1800:1800))
        (PORT d[11] (1495:1495:1495) (1766:1766:1766))
        (PORT d[12] (1371:1371:1371) (1601:1601:1601))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1701:1701:1701))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1846:1846:1846) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2524:2524:2524))
        (PORT d[1] (1986:1986:1986) (2270:2270:2270))
        (PORT d[2] (1950:1950:1950) (2199:2199:2199))
        (PORT d[3] (1499:1499:1499) (1683:1683:1683))
        (PORT d[4] (1900:1900:1900) (2151:2151:2151))
        (PORT d[5] (1646:1646:1646) (1928:1928:1928))
        (PORT d[6] (1642:1642:1642) (1891:1891:1891))
        (PORT d[7] (1857:1857:1857) (2121:2121:2121))
        (PORT d[8] (2514:2514:2514) (2830:2830:2830))
        (PORT d[9] (2049:2049:2049) (2349:2349:2349))
        (PORT d[10] (1640:1640:1640) (1918:1918:1918))
        (PORT d[11] (1590:1590:1590) (1841:1841:1841))
        (PORT d[12] (2016:2016:2016) (2303:2303:2303))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (1463:1463:1463) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (974:974:974))
        (PORT datab (376:376:376) (461:461:461))
        (PORT datac (720:720:720) (817:817:817))
        (PORT datad (1301:1301:1301) (1525:1525:1525))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (238:238:238) (300:300:300))
        (PORT datad (287:287:287) (331:331:331))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1223:1223:1223))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (640:640:640) (738:738:738))
        (PORT d[1] (1622:1622:1622) (1890:1890:1890))
        (PORT d[2] (725:725:725) (832:832:832))
        (PORT d[3] (1507:1507:1507) (1778:1778:1778))
        (PORT d[4] (2752:2752:2752) (3256:3256:3256))
        (PORT d[5] (2526:2526:2526) (2954:2954:2954))
        (PORT d[6] (2240:2240:2240) (2605:2605:2605))
        (PORT d[7] (2520:2520:2520) (2926:2926:2926))
        (PORT d[8] (1976:1976:1976) (2297:2297:2297))
        (PORT d[9] (1375:1375:1375) (1589:1589:1589))
        (PORT d[10] (1153:1153:1153) (1319:1319:1319))
        (PORT d[11] (1373:1373:1373) (1584:1584:1584))
        (PORT d[12] (1722:1722:1722) (2030:2030:2030))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1101:1101:1101))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT d[0] (1316:1316:1316) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (961:961:961))
        (PORT d[1] (2510:2510:2510) (2920:2920:2920))
        (PORT d[2] (1522:1522:1522) (1740:1740:1740))
        (PORT d[3] (973:973:973) (1105:1105:1105))
        (PORT d[4] (2223:2223:2223) (2542:2542:2542))
        (PORT d[5] (1558:1558:1558) (1795:1795:1795))
        (PORT d[6] (2008:2008:2008) (2283:2283:2283))
        (PORT d[7] (787:787:787) (896:896:896))
        (PORT d[8] (2881:2881:2881) (3259:3259:3259))
        (PORT d[9] (1300:1300:1300) (1516:1516:1516))
        (PORT d[10] (1476:1476:1476) (1726:1726:1726))
        (PORT d[11] (2090:2090:2090) (2420:2420:2420))
        (PORT d[12] (1001:1001:1001) (1152:1152:1152))
        (PORT clk (1294:1294:1294) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (PORT d[0] (1599:1599:1599) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1268:1268:1268))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (2009:2009:2009))
        (PORT d[1] (2927:2927:2927) (3381:3381:3381))
        (PORT d[2] (1664:1664:1664) (1964:1964:1964))
        (PORT d[3] (1224:1224:1224) (1452:1452:1452))
        (PORT d[4] (2046:2046:2046) (2440:2440:2440))
        (PORT d[5] (2397:2397:2397) (2790:2790:2790))
        (PORT d[6] (2266:2266:2266) (2640:2640:2640))
        (PORT d[7] (1301:1301:1301) (1533:1533:1533))
        (PORT d[8] (1772:1772:1772) (2077:2077:2077))
        (PORT d[9] (1486:1486:1486) (1722:1722:1722))
        (PORT d[10] (1334:1334:1334) (1553:1553:1553))
        (PORT d[11] (1273:1273:1273) (1499:1499:1499))
        (PORT d[12] (1675:1675:1675) (1960:1960:1960))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1508:1508:1508))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (1683:1683:1683) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2092:2092:2092))
        (PORT d[1] (2242:2242:2242) (2584:2584:2584))
        (PORT d[2] (1429:1429:1429) (1658:1658:1658))
        (PORT d[3] (1648:1648:1648) (1878:1878:1878))
        (PORT d[4] (2846:2846:2846) (3234:3234:3234))
        (PORT d[5] (1432:1432:1432) (1670:1670:1670))
        (PORT d[6] (2023:2023:2023) (2318:2318:2318))
        (PORT d[7] (1341:1341:1341) (1555:1555:1555))
        (PORT d[8] (3644:3644:3644) (4130:4130:4130))
        (PORT d[9] (1288:1288:1288) (1497:1497:1497))
        (PORT d[10] (1327:1327:1327) (1564:1564:1564))
        (PORT d[11] (1419:1419:1419) (1645:1645:1645))
        (PORT d[12] (1662:1662:1662) (1946:1946:1946))
        (PORT clk (1261:1261:1261) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1287:1287:1287))
        (PORT d[0] (1075:1075:1075) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (704:704:704))
        (PORT datab (222:222:222) (289:289:289))
        (PORT datac (1021:1021:1021) (1183:1183:1183))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (176:176:176) (212:212:212))
        (PORT datac (226:226:226) (283:283:283))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (671:671:671))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (440:440:440) (504:504:504))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|rd_q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1355:1355:1355))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1457:1457:1457))
        (PORT d[1] (1995:1995:1995) (2323:2323:2323))
        (PORT d[2] (1160:1160:1160) (1336:1336:1336))
        (PORT d[3] (1381:1381:1381) (1646:1646:1646))
        (PORT d[4] (1379:1379:1379) (1608:1608:1608))
        (PORT d[5] (1550:1550:1550) (1828:1828:1828))
        (PORT d[6] (1690:1690:1690) (1941:1941:1941))
        (PORT d[7] (1049:1049:1049) (1221:1221:1221))
        (PORT d[8] (2093:2093:2093) (2475:2475:2475))
        (PORT d[9] (2573:2573:2573) (2986:2986:2986))
        (PORT d[10] (1322:1322:1322) (1549:1549:1549))
        (PORT d[11] (2014:2014:2014) (2361:2361:2361))
        (PORT d[12] (1163:1163:1163) (1344:1344:1344))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (978:978:978))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT d[0] (1186:1186:1186) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1521:1521:1521))
        (PORT d[1] (1463:1463:1463) (1668:1668:1668))
        (PORT d[2] (1625:1625:1625) (1856:1856:1856))
        (PORT d[3] (2491:2491:2491) (2861:2861:2861))
        (PORT d[4] (1647:1647:1647) (1883:1883:1883))
        (PORT d[5] (1609:1609:1609) (1862:1862:1862))
        (PORT d[6] (1465:1465:1465) (1678:1678:1678))
        (PORT d[7] (1475:1475:1475) (1677:1677:1677))
        (PORT d[8] (2010:2010:2010) (2275:2275:2275))
        (PORT d[9] (1969:1969:1969) (2263:2263:2263))
        (PORT d[10] (1269:1269:1269) (1495:1495:1495))
        (PORT d[11] (1500:1500:1500) (1720:1720:1720))
        (PORT d[12] (1765:1765:1765) (2003:2003:2003))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (1054:1054:1054) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1493:1493:1493))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1573:1573:1573))
        (PORT d[1] (2921:2921:2921) (3374:3374:3374))
        (PORT d[2] (2060:2060:2060) (2421:2421:2421))
        (PORT d[3] (1369:1369:1369) (1621:1621:1621))
        (PORT d[4] (2082:2082:2082) (2484:2484:2484))
        (PORT d[5] (2542:2542:2542) (2944:2944:2944))
        (PORT d[6] (2594:2594:2594) (3011:3011:3011))
        (PORT d[7] (1286:1286:1286) (1513:1513:1513))
        (PORT d[8] (1793:1793:1793) (2101:2101:2101))
        (PORT d[9] (1508:1508:1508) (1747:1747:1747))
        (PORT d[10] (1223:1223:1223) (1434:1434:1434))
        (PORT d[11] (1871:1871:1871) (2201:2201:2201))
        (PORT d[12] (1833:1833:1833) (2141:2141:2141))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1187:1187:1187))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (1376:1376:1376) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2293:2293:2293))
        (PORT d[1] (2276:2276:2276) (2626:2626:2626))
        (PORT d[2] (1619:1619:1619) (1879:1879:1879))
        (PORT d[3] (1350:1350:1350) (1521:1521:1521))
        (PORT d[4] (2659:2659:2659) (3021:3021:3021))
        (PORT d[5] (1621:1621:1621) (1886:1886:1886))
        (PORT d[6] (2501:2501:2501) (2870:2870:2870))
        (PORT d[7] (1538:1538:1538) (1783:1783:1783))
        (PORT d[8] (3462:3462:3462) (3919:3919:3919))
        (PORT d[9] (1451:1451:1451) (1680:1680:1680))
        (PORT d[10] (1331:1331:1331) (1565:1565:1565))
        (PORT d[11] (1614:1614:1614) (1873:1873:1873))
        (PORT d[12] (1855:1855:1855) (2173:2173:2173))
        (PORT clk (1268:1268:1268) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1295:1295:1295))
        (PORT d[0] (1795:1795:1795) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1260:1260:1260))
        (PORT datab (502:502:502) (599:599:599))
        (PORT datac (600:600:600) (722:722:722))
        (PORT datad (1107:1107:1107) (1242:1242:1242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (1051:1051:1051))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (2116:2116:2116))
        (PORT d[1] (2262:2262:2262) (2664:2664:2664))
        (PORT d[2] (1075:1075:1075) (1261:1261:1261))
        (PORT d[3] (1360:1360:1360) (1606:1606:1606))
        (PORT d[4] (2308:2308:2308) (2729:2729:2729))
        (PORT d[5] (1182:1182:1182) (1365:1365:1365))
        (PORT d[6] (2142:2142:2142) (2499:2499:2499))
        (PORT d[7] (2122:2122:2122) (2476:2476:2476))
        (PORT d[8] (1497:1497:1497) (1774:1774:1774))
        (PORT d[9] (1439:1439:1439) (1657:1657:1657))
        (PORT d[10] (1302:1302:1302) (1509:1509:1509))
        (PORT d[11] (1583:1583:1583) (1867:1867:1867))
        (PORT d[12] (940:940:940) (1124:1124:1124))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1528:1528:1528))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1625:1625:1625) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1861:1861:1861))
        (PORT d[1] (2357:2357:2357) (2739:2739:2739))
        (PORT d[2] (1183:1183:1183) (1376:1376:1376))
        (PORT d[3] (2018:2018:2018) (2322:2322:2322))
        (PORT d[4] (1690:1690:1690) (1979:1979:1979))
        (PORT d[5] (1778:1778:1778) (2065:2065:2065))
        (PORT d[6] (2393:2393:2393) (2771:2771:2771))
        (PORT d[7] (1256:1256:1256) (1462:1462:1462))
        (PORT d[8] (938:938:938) (1086:1086:1086))
        (PORT d[9] (862:862:862) (1010:1010:1010))
        (PORT d[10] (1233:1233:1233) (1431:1431:1431))
        (PORT d[11] (1490:1490:1490) (1715:1715:1715))
        (PORT d[12] (1366:1366:1366) (1597:1597:1597))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (1027:1027:1027) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1310:1310:1310))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1875:1875:1875))
        (PORT d[1] (2639:2639:2639) (3097:3097:3097))
        (PORT d[2] (1572:1572:1572) (1828:1828:1828))
        (PORT d[3] (1345:1345:1345) (1590:1590:1590))
        (PORT d[4] (1749:1749:1749) (2065:2065:2065))
        (PORT d[5] (1710:1710:1710) (1969:1969:1969))
        (PORT d[6] (2035:2035:2035) (2344:2344:2344))
        (PORT d[7] (1776:1776:1776) (2086:2086:2086))
        (PORT d[8] (1516:1516:1516) (1789:1789:1789))
        (PORT d[9] (1651:1651:1651) (1887:1887:1887))
        (PORT d[10] (1646:1646:1646) (1873:1873:1873))
        (PORT d[11] (1639:1639:1639) (1909:1909:1909))
        (PORT d[12] (1155:1155:1155) (1370:1370:1370))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1758:1758:1758))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1867:1867:1867) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2414:2414:2414))
        (PORT d[1] (2713:2713:2713) (3144:3144:3144))
        (PORT d[2] (1558:1558:1558) (1815:1815:1815))
        (PORT d[3] (2015:2015:2015) (2320:2320:2320))
        (PORT d[4] (1433:1433:1433) (1666:1666:1666))
        (PORT d[5] (1267:1267:1267) (1480:1480:1480))
        (PORT d[6] (2456:2456:2456) (2853:2853:2853))
        (PORT d[7] (1438:1438:1438) (1668:1668:1668))
        (PORT d[8] (2913:2913:2913) (3307:3307:3307))
        (PORT d[9] (1090:1090:1090) (1268:1268:1268))
        (PORT d[10] (1572:1572:1572) (1800:1800:1800))
        (PORT d[11] (1357:1357:1357) (1558:1558:1558))
        (PORT d[12] (1423:1423:1423) (1675:1675:1675))
        (PORT clk (1287:1287:1287) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (PORT d[0] (1267:1267:1267) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs590w\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1034:1034:1034))
        (PORT datab (1278:1278:1278) (1424:1424:1424))
        (PORT datac (601:601:601) (723:723:723))
        (PORT datad (490:490:490) (577:577:577))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (885:885:885) (1044:1044:1044))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2470:2470:2470))
        (PORT d[1] (2096:2096:2096) (2469:2469:2469))
        (PORT d[2] (1013:1013:1013) (1176:1176:1176))
        (PORT d[3] (1527:1527:1527) (1798:1798:1798))
        (PORT d[4] (1994:1994:1994) (2373:2373:2373))
        (PORT d[5] (1004:1004:1004) (1160:1160:1160))
        (PORT d[6] (2522:2522:2522) (2932:2932:2932))
        (PORT d[7] (1839:1839:1839) (2157:2157:2157))
        (PORT d[8] (1876:1876:1876) (2213:2213:2213))
        (PORT d[9] (1805:1805:1805) (2070:2070:2070))
        (PORT d[10] (1143:1143:1143) (1324:1324:1324))
        (PORT d[11] (1495:1495:1495) (1764:1764:1764))
        (PORT d[12] (860:860:860) (1006:1006:1006))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (815:815:815) (874:874:874))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT d[0] (1099:1099:1099) (1167:1167:1167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2066:2066:2066))
        (PORT d[1] (2549:2549:2549) (2965:2965:2965))
        (PORT d[2] (1378:1378:1378) (1595:1595:1595))
        (PORT d[3] (2036:2036:2036) (2360:2360:2360))
        (PORT d[4] (2056:2056:2056) (2392:2392:2392))
        (PORT d[5] (2144:2144:2144) (2479:2479:2479))
        (PORT d[6] (1006:1006:1006) (1154:1154:1154))
        (PORT d[7] (381:381:381) (444:444:444))
        (PORT d[8] (719:719:719) (822:822:822))
        (PORT d[9] (1371:1371:1371) (1581:1581:1581))
        (PORT d[10] (691:691:691) (804:804:804))
        (PORT d[11] (1864:1864:1864) (2148:2148:2148))
        (PORT d[12] (652:652:652) (753:753:753))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (PORT d[0] (583:583:583) (642:642:642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (1107:1107:1107))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2192:2192:2192))
        (PORT d[1] (1818:1818:1818) (2114:2114:2114))
        (PORT d[2] (1041:1041:1041) (1207:1207:1207))
        (PORT d[3] (1194:1194:1194) (1417:1417:1417))
        (PORT d[4] (2400:2400:2400) (2852:2852:2852))
        (PORT d[5] (2329:2329:2329) (2730:2730:2730))
        (PORT d[6] (2051:2051:2051) (2390:2390:2390))
        (PORT d[7] (2179:2179:2179) (2548:2548:2548))
        (PORT d[8] (1572:1572:1572) (1828:1828:1828))
        (PORT d[9] (1164:1164:1164) (1344:1344:1344))
        (PORT d[10] (2282:2282:2282) (2657:2657:2657))
        (PORT d[11] (1255:1255:1255) (1468:1468:1468))
        (PORT d[12] (1553:1553:1553) (1846:1846:1846))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1217:1217:1217))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT d[0] (1391:1391:1391) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1354:1354:1354))
        (PORT d[1] (2298:2298:2298) (2667:2667:2667))
        (PORT d[2] (1312:1312:1312) (1500:1500:1500))
        (PORT d[3] (1993:1993:1993) (2286:2286:2286))
        (PORT d[4] (1945:1945:1945) (2246:2246:2246))
        (PORT d[5] (1375:1375:1375) (1586:1586:1586))
        (PORT d[6] (2486:2486:2486) (2889:2889:2889))
        (PORT d[7] (1013:1013:1013) (1159:1159:1159))
        (PORT d[8] (961:961:961) (1083:1083:1083))
        (PORT d[9] (905:905:905) (1059:1059:1059))
        (PORT d[10] (1309:1309:1309) (1539:1539:1539))
        (PORT d[11] (1891:1891:1891) (2189:2189:2189))
        (PORT d[12] (961:961:961) (1100:1100:1100))
        (PORT clk (1294:1294:1294) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (PORT d[0] (1157:1157:1157) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs590w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (749:749:749))
        (PORT datab (507:507:507) (603:603:603))
        (PORT datac (563:563:563) (632:632:632))
        (PORT datad (804:804:804) (920:920:920))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1767:1767:1767))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1820:1820:1820))
        (PORT d[1] (1886:1886:1886) (2213:2213:2213))
        (PORT d[2] (1459:1459:1459) (1724:1724:1724))
        (PORT d[3] (1635:1635:1635) (1946:1946:1946))
        (PORT d[4] (1756:1756:1756) (2083:2083:2083))
        (PORT d[5] (1507:1507:1507) (1731:1731:1731))
        (PORT d[6] (1274:1274:1274) (1473:1473:1473))
        (PORT d[7] (1015:1015:1015) (1184:1184:1184))
        (PORT d[8] (2132:2132:2132) (2518:2518:2518))
        (PORT d[9] (2586:2586:2586) (3015:3015:3015))
        (PORT d[10] (1438:1438:1438) (1701:1701:1701))
        (PORT d[11] (1619:1619:1619) (1906:1906:1906))
        (PORT d[12] (1129:1129:1129) (1303:1303:1303))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1440:1440:1440))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (PORT d[0] (1611:1611:1611) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1648:1648:1648))
        (PORT d[1] (1379:1379:1379) (1583:1583:1583))
        (PORT d[2] (1670:1670:1670) (1920:1920:1920))
        (PORT d[3] (2290:2290:2290) (2661:2661:2661))
        (PORT d[4] (1526:1526:1526) (1799:1799:1799))
        (PORT d[5] (1546:1546:1546) (1810:1810:1810))
        (PORT d[6] (970:970:970) (1105:1105:1105))
        (PORT d[7] (1778:1778:1778) (2008:2008:2008))
        (PORT d[8] (1016:1016:1016) (1153:1153:1153))
        (PORT d[9] (1291:1291:1291) (1467:1467:1467))
        (PORT d[10] (1058:1058:1058) (1214:1214:1214))
        (PORT d[11] (1367:1367:1367) (1587:1587:1587))
        (PORT d[12] (998:998:998) (1138:1138:1138))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1040:1040:1040) (1156:1156:1156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2233:2233:2233))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1893:1893:1893))
        (PORT d[1] (2734:2734:2734) (3154:3154:3154))
        (PORT d[2] (1862:1862:1862) (2193:2193:2193))
        (PORT d[3] (1819:1819:1819) (2134:2134:2134))
        (PORT d[4] (2465:2465:2465) (2929:2929:2929))
        (PORT d[5] (2056:2056:2056) (2418:2418:2418))
        (PORT d[6] (1887:1887:1887) (2169:2169:2169))
        (PORT d[7] (1101:1101:1101) (1302:1302:1302))
        (PORT d[8] (2545:2545:2545) (2977:2977:2977))
        (PORT d[9] (2254:2254:2254) (2617:2617:2617))
        (PORT d[10] (1731:1731:1731) (2007:2007:2007))
        (PORT d[11] (1688:1688:1688) (1987:1987:1987))
        (PORT d[12] (1431:1431:1431) (1652:1652:1652))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1183:1183:1183))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (1397:1397:1397) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2740:2740:2740))
        (PORT d[1] (2048:2048:2048) (2358:2358:2358))
        (PORT d[2] (2280:2280:2280) (2571:2571:2571))
        (PORT d[3] (1577:1577:1577) (1765:1765:1765))
        (PORT d[4] (2271:2271:2271) (2581:2581:2581))
        (PORT d[5] (1470:1470:1470) (1719:1719:1719))
        (PORT d[6] (1982:1982:1982) (2281:2281:2281))
        (PORT d[7] (2212:2212:2212) (2526:2526:2526))
        (PORT d[8] (2906:2906:2906) (3284:3284:3284))
        (PORT d[9] (2429:2429:2429) (2793:2793:2793))
        (PORT d[10] (1772:1772:1772) (2056:2056:2056))
        (PORT d[11] (2154:2154:2154) (2488:2488:2488))
        (PORT d[12] (2446:2446:2446) (2783:2783:2783))
        (PORT clk (1319:1319:1319) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (PORT d[0] (1225:1225:1225) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (747:747:747))
        (PORT datab (503:503:503) (600:600:600))
        (PORT datac (1067:1067:1067) (1191:1191:1191))
        (PORT datad (1311:1311:1311) (1485:1485:1485))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (986:986:986))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (585:585:585) (679:679:679))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (985:985:985))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (828:828:828))
        (PORT d[1] (704:704:704) (828:828:828))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2261:2261:2261))
        (PORT d[1] (2065:2065:2065) (2430:2430:2430))
        (PORT d[2] (1188:1188:1188) (1371:1371:1371))
        (PORT d[3] (1706:1706:1706) (1999:1999:1999))
        (PORT d[4] (1700:1700:1700) (2012:2012:2012))
        (PORT d[5] (1510:1510:1510) (1731:1731:1731))
        (PORT d[6] (1156:1156:1156) (1344:1344:1344))
        (PORT d[7] (845:845:845) (996:996:996))
        (PORT d[8] (2057:2057:2057) (2417:2417:2417))
        (PORT d[9] (1987:1987:1987) (2279:2279:2279))
        (PORT d[10] (1327:1327:1327) (1533:1533:1533))
        (PORT d[11] (1666:1666:1666) (1957:1957:1957))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1077:1077:1077))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1276:1276:1276) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2265:2265:2265))
        (PORT d[1] (1186:1186:1186) (1367:1367:1367))
        (PORT d[2] (1395:1395:1395) (1617:1617:1617))
        (PORT d[3] (1899:1899:1899) (2209:2209:2209))
        (PORT d[4] (515:515:515) (604:604:604))
        (PORT d[5] (868:868:868) (1004:1004:1004))
        (PORT d[6] (837:837:837) (964:964:964))
        (PORT d[7] (2325:2325:2325) (2628:2628:2628))
        (PORT d[8] (504:504:504) (578:578:578))
        (PORT d[9] (1527:1527:1527) (1741:1741:1741))
        (PORT d[10] (1561:1561:1561) (1779:1779:1779))
        (PORT d[11] (2040:2040:2040) (2343:2343:2343))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT d[0] (732:732:732) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1550:1550:1550))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1775:1775:1775))
        (PORT d[1] (2461:2461:2461) (2895:2895:2895))
        (PORT d[2] (1752:1752:1752) (2023:2023:2023))
        (PORT d[3] (1808:1808:1808) (2153:2153:2153))
        (PORT d[4] (1398:1398:1398) (1674:1674:1674))
        (PORT d[5] (1940:1940:1940) (2247:2247:2247))
        (PORT d[6] (1511:1511:1511) (1740:1740:1740))
        (PORT d[7] (1531:1531:1531) (1783:1783:1783))
        (PORT d[8] (1504:1504:1504) (1749:1749:1749))
        (PORT d[9] (2513:2513:2513) (2929:2929:2929))
        (PORT d[10] (1652:1652:1652) (1948:1948:1948))
        (PORT d[11] (1516:1516:1516) (1791:1791:1791))
        (PORT d[12] (950:950:950) (1129:1129:1129))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1400:1400:1400))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1537:1537:1537) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2367:2367:2367))
        (PORT d[1] (2914:2914:2914) (3384:3384:3384))
        (PORT d[2] (1575:1575:1575) (1806:1806:1806))
        (PORT d[3] (2129:2129:2129) (2467:2467:2467))
        (PORT d[4] (1270:1270:1270) (1498:1498:1498))
        (PORT d[5] (1699:1699:1699) (1996:1996:1996))
        (PORT d[6] (1779:1779:1779) (2018:2018:2018))
        (PORT d[7] (2014:2014:2014) (2277:2277:2277))
        (PORT d[8] (1827:1827:1827) (2067:2067:2067))
        (PORT d[9] (1664:1664:1664) (1888:1888:1888))
        (PORT d[10] (1683:1683:1683) (1917:1917:1917))
        (PORT d[11] (1330:1330:1330) (1531:1531:1531))
        (PORT d[12] (1228:1228:1228) (1427:1427:1427))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1413:1413:1413) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (550:550:550))
        (PORT datab (638:638:638) (749:749:749))
        (PORT datac (1043:1043:1043) (1213:1213:1213))
        (PORT datad (652:652:652) (762:762:762))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result0w\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (924:924:924))
        (PORT datab (348:348:348) (408:408:408))
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|rd_q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (308:308:308) (359:359:359))
        (PORT datac (474:474:474) (564:564:564))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1549:1549:1549))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1346:1346:1346))
        (PORT d[1] (1697:1697:1697) (1999:1999:1999))
        (PORT d[2] (1645:1645:1645) (1938:1938:1938))
        (PORT d[3] (1609:1609:1609) (1915:1915:1915))
        (PORT d[4] (1585:1585:1585) (1893:1893:1893))
        (PORT d[5] (1208:1208:1208) (1396:1396:1396))
        (PORT d[6] (1458:1458:1458) (1682:1682:1682))
        (PORT d[7] (1355:1355:1355) (1571:1571:1571))
        (PORT d[8] (1341:1341:1341) (1558:1558:1558))
        (PORT d[9] (2116:2116:2116) (2474:2474:2474))
        (PORT d[10] (1896:1896:1896) (2215:2215:2215))
        (PORT d[11] (1448:1448:1448) (1713:1713:1713))
        (PORT d[12] (1488:1488:1488) (1721:1721:1721))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1644:1644:1644))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (1738:1738:1738) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2507:2507:2507))
        (PORT d[1] (1318:1318:1318) (1512:1512:1512))
        (PORT d[2] (1493:1493:1493) (1722:1722:1722))
        (PORT d[3] (2268:2268:2268) (2626:2626:2626))
        (PORT d[4] (1473:1473:1473) (1728:1728:1728))
        (PORT d[5] (1528:1528:1528) (1785:1785:1785))
        (PORT d[6] (1163:1163:1163) (1326:1326:1326))
        (PORT d[7] (1933:1933:1933) (2178:2178:2178))
        (PORT d[8] (1206:1206:1206) (1369:1369:1369))
        (PORT d[9] (1350:1350:1350) (1547:1547:1547))
        (PORT d[10] (1212:1212:1212) (1385:1385:1385))
        (PORT d[11] (1329:1329:1329) (1540:1540:1540))
        (PORT d[12] (1176:1176:1176) (1335:1335:1335))
        (PORT clk (1329:1329:1329) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1356:1356:1356))
        (PORT d[0] (1415:1415:1415) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (912:912:912))
        (PORT datab (585:585:585) (697:697:697))
        (PORT datac (464:464:464) (529:529:529))
        (PORT datad (561:561:561) (663:663:663))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (876:876:876) (1035:1035:1035))
        (PORT clk (1351:1351:1351) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (2090:2090:2090))
        (PORT d[1] (2438:2438:2438) (2855:2855:2855))
        (PORT d[2] (1064:1064:1064) (1249:1249:1249))
        (PORT d[3] (1343:1343:1343) (1583:1583:1583))
        (PORT d[4] (2302:2302:2302) (2723:2723:2723))
        (PORT d[5] (1180:1180:1180) (1359:1359:1359))
        (PORT d[6] (2146:2146:2146) (2506:2506:2506))
        (PORT d[7] (1940:1940:1940) (2271:2271:2271))
        (PORT d[8] (1485:1485:1485) (1755:1755:1755))
        (PORT d[9] (1129:1129:1129) (1295:1295:1295))
        (PORT d[10] (1301:1301:1301) (1503:1503:1503))
        (PORT d[11] (1591:1591:1591) (1878:1878:1878))
        (PORT d[12] (1131:1131:1131) (1340:1340:1340))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1530:1530:1530))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (PORT d[0] (1636:1636:1636) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1862:1862:1862))
        (PORT d[1] (2347:2347:2347) (2724:2724:2724))
        (PORT d[2] (1206:1206:1206) (1399:1399:1399))
        (PORT d[3] (1999:1999:1999) (2298:2298:2298))
        (PORT d[4] (1532:1532:1532) (1803:1803:1803))
        (PORT d[5] (1759:1759:1759) (2041:2041:2041))
        (PORT d[6] (2243:2243:2243) (2608:2608:2608))
        (PORT d[7] (1266:1266:1266) (1476:1476:1476))
        (PORT d[8] (926:926:926) (1068:1068:1068))
        (PORT d[9] (849:849:849) (994:994:994))
        (PORT d[10] (1247:1247:1247) (1451:1451:1451))
        (PORT d[11] (1304:1304:1304) (1495:1495:1495))
        (PORT d[12] (1348:1348:1348) (1575:1575:1575))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1034:1034:1034) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (1010:1010:1010))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2717:2717:2717))
        (PORT d[1] (2443:2443:2443) (2863:2863:2863))
        (PORT d[2] (844:844:844) (982:982:982))
        (PORT d[3] (1356:1356:1356) (1604:1604:1604))
        (PORT d[4] (1844:1844:1844) (2207:2207:2207))
        (PORT d[5] (986:986:986) (1140:1140:1140))
        (PORT d[6] (2355:2355:2355) (2752:2752:2752))
        (PORT d[7] (2464:2464:2464) (2871:2871:2871))
        (PORT d[8] (1681:1681:1681) (1986:1986:1986))
        (PORT d[9] (1629:1629:1629) (1869:1869:1869))
        (PORT d[10] (977:977:977) (1134:1134:1134))
        (PORT d[11] (1310:1310:1310) (1556:1556:1556))
        (PORT d[12] (880:880:880) (1028:1028:1028))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1735:1735:1735))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (1868:1868:1868) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (2056:2056:2056))
        (PORT d[1] (2368:2368:2368) (2760:2760:2760))
        (PORT d[2] (1191:1191:1191) (1379:1379:1379))
        (PORT d[3] (2054:2054:2054) (2378:2378:2378))
        (PORT d[4] (1879:1879:1879) (2193:2193:2193))
        (PORT d[5] (2124:2124:2124) (2460:2460:2460))
        (PORT d[6] (515:515:515) (599:599:599))
        (PORT d[7] (1257:1257:1257) (1465:1465:1465))
        (PORT d[8] (567:567:567) (654:654:654))
        (PORT d[9] (1205:1205:1205) (1397:1397:1397))
        (PORT d[10] (700:700:700) (811:811:811))
        (PORT d[11] (1676:1676:1676) (1925:1925:1925))
        (PORT d[12] (661:661:661) (758:758:758))
        (PORT clk (1273:1273:1273) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (PORT d[0] (553:553:553) (604:604:604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs690w\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (704:704:704))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (507:507:507) (605:605:605))
        (PORT datad (511:511:511) (606:606:606))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1681:1681:1681))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1563:1563:1563))
        (PORT d[1] (2904:2904:2904) (3356:3356:3356))
        (PORT d[2] (1858:1858:1858) (2190:2190:2190))
        (PORT d[3] (1561:1561:1561) (1834:1834:1834))
        (PORT d[4] (2282:2282:2282) (2715:2715:2715))
        (PORT d[5] (2234:2234:2234) (2617:2617:2617))
        (PORT d[6] (2081:2081:2081) (2391:2391:2391))
        (PORT d[7] (1319:1319:1319) (1554:1554:1554))
        (PORT d[8] (2124:2124:2124) (2470:2470:2470))
        (PORT d[9] (1877:1877:1877) (2172:2172:2172))
        (PORT d[10] (2082:2082:2082) (2408:2408:2408))
        (PORT d[11] (1676:1676:1676) (1976:1976:1976))
        (PORT d[12] (2025:2025:2025) (2358:2358:2358))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1166:1166:1166))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (1369:1369:1369) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2513:2513:2513))
        (PORT d[1] (2035:2035:2035) (2333:2333:2333))
        (PORT d[2] (1974:1974:1974) (2282:2282:2282))
        (PORT d[3] (1040:1040:1040) (1166:1166:1166))
        (PORT d[4] (2470:2470:2470) (2805:2805:2805))
        (PORT d[5] (1824:1824:1824) (2115:2115:2115))
        (PORT d[6] (2188:2188:2188) (2514:2514:2514))
        (PORT d[7] (1702:1702:1702) (1966:1966:1966))
        (PORT d[8] (3274:3274:3274) (3709:3709:3709))
        (PORT d[9] (2596:2596:2596) (2970:2970:2970))
        (PORT d[10] (1263:1263:1263) (1488:1488:1488))
        (PORT d[11] (1815:1815:1815) (2107:2107:2107))
        (PORT d[12] (2222:2222:2222) (2597:2597:2597))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1265:1265:1265) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1730:1730:1730))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1601:1601:1601))
        (PORT d[1] (2421:2421:2421) (2845:2845:2845))
        (PORT d[2] (2058:2058:2058) (2373:2373:2373))
        (PORT d[3] (1383:1383:1383) (1640:1640:1640))
        (PORT d[4] (1363:1363:1363) (1631:1631:1631))
        (PORT d[5] (1974:1974:1974) (2293:2293:2293))
        (PORT d[6] (1831:1831:1831) (2103:2103:2103))
        (PORT d[7] (1842:1842:1842) (2136:2136:2136))
        (PORT d[8] (1678:1678:1678) (1944:1944:1944))
        (PORT d[9] (2575:2575:2575) (2954:2954:2954))
        (PORT d[10] (1840:1840:1840) (2161:2161:2161))
        (PORT d[11] (1651:1651:1651) (1932:1932:1932))
        (PORT d[12] (931:931:931) (1103:1103:1103))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1805:1805:1805))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT d[0] (1930:1930:1930) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2172:2172:2172))
        (PORT d[1] (3100:3100:3100) (3597:3597:3597))
        (PORT d[2] (1703:1703:1703) (1951:1951:1951))
        (PORT d[3] (2116:2116:2116) (2459:2459:2459))
        (PORT d[4] (1608:1608:1608) (1876:1876:1876))
        (PORT d[5] (1747:1747:1747) (2056:2056:2056))
        (PORT d[6] (1931:1931:1931) (2191:2191:2191))
        (PORT d[7] (2204:2204:2204) (2495:2495:2495))
        (PORT d[8] (2005:2005:2005) (2276:2276:2276))
        (PORT d[9] (1836:1836:1836) (2085:2085:2085))
        (PORT d[10] (1894:1894:1894) (2168:2168:2168))
        (PORT d[11] (1515:1515:1515) (1745:1745:1745))
        (PORT d[12] (1394:1394:1394) (1616:1616:1616))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT d[0] (1568:1568:1568) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs690w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1467:1467:1467))
        (PORT datab (690:690:690) (808:808:808))
        (PORT datac (891:891:891) (1018:1018:1018))
        (PORT datad (561:561:561) (662:662:662))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1767:1767:1767))
        (PORT clk (1384:1384:1384) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1596:1596:1596))
        (PORT d[1] (1410:1410:1410) (1670:1670:1670))
        (PORT d[2] (1666:1666:1666) (1960:1960:1960))
        (PORT d[3] (1649:1649:1649) (1963:1963:1963))
        (PORT d[4] (1534:1534:1534) (1831:1831:1831))
        (PORT d[5] (1485:1485:1485) (1702:1702:1702))
        (PORT d[6] (1303:1303:1303) (1512:1512:1512))
        (PORT d[7] (1166:1166:1166) (1353:1353:1353))
        (PORT d[8] (1298:1298:1298) (1504:1504:1504))
        (PORT d[9] (2588:2588:2588) (3022:3022:3022))
        (PORT d[10] (1912:1912:1912) (2230:2230:2230))
        (PORT d[11] (1629:1629:1629) (1919:1919:1919))
        (PORT d[12] (1296:1296:1296) (1500:1500:1500))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1982:1982:1982))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
        (PORT d[0] (2086:2086:2086) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2567:2567:2567))
        (PORT d[1] (1372:1372:1372) (1576:1576:1576))
        (PORT d[2] (1517:1517:1517) (1750:1750:1750))
        (PORT d[3] (2077:2077:2077) (2414:2414:2414))
        (PORT d[4] (1514:1514:1514) (1782:1782:1782))
        (PORT d[5] (1534:1534:1534) (1797:1797:1797))
        (PORT d[6] (1134:1134:1134) (1293:1293:1293))
        (PORT d[7] (1916:1916:1916) (2164:2164:2164))
        (PORT d[8] (1402:1402:1402) (1596:1596:1596))
        (PORT d[9] (1150:1150:1150) (1315:1315:1315))
        (PORT d[10] (1197:1197:1197) (1370:1370:1370))
        (PORT d[11] (1353:1353:1353) (1570:1570:1570))
        (PORT d[12] (1166:1166:1166) (1332:1332:1332))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1204:1204:1204) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1951:1951:1951))
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (2024:2024:2024))
        (PORT d[1] (1598:1598:1598) (1882:1882:1882))
        (PORT d[2] (1460:1460:1460) (1726:1726:1726))
        (PORT d[3] (1945:1945:1945) (2290:2290:2290))
        (PORT d[4] (1369:1369:1369) (1639:1639:1639))
        (PORT d[5] (1145:1145:1145) (1317:1317:1317))
        (PORT d[6] (835:835:835) (972:972:972))
        (PORT d[7] (981:981:981) (1140:1140:1140))
        (PORT d[8] (1141:1141:1141) (1320:1320:1320))
        (PORT d[9] (2590:2590:2590) (3019:3019:3019))
        (PORT d[10] (1695:1695:1695) (1954:1954:1954))
        (PORT d[11] (1598:1598:1598) (1884:1884:1884))
        (PORT d[12] (854:854:854) (994:994:994))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1281:1281:1281))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (PORT d[0] (1460:1460:1460) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2044:2044:2044))
        (PORT d[1] (1019:1019:1019) (1176:1176:1176))
        (PORT d[2] (1685:1685:1685) (1937:1937:1937))
        (PORT d[3] (2462:2462:2462) (2859:2859:2859))
        (PORT d[4] (1718:1718:1718) (2019:2019:2019))
        (PORT d[5] (859:859:859) (996:996:996))
        (PORT d[6] (1310:1310:1310) (1500:1500:1500))
        (PORT d[7] (1966:1966:1966) (2221:2221:2221))
        (PORT d[8] (1149:1149:1149) (1305:1305:1305))
        (PORT d[9] (1462:1462:1462) (1658:1658:1658))
        (PORT d[10] (1232:1232:1232) (1414:1414:1414))
        (PORT d[11] (1546:1546:1546) (1790:1790:1790))
        (PORT d[12] (1175:1175:1175) (1342:1342:1342))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (865:865:865) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (871:871:871))
        (PORT datab (693:693:693) (812:812:812))
        (PORT datac (577:577:577) (648:648:648))
        (PORT datad (561:561:561) (662:662:662))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (801:801:801))
        (PORT datab (586:586:586) (698:698:698))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1813:1813:1813))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1520:1520:1520))
        (PORT d[1] (2315:2315:2315) (2669:2669:2669))
        (PORT d[2] (2015:2015:2015) (2288:2288:2288))
        (PORT d[3] (1611:1611:1611) (1884:1884:1884))
        (PORT d[4] (2055:2055:2055) (2361:2361:2361))
        (PORT d[5] (1663:1663:1663) (1964:1964:1964))
        (PORT d[6] (1555:1555:1555) (1791:1791:1791))
        (PORT d[7] (1307:1307:1307) (1534:1534:1534))
        (PORT d[8] (2371:2371:2371) (2778:2778:2778))
        (PORT d[9] (2032:2032:2032) (2355:2355:2355))
        (PORT d[10] (1195:1195:1195) (1394:1394:1394))
        (PORT d[11] (1502:1502:1502) (1772:1772:1772))
        (PORT d[12] (1544:1544:1544) (1792:1792:1792))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1967:1967:1967))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (2068:2068:2068) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2203:2203:2203))
        (PORT d[1] (1887:1887:1887) (2175:2175:2175))
        (PORT d[2] (1912:1912:1912) (2153:2153:2153))
        (PORT d[3] (1919:1919:1919) (2153:2153:2153))
        (PORT d[4] (1859:1859:1859) (2103:2103:2103))
        (PORT d[5] (1687:1687:1687) (1979:1979:1979))
        (PORT d[6] (1667:1667:1667) (1910:1910:1910))
        (PORT d[7] (1992:1992:1992) (2274:2274:2274))
        (PORT d[8] (2469:2469:2469) (2780:2780:2780))
        (PORT d[9] (2049:2049:2049) (2354:2354:2354))
        (PORT d[10] (1441:1441:1441) (1680:1680:1680))
        (PORT d[11] (1544:1544:1544) (1780:1780:1780))
        (PORT d[12] (2002:2002:2002) (2293:2293:2293))
        (PORT clk (1317:1317:1317) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (PORT d[0] (1665:1665:1665) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (1127:1127:1127))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1672:1672:1672))
        (PORT d[1] (1975:1975:1975) (2311:2311:2311))
        (PORT d[2] (1135:1135:1135) (1304:1304:1304))
        (PORT d[3] (1398:1398:1398) (1652:1652:1652))
        (PORT d[4] (1390:1390:1390) (1637:1637:1637))
        (PORT d[5] (1743:1743:1743) (2053:2053:2053))
        (PORT d[6] (1650:1650:1650) (1897:1897:1897))
        (PORT d[7] (1030:1030:1030) (1201:1201:1201))
        (PORT d[8] (2114:2114:2114) (2499:2499:2499))
        (PORT d[9] (2593:2593:2593) (3009:3009:3009))
        (PORT d[10] (1128:1128:1128) (1325:1325:1325))
        (PORT d[11] (2208:2208:2208) (2584:2584:2584))
        (PORT d[12] (991:991:991) (1147:1147:1147))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (877:877:877))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (1231:1231:1231) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1469:1469:1469))
        (PORT d[1] (1663:1663:1663) (1900:1900:1900))
        (PORT d[2] (1643:1643:1643) (1866:1866:1866))
        (PORT d[3] (2677:2677:2677) (3076:3076:3076))
        (PORT d[4] (1671:1671:1671) (1914:1914:1914))
        (PORT d[5] (1781:1781:1781) (2059:2059:2059))
        (PORT d[6] (1406:1406:1406) (1589:1589:1589))
        (PORT d[7] (1245:1245:1245) (1404:1404:1404))
        (PORT d[8] (2187:2187:2187) (2476:2476:2476))
        (PORT d[9] (1971:1971:1971) (2264:2264:2264))
        (PORT d[10] (1951:1951:1951) (2193:2193:2193))
        (PORT d[11] (1537:1537:1537) (1787:1787:1787))
        (PORT d[12] (1855:1855:1855) (2116:2116:2116))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT d[0] (1154:1154:1154) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1866:1866:1866))
        (PORT datab (576:576:576) (687:687:687))
        (PORT datac (754:754:754) (861:861:861))
        (PORT datad (671:671:671) (782:782:782))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (765:765:765))
        (PORT datab (586:586:586) (697:697:697))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (667:667:667) (780:780:780))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer1\|rd_q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1033:1033:1033))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2724:2724:2724))
        (PORT d[1] (2459:2459:2459) (2883:2883:2883))
        (PORT d[2] (826:826:826) (960:960:960))
        (PORT d[3] (1366:1366:1366) (1615:1615:1615))
        (PORT d[4] (1993:1993:1993) (2370:2370:2370))
        (PORT d[5] (1016:1016:1016) (1177:1177:1177))
        (PORT d[6] (2523:2523:2523) (2938:2938:2938))
        (PORT d[7] (1841:1841:1841) (2162:2162:2162))
        (PORT d[8] (1838:1838:1838) (2163:2163:2163))
        (PORT d[9] (1805:1805:1805) (2074:2074:2074))
        (PORT d[10] (964:964:964) (1121:1121:1121))
        (PORT d[11] (1483:1483:1483) (1749:1749:1749))
        (PORT d[12] (872:872:872) (1020:1020:1020))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1147:1147:1147))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (1348:1348:1348) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2051:2051:2051))
        (PORT d[1] (2529:2529:2529) (2942:2942:2942))
        (PORT d[2] (1374:1374:1374) (1587:1587:1587))
        (PORT d[3] (1867:1867:1867) (2168:2168:2168))
        (PORT d[4] (2049:2049:2049) (2385:2385:2385))
        (PORT d[5] (2143:2143:2143) (2478:2478:2478))
        (PORT d[6] (483:483:483) (561:561:561))
        (PORT d[7] (1418:1418:1418) (1650:1650:1650))
        (PORT d[8] (724:724:724) (833:833:833))
        (PORT d[9] (1200:1200:1200) (1386:1386:1386))
        (PORT d[10] (702:702:702) (814:814:814))
        (PORT d[11] (1698:1698:1698) (1955:1955:1955))
        (PORT d[12] (653:653:653) (749:749:749))
        (PORT clk (1288:1288:1288) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (PORT d[0] (426:426:426) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2247:2247:2247))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1533:1533:1533))
        (PORT d[1] (2720:2720:2720) (3138:3138:3138))
        (PORT d[2] (1693:1693:1693) (1996:1996:1996))
        (PORT d[3] (1801:1801:1801) (2111:2111:2111))
        (PORT d[4] (2432:2432:2432) (2888:2888:2888))
        (PORT d[5] (1889:1889:1889) (2231:2231:2231))
        (PORT d[6] (1885:1885:1885) (2169:2169:2169))
        (PORT d[7] (1058:1058:1058) (1250:1250:1250))
        (PORT d[8] (2374:2374:2374) (2782:2782:2782))
        (PORT d[9] (2232:2232:2232) (2581:2581:2581))
        (PORT d[10] (1731:1731:1731) (2006:2006:2006))
        (PORT d[11] (1687:1687:1687) (1986:1986:1986))
        (PORT d[12] (1345:1345:1345) (1572:1572:1572))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2107:2107:2107))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (2197:2197:2197) (2400:2400:2400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2738:2738:2738))
        (PORT d[1] (2023:2023:2023) (2324:2324:2324))
        (PORT d[2] (2134:2134:2134) (2411:2411:2411))
        (PORT d[3] (1412:1412:1412) (1597:1597:1597))
        (PORT d[4] (2092:2092:2092) (2373:2373:2373))
        (PORT d[5] (1635:1635:1635) (1908:1908:1908))
        (PORT d[6] (1816:1816:1816) (2091:2091:2091))
        (PORT d[7] (2047:2047:2047) (2354:2354:2354))
        (PORT d[8] (2899:2899:2899) (3275:3275:3275))
        (PORT d[9] (2418:2418:2418) (2779:2779:2779))
        (PORT d[10] (1439:1439:1439) (1681:1681:1681))
        (PORT d[11] (2160:2160:2160) (2495:2495:2495))
        (PORT d[12] (2445:2445:2445) (2782:2782:2782))
        (PORT clk (1321:1321:1321) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1348:1348:1348))
        (PORT d[0] (1994:1994:1994) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (960:960:960))
        (PORT datab (388:388:388) (474:474:474))
        (PORT datac (1148:1148:1148) (1322:1322:1322))
        (PORT datad (813:813:813) (944:944:944))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1049:1049:1049) (1231:1231:1231))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1796:1796:1796))
        (PORT d[1] (2942:2942:2942) (3401:3401:3401))
        (PORT d[2] (1672:1672:1672) (1975:1975:1975))
        (PORT d[3] (1242:1242:1242) (1475:1475:1475))
        (PORT d[4] (2207:2207:2207) (2621:2621:2621))
        (PORT d[5] (2387:2387:2387) (2777:2777:2777))
        (PORT d[6] (2265:2265:2265) (2639:2639:2639))
        (PORT d[7] (1300:1300:1300) (1527:1527:1527))
        (PORT d[8] (1598:1598:1598) (1871:1871:1871))
        (PORT d[9] (1459:1459:1459) (1694:1694:1694))
        (PORT d[10] (1359:1359:1359) (1577:1577:1577))
        (PORT d[11] (1441:1441:1441) (1690:1690:1690))
        (PORT d[12] (1531:1531:1531) (1805:1805:1805))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1610:1610:1610))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (1594:1594:1594) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2084:2084:2084))
        (PORT d[1] (2106:2106:2106) (2432:2432:2432))
        (PORT d[2] (1400:1400:1400) (1621:1621:1621))
        (PORT d[3] (1538:1538:1538) (1748:1748:1748))
        (PORT d[4] (2847:2847:2847) (3235:3235:3235))
        (PORT d[5] (1277:1277:1277) (1497:1497:1497))
        (PORT d[6] (2321:2321:2321) (2665:2665:2665))
        (PORT d[7] (1354:1354:1354) (1562:1562:1562))
        (PORT d[8] (3644:3644:3644) (4124:4124:4124))
        (PORT d[9] (927:927:927) (1086:1086:1086))
        (PORT d[10] (1321:1321:1321) (1563:1563:1563))
        (PORT d[11] (1423:1423:1423) (1655:1655:1655))
        (PORT d[12] (1648:1648:1648) (1925:1925:1925))
        (PORT clk (1268:1268:1268) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1295:1295:1295))
        (PORT d[0] (981:981:981) (1109:1109:1109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1123:1123:1123))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (2154:2154:2154))
        (PORT d[1] (2570:2570:2570) (3014:3014:3014))
        (PORT d[2] (1040:1040:1040) (1206:1206:1206))
        (PORT d[3] (1374:1374:1374) (1625:1625:1625))
        (PORT d[4] (2417:2417:2417) (2873:2873:2873))
        (PORT d[5] (2163:2163:2163) (2543:2543:2543))
        (PORT d[6] (2039:2039:2039) (2376:2376:2376))
        (PORT d[7] (2335:2335:2335) (2721:2721:2721))
        (PORT d[8] (1595:1595:1595) (1860:1860:1860))
        (PORT d[9] (1125:1125:1125) (1292:1292:1292))
        (PORT d[10] (2281:2281:2281) (2656:2656:2656))
        (PORT d[11] (1588:1588:1588) (1836:1836:1836))
        (PORT d[12] (1359:1359:1359) (1617:1617:1617))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1779:1779:1779))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1863:1863:1863) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1374:1374:1374))
        (PORT d[1] (2331:2331:2331) (2710:2710:2710))
        (PORT d[2] (1171:1171:1171) (1333:1333:1333))
        (PORT d[3] (1993:1993:1993) (2288:2288:2288))
        (PORT d[4] (1933:1933:1933) (2240:2240:2240))
        (PORT d[5] (1367:1367:1367) (1577:1577:1577))
        (PORT d[6] (2476:2476:2476) (2879:2879:2879))
        (PORT d[7] (1001:1001:1001) (1141:1141:1141))
        (PORT d[8] (3248:3248:3248) (3676:3676:3676))
        (PORT d[9] (916:916:916) (1071:1071:1071))
        (PORT d[10] (1339:1339:1339) (1579:1579:1579))
        (PORT d[11] (1724:1724:1724) (2001:2001:2001))
        (PORT d[12] (1561:1561:1561) (1828:1828:1828))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (747:747:747) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs690w\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (974:974:974))
        (PORT datab (385:385:385) (471:471:471))
        (PORT datac (1114:1114:1114) (1298:1298:1298))
        (PORT datad (825:825:825) (935:935:935))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (360:360:360))
        (PORT datab (305:305:305) (357:357:357))
        (PORT datac (227:227:227) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1496:1496:1496))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2201:2201:2201))
        (PORT d[1] (2937:2937:2937) (3395:3395:3395))
        (PORT d[2] (2043:2043:2043) (2399:2399:2399))
        (PORT d[3] (1374:1374:1374) (1622:1622:1622))
        (PORT d[4] (2093:2093:2093) (2498:2498:2498))
        (PORT d[5] (2738:2738:2738) (3177:3177:3177))
        (PORT d[6] (2600:2600:2600) (3018:3018:3018))
        (PORT d[7] (1315:1315:1315) (1549:1549:1549))
        (PORT d[8] (1946:1946:1946) (2271:2271:2271))
        (PORT d[9] (1699:1699:1699) (1976:1976:1976))
        (PORT d[10] (1332:1332:1332) (1548:1548:1548))
        (PORT d[11] (2005:2005:2005) (2352:2352:2352))
        (PORT d[12] (1840:1840:1840) (2149:2149:2149))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1290:1290:1290))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (1449:1449:1449) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2301:2301:2301))
        (PORT d[1] (2427:2427:2427) (2794:2794:2794))
        (PORT d[2] (1599:1599:1599) (1850:1850:1850))
        (PORT d[3] (1322:1322:1322) (1489:1489:1489))
        (PORT d[4] (2659:2659:2659) (3023:3023:3023))
        (PORT d[5] (1646:1646:1646) (1919:1919:1919))
        (PORT d[6] (2657:2657:2657) (3043:3043:3043))
        (PORT d[7] (1526:1526:1526) (1765:1765:1765))
        (PORT d[8] (3461:3461:3461) (3923:3923:3923))
        (PORT d[9] (1466:1466:1466) (1700:1700:1700))
        (PORT d[10] (1084:1084:1084) (1285:1285:1285))
        (PORT d[11] (1628:1628:1628) (1893:1893:1893))
        (PORT d[12] (2023:2023:2023) (2365:2365:2365))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT d[0] (920:920:920) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (713:713:713) (854:854:854))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2142:2142:2142))
        (PORT d[1] (2268:2268:2268) (2670:2670:2670))
        (PORT d[2] (1043:1043:1043) (1213:1213:1213))
        (PORT d[3] (1492:1492:1492) (1745:1745:1745))
        (PORT d[4] (2489:2489:2489) (2936:2936:2936))
        (PORT d[5] (1175:1175:1175) (1354:1354:1354))
        (PORT d[6] (2171:2171:2171) (2538:2538:2538))
        (PORT d[7] (2295:2295:2295) (2681:2681:2681))
        (PORT d[8] (1475:1475:1475) (1746:1746:1746))
        (PORT d[9] (1448:1448:1448) (1662:1662:1662))
        (PORT d[10] (1303:1303:1303) (1517:1517:1517))
        (PORT d[11] (1773:1773:1773) (2082:2082:2082))
        (PORT d[12] (1303:1303:1303) (1531:1531:1531))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1547:1547:1547))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT d[0] (1684:1684:1684) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1630:1630:1630))
        (PORT d[1] (2327:2327:2327) (2712:2712:2712))
        (PORT d[2] (1172:1172:1172) (1347:1347:1347))
        (PORT d[3] (2193:2193:2193) (2521:2521:2521))
        (PORT d[4] (1703:1703:1703) (1998:1998:1998))
        (PORT d[5] (1952:1952:1952) (2263:2263:2263))
        (PORT d[6] (665:665:665) (767:767:767))
        (PORT d[7] (1224:1224:1224) (1432:1432:1432))
        (PORT d[8] (737:737:737) (848:848:848))
        (PORT d[9] (640:640:640) (743:743:743))
        (PORT d[10] (878:878:878) (1016:1016:1016))
        (PORT d[11] (1509:1509:1509) (1736:1736:1736))
        (PORT d[12] (1546:1546:1546) (1802:1802:1802))
        (PORT clk (1281:1281:1281) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (PORT d[0] (908:908:908) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|w_mux_outputs690w\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (882:882:882))
        (PORT datab (775:775:775) (891:891:891))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (2031:2031:2031))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1472:1472:1472))
        (PORT d[1] (2334:2334:2334) (2687:2687:2687))
        (PORT d[2] (1507:1507:1507) (1707:1707:1707))
        (PORT d[3] (1593:1593:1593) (1865:1865:1865))
        (PORT d[4] (1740:1740:1740) (2007:2007:2007))
        (PORT d[5] (1690:1690:1690) (1996:1996:1996))
        (PORT d[6] (1535:1535:1535) (1770:1770:1770))
        (PORT d[7] (1268:1268:1268) (1486:1486:1486))
        (PORT d[8] (2348:2348:2348) (2752:2752:2752))
        (PORT d[9] (2049:2049:2049) (2381:2381:2381))
        (PORT d[10] (1549:1549:1549) (1807:1807:1807))
        (PORT d[11] (1481:1481:1481) (1749:1749:1749))
        (PORT d[12] (1516:1516:1516) (1760:1760:1760))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1686:1686:1686))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (1832:1832:1832) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2375:2375:2375))
        (PORT d[1] (1872:1872:1872) (2144:2144:2144))
        (PORT d[2] (1950:1950:1950) (2198:2198:2198))
        (PORT d[3] (1931:1931:1931) (2166:2166:2166))
        (PORT d[4] (1899:1899:1899) (2150:2150:2150))
        (PORT d[5] (1671:1671:1671) (1959:1959:1959))
        (PORT d[6] (1808:1808:1808) (2085:2085:2085))
        (PORT d[7] (1856:1856:1856) (2120:2120:2120))
        (PORT d[8] (2712:2712:2712) (3066:3066:3066))
        (PORT d[9] (2038:2038:2038) (2335:2335:2335))
        (PORT d[10] (1639:1639:1639) (1917:1917:1917))
        (PORT d[11] (1564:1564:1564) (1806:1806:1806))
        (PORT d[12] (2015:2015:2015) (2302:2302:2302))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (1446:1446:1446) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1092:1092:1092))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1865:1865:1865))
        (PORT d[1] (2012:2012:2012) (2359:2359:2359))
        (PORT d[2] (993:993:993) (1141:1141:1141))
        (PORT d[3] (1356:1356:1356) (1611:1611:1611))
        (PORT d[4] (1723:1723:1723) (2005:2005:2005))
        (PORT d[5] (1904:1904:1904) (2235:2235:2235))
        (PORT d[6] (1478:1478:1478) (1697:1697:1697))
        (PORT d[7] (837:837:837) (969:969:969))
        (PORT d[8] (838:838:838) (969:969:969))
        (PORT d[9] (1769:1769:1769) (2035:2035:2035))
        (PORT d[10] (1309:1309:1309) (1535:1535:1535))
        (PORT d[11] (796:796:796) (915:915:915))
        (PORT d[12] (2250:2250:2250) (2628:2628:2628))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (765:765:765))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT d[0] (999:999:999) (1058:1058:1058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1148:1148:1148))
        (PORT d[1] (1647:1647:1647) (1883:1883:1883))
        (PORT d[2] (1796:1796:1796) (2042:2042:2042))
        (PORT d[3] (1006:1006:1006) (1145:1145:1145))
        (PORT d[4] (1682:1682:1682) (1927:1927:1927))
        (PORT d[5] (1953:1953:1953) (2251:2251:2251))
        (PORT d[6] (1472:1472:1472) (1683:1683:1683))
        (PORT d[7] (1126:1126:1126) (1279:1279:1279))
        (PORT d[8] (2193:2193:2193) (2482:2482:2482))
        (PORT d[9] (2148:2148:2148) (2470:2470:2470))
        (PORT d[10] (1969:1969:1969) (2213:2213:2213))
        (PORT d[11] (1173:1173:1173) (1330:1330:1330))
        (PORT d[12] (1851:1851:1851) (2106:2106:2106))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT d[0] (578:578:578) (625:625:625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (975:975:975))
        (PORT datab (376:376:376) (460:460:460))
        (PORT datac (1241:1241:1241) (1446:1446:1446))
        (PORT datad (681:681:681) (777:777:777))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (294:294:294) (340:340:340))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1700:1700:1700))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1242:1242:1242))
        (PORT d[1] (1687:1687:1687) (1976:1976:1976))
        (PORT d[2] (1331:1331:1331) (1532:1532:1532))
        (PORT d[3] (1387:1387:1387) (1651:1651:1651))
        (PORT d[4] (1548:1548:1548) (1811:1811:1811))
        (PORT d[5] (1231:1231:1231) (1411:1411:1411))
        (PORT d[6] (1655:1655:1655) (1901:1901:1901))
        (PORT d[7] (1240:1240:1240) (1442:1442:1442))
        (PORT d[8] (2118:2118:2118) (2507:2507:2507))
        (PORT d[9] (2409:2409:2409) (2805:2805:2805))
        (PORT d[10] (1777:1777:1777) (2074:2074:2074))
        (PORT d[11] (1986:1986:1986) (2330:2330:2330))
        (PORT d[12] (1354:1354:1354) (1567:1567:1567))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1619:1619:1619))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT d[0] (1763:1763:1763) (1912:1912:1912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1557:1557:1557))
        (PORT d[1] (1136:1136:1136) (1291:1291:1291))
        (PORT d[2] (1302:1302:1302) (1475:1475:1475))
        (PORT d[3] (2314:2314:2314) (2659:2659:2659))
        (PORT d[4] (1338:1338:1338) (1521:1521:1521))
        (PORT d[5] (1419:1419:1419) (1642:1642:1642))
        (PORT d[6] (1434:1434:1434) (1615:1615:1615))
        (PORT d[7] (1466:1466:1466) (1657:1657:1657))
        (PORT d[8] (1825:1825:1825) (2066:2066:2066))
        (PORT d[9] (1772:1772:1772) (2031:2031:2031))
        (PORT d[10] (1298:1298:1298) (1527:1527:1527))
        (PORT d[11] (1195:1195:1195) (1377:1377:1377))
        (PORT d[12] (1482:1482:1482) (1685:1685:1685))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT d[0] (1055:1055:1055) (1158:1158:1158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (923:923:923))
        (PORT datab (237:237:237) (300:300:300))
        (PORT datac (1137:1137:1137) (1291:1291:1291))
        (PORT datad (147:147:147) (191:191:191))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|ram_rtl_0\|auto_generated\|mux3\|muxlut_result1w\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|framebuffer2\|rd_q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (452:452:452))
        (PORT datab (269:269:269) (310:310:310))
        (PORT datac (474:474:474) (553:553:553))
        (PORT datad (483:483:483) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|framebuffer_instance\|rgb_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (267:267:267))
        (PORT datab (312:312:312) (378:378:378))
        (PORT datac (130:130:130) (174:174:174))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (272:272:272))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (197:197:197) (248:248:248))
        (PORT datad (197:197:197) (244:244:244))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (105:105:105) (127:127:127))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (226:226:226))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|vga_text_mode_controller_0\|vga_controller_instance\|hs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (1444:1444:1444) (1642:1642:1642))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (519:519:519) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (316:316:316) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (380:380:380))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1416:1416:1416))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1133:1133:1133) (1116:1116:1116))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (461:461:461))
        (PORT datab (979:979:979) (1140:1140:1140))
        (PORT datac (513:513:513) (621:621:621))
        (PORT datad (569:569:569) (655:655:655))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1424:1424:1424))
        (PORT asdata (352:352:352) (387:387:387))
        (PORT ena (668:668:668) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[36\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (485:485:485) (580:580:580))
        (PORT datad (285:285:285) (338:338:338))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|i_addr\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (279:279:279))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector116\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (484:484:484))
        (PORT datab (222:222:222) (271:271:271))
        (PORT datac (284:284:284) (339:339:339))
        (PORT datad (494:494:494) (589:589:589))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector116\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (579:579:579))
        (PORT datab (221:221:221) (271:271:271))
        (PORT datac (495:495:495) (582:582:582))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|m_addr\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (483:483:483))
        (PORT datab (512:512:512) (606:606:606))
        (PORT datac (477:477:477) (554:554:554))
        (PORT datad (204:204:204) (244:244:244))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector116\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (555:555:555))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|m_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (481:481:481))
        (PORT datab (384:384:384) (462:462:462))
        (PORT datac (186:186:186) (217:217:217))
        (PORT datad (115:115:115) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1181:1181:1181))
        (PORT d (922:922:922) (1014:1014:1014))
        (PORT clrn (1294:1294:1294) (1273:1273:1273))
        (PORT sload (1423:1423:1423) (1546:1546:1546))
        (PORT ena (1026:1026:1026) (1148:1148:1148))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (371:371:371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (433:433:433))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (790:790:790) (920:920:920))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (427:427:427))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (365:365:365))
        (PORT datab (420:420:420) (517:517:517))
        (PORT datac (201:201:201) (256:256:256))
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (391:391:391))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (700:700:700) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[37\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (499:499:499))
        (PORT datac (450:450:450) (533:533:533))
        (PORT datad (336:336:336) (410:410:410))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (808:808:808) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector115\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (286:286:286))
        (PORT datab (534:534:534) (626:626:626))
        (PORT datac (188:188:188) (240:240:240))
        (PORT datad (460:460:460) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector115\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (403:403:403))
        (PORT datab (338:338:338) (392:392:392))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (513:513:513) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector115\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (684:684:684))
        (PORT datab (365:365:365) (427:427:427))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1125:1125:1125))
        (PORT d (963:963:963) (1070:1070:1070))
        (PORT clrn (1249:1249:1249) (1229:1229:1229))
        (PORT sload (1374:1374:1374) (1524:1524:1524))
        (PORT ena (862:862:862) (955:955:955))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (368:368:368) (446:446:446))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT asdata (990:990:990) (1128:1128:1128))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (429:429:429))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (338:338:338) (416:416:416))
        (PORT datad (333:333:333) (402:402:402))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (426:426:426) (488:488:488))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (795:795:795) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[38\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (492:492:492))
        (PORT datab (475:475:475) (566:566:566))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT asdata (345:345:345) (372:372:372))
        (PORT ena (775:775:775) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector114\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (483:483:483))
        (PORT datab (215:215:215) (263:263:263))
        (PORT datad (487:487:487) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector114\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (576:576:576))
        (PORT datab (214:214:214) (263:263:263))
        (PORT datac (498:498:498) (585:585:585))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector114\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (151:151:151))
        (PORT datab (178:178:178) (214:214:214))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (369:369:369) (445:445:445))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1117:1117:1117))
        (PORT d (865:865:865) (939:939:939))
        (PORT clrn (1228:1228:1228) (1208:1208:1208))
        (PORT sload (1521:1521:1521) (1685:1685:1685))
        (PORT ena (690:690:690) (761:761:761))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (799:799:799) (902:902:902))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT asdata (481:481:481) (534:534:534))
        (PORT clrn (1330:1330:1330) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT asdata (1017:1017:1017) (1152:1152:1152))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (361:361:361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (759:759:759))
        (PORT datab (366:366:366) (451:451:451))
        (PORT datac (863:863:863) (1007:1007:1007))
        (PORT datad (361:361:361) (431:431:431))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT asdata (498:498:498) (552:552:552))
        (PORT ena (868:868:868) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[39\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datac (536:536:536) (651:651:651))
        (PORT datad (615:615:615) (719:719:719))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector113\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (483:483:483))
        (PORT datab (511:511:511) (611:611:611))
        (PORT datac (495:495:495) (582:582:582))
        (PORT datad (205:205:205) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector113\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (570:570:570))
        (PORT datab (201:201:201) (256:256:256))
        (PORT datac (332:332:332) (390:390:390))
        (PORT datad (447:447:447) (513:513:513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector113\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (363:363:363) (422:422:422))
        (PORT datac (187:187:187) (239:239:239))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1171:1171:1171))
        (PORT d (891:891:891) (980:980:980))
        (PORT clrn (1294:1294:1294) (1274:1274:1274))
        (PORT sload (1186:1186:1186) (1289:1289:1289))
        (PORT ena (1212:1212:1212) (1319:1319:1319))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (971:971:971) (1130:1130:1130))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1325:1325:1325) (1344:1344:1344))
        (PORT ena (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT asdata (481:481:481) (544:544:544))
        (PORT clrn (1152:1152:1152) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (485:485:485) (542:542:542))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT asdata (491:491:491) (546:546:546))
        (PORT clrn (1330:1330:1330) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (780:780:780))
        (PORT datab (634:634:634) (752:752:752))
        (PORT datad (614:614:614) (716:716:716))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (653:653:653) (740:740:740))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT asdata (614:614:614) (679:679:679))
        (PORT ena (599:599:599) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[40\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (290:290:290) (347:347:347))
        (PORT datad (524:524:524) (636:636:636))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (677:677:677) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector112\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (504:504:504))
        (PORT datab (405:405:405) (489:489:489))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (293:293:293) (350:350:350))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector112\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (717:717:717))
        (PORT datab (669:669:669) (801:801:801))
        (PORT datac (565:565:565) (664:664:664))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1125:1125:1125))
        (PORT d (915:915:915) (1005:1005:1005))
        (PORT clrn (1249:1249:1249) (1229:1229:1229))
        (PORT sload (1374:1374:1374) (1524:1524:1524))
        (PORT ena (862:862:862) (955:955:955))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (534:534:534) (631:631:631))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (691:691:691) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (369:369:369))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (361:361:361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (735:735:735))
        (PORT datab (1099:1099:1099) (1270:1270:1270))
        (PORT datac (552:552:552) (640:640:640))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1032:1032:1032) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1376:1376:1376))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (766:766:766))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[41\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (593:593:593))
        (PORT datab (357:357:357) (437:437:437))
        (PORT datad (296:296:296) (353:353:353))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (808:808:808) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector111\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (349:349:349))
        (PORT datab (343:343:343) (409:409:409))
        (PORT datac (198:198:198) (251:251:251))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector111\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (286:286:286))
        (PORT datab (535:535:535) (627:627:627))
        (PORT datac (216:216:216) (271:271:271))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1149:1149:1149))
        (PORT d (850:850:850) (929:929:929))
        (PORT clrn (1271:1271:1271) (1250:1250:1250))
        (PORT sload (1355:1355:1355) (1496:1496:1496))
        (PORT ena (1054:1054:1054) (1172:1172:1172))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1202:1202:1202))
        (PORT asdata (877:877:877) (1000:1000:1000))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (691:691:691) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (640:640:640) (754:754:754))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (297:297:297) (353:353:353))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (458:458:458))
        (PORT datab (418:418:418) (515:515:515))
        (PORT datac (447:447:447) (532:532:532))
        (PORT datad (357:357:357) (428:428:428))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (478:478:478))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (868:868:868) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[42\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (470:470:470) (563:563:563))
        (PORT datac (536:536:536) (651:651:651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector110\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (569:569:569))
        (PORT datab (201:201:201) (256:256:256))
        (PORT datac (333:333:333) (392:392:392))
        (PORT datad (446:446:446) (512:512:512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector110\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (447:447:447))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (351:351:351) (403:403:403))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1144:1144:1144))
        (PORT d (863:863:863) (947:947:947))
        (PORT clrn (1267:1267:1267) (1246:1246:1246))
        (PORT sload (1183:1183:1183) (1299:1299:1299))
        (PORT ena (1060:1060:1060) (1173:1173:1173))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1307:1307:1307) (1327:1327:1327))
        (PORT ena (531:531:531) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (419:419:419))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1202:1202:1202))
        (PORT asdata (722:722:722) (817:817:817))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (691:691:691) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (463:463:463))
        (PORT datab (411:411:411) (507:507:507))
        (PORT datac (189:189:189) (239:239:239))
        (PORT datad (448:448:448) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (387:387:387))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (700:700:700) (782:782:782))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[43\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (465:465:465))
        (PORT datac (718:718:718) (837:837:837))
        (PORT datad (289:289:289) (344:344:344))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (928:928:928) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector109\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (288:288:288))
        (PORT datab (306:306:306) (375:375:375))
        (PORT datac (477:477:477) (563:563:563))
        (PORT datad (514:514:514) (596:596:596))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector109\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (339:339:339) (393:393:393))
        (PORT datac (332:332:332) (391:391:391))
        (PORT datad (514:514:514) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector109\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (366:366:366) (428:428:428))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1160:1160:1160))
        (PORT d (883:883:883) (970:970:970))
        (PORT clrn (1271:1271:1271) (1250:1250:1250))
        (PORT sload (1183:1183:1183) (1300:1300:1300))
        (PORT ena (1227:1227:1227) (1358:1358:1358))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1202:1202:1202))
        (PORT asdata (983:983:983) (1107:1107:1107))
        (PORT clrn (1317:1317:1317) (1339:1339:1339))
        (PORT ena (691:691:691) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT asdata (489:489:489) (555:555:555))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (442:442:442))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1363:1363:1363) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (463:463:463))
        (PORT datab (411:411:411) (507:507:507))
        (PORT datac (462:462:462) (553:553:553))
        (PORT datad (359:359:359) (433:433:433))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (608:608:608) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (601:601:601))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (868:868:868) (952:952:952))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[44\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (754:754:754))
        (PORT datab (381:381:381) (471:471:471))
        (PORT datad (358:358:358) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT asdata (465:465:465) (513:513:513))
        (PORT ena (808:808:808) (872:872:872))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector108\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (590:590:590))
        (PORT datab (534:534:534) (625:625:625))
        (PORT datad (349:349:349) (406:406:406))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector108\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (361:361:361))
        (PORT datab (367:367:367) (430:430:430))
        (PORT datac (193:193:193) (247:247:247))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1144:1144:1144))
        (PORT d (832:832:832) (917:917:917))
        (PORT clrn (1267:1267:1267) (1246:1246:1246))
        (PORT sload (1183:1183:1183) (1299:1299:1299))
        (PORT ena (1060:1060:1060) (1173:1173:1173))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector107\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (589:589:589))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (207:207:207) (258:258:258))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector107\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (505:505:505))
        (PORT datab (512:512:512) (606:606:606))
        (PORT datac (477:477:477) (554:554:554))
        (PORT datad (204:204:204) (243:243:243))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (376:376:376))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (369:369:369) (451:451:451))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (657:657:657) (771:771:771))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1145:1145:1145))
        (PORT ena (788:788:788) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (256:256:256))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (182:182:182))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (337:337:337) (415:415:415))
        (PORT datad (333:333:333) (403:403:403))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1424:1424:1424))
        (PORT asdata (616:616:616) (686:686:686))
        (PORT ena (668:668:668) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[45\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (487:487:487) (581:581:581))
        (PORT datad (590:590:590) (687:687:687))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector107\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (220:220:220) (269:269:269))
        (PORT datac (187:187:187) (234:234:234))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1137:1137:1137))
        (PORT d (835:835:835) (917:917:917))
        (PORT clrn (1261:1261:1261) (1241:1241:1241))
        (PORT sload (1375:1375:1375) (1523:1523:1523))
        (PORT ena (1044:1044:1044) (1148:1148:1148))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP sload (posedge clk) (40:40:40))
      (SETUP asdata (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD sload (posedge clk) (58:58:58))
      (HOLD asdata (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector106\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (483:483:483))
        (PORT datab (511:511:511) (611:611:611))
        (PORT datad (459:459:459) (538:538:538))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector106\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (499:499:499))
        (PORT datab (514:514:514) (617:617:617))
        (PORT datac (175:175:175) (212:212:212))
        (PORT datad (385:385:385) (462:462:462))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1179:1179:1179))
        (PORT d (901:901:901) (982:982:982))
        (PORT clrn (1293:1293:1293) (1271:1271:1271))
        (PORT ena (878:878:878) (982:982:982))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector105\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (473:473:473))
        (PORT datac (191:191:191) (245:245:245))
        (PORT datad (484:484:484) (577:577:577))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector105\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (490:490:490))
        (PORT datab (515:515:515) (619:619:619))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (390:390:390) (472:472:472))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1154:1154:1154))
        (PORT d (960:960:960) (1055:1055:1055))
        (PORT clrn (1275:1275:1275) (1255:1255:1255))
        (PORT ena (1055:1055:1055) (1173:1173:1173))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector104\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datac (367:367:367) (454:454:454))
        (PORT datad (483:483:483) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector104\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (491:491:491))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (502:502:502) (599:599:599))
        (PORT datad (392:392:392) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1149:1149:1149))
        (PORT d (1000:1000:1000) (1096:1096:1096))
        (PORT clrn (1271:1271:1271) (1250:1250:1250))
        (PORT ena (1054:1054:1054) (1172:1172:1172))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector118\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (272:272:272))
        (PORT datab (628:628:628) (750:750:750))
        (PORT datac (469:469:469) (537:537:537))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|WideOr16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (633:633:633))
        (PORT datab (634:634:634) (760:760:760))
        (PORT datac (503:503:503) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_bank\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1117:1117:1117))
        (PORT d (849:849:849) (946:946:946))
        (PORT clrn (1228:1228:1228) (1208:1208:1208))
        (PORT ena (946:946:946) (1053:1053:1053))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector117\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (254:254:254))
        (PORT datab (351:351:351) (407:407:407))
        (PORT datac (614:614:614) (720:720:720))
        (PORT datad (529:529:529) (628:628:628))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_bank\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1180:1180:1180))
        (PORT d (735:735:735) (795:795:795))
        (PORT clrn (1293:1293:1293) (1272:1272:1272))
        (PORT ena (712:712:712) (799:799:799))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1307:1307:1307) (1327:1327:1327))
        (PORT ena (531:531:531) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1402:1402:1402))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (410:410:410))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (PORT ena (805:805:805) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (435:435:435))
        (PORT datab (619:619:619) (724:724:724))
        (PORT datac (437:437:437) (519:519:519))
        (PORT datad (685:685:685) (776:776:776))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (297:297:297))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (611:611:611) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[32\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (635:635:635))
        (PORT datac (391:391:391) (458:458:458))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (794:794:794) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector154\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (624:624:624) (746:746:746))
        (PORT datac (466:466:466) (534:534:534))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1176:1176:1176))
        (PORT d (649:649:649) (704:704:704))
        (PORT clrn (1287:1287:1287) (1268:1268:1268))
        (PORT ena (633:633:633) (700:700:700))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT asdata (543:543:543) (620:620:620))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (PORT ena (805:805:805) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (435:435:435))
        (PORT datab (488:488:488) (579:579:579))
        (PORT datac (409:409:409) (484:484:484))
        (PORT datad (685:685:685) (774:774:774))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (574:574:574) (654:654:654))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (724:724:724) (789:789:789))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[33\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (255:255:255))
        (PORT datac (310:310:310) (375:375:375))
        (PORT datad (508:508:508) (613:613:613))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (794:794:794) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector153\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (380:380:380))
        (PORT datab (481:481:481) (556:556:556))
        (PORT datac (608:608:608) (724:724:724))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1131:1131:1131))
        (PORT d (895:895:895) (985:985:985))
        (PORT clrn (1255:1255:1255) (1235:1235:1235))
        (PORT ena (1113:1113:1113) (1236:1236:1236))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (446:446:446) (473:473:473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (341:341:341) (403:403:403))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1363:1363:1363) (1322:1322:1322))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT asdata (672:672:672) (759:759:759))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (PORT ena (805:805:805) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (258:258:258))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (432:432:432))
        (PORT datab (468:468:468) (555:555:555))
        (PORT datac (426:426:426) (505:505:505))
        (PORT datad (688:688:688) (778:778:778))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (530:530:530) (596:596:596))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (668:668:668) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[34\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (261:261:261))
        (PORT datac (335:335:335) (401:401:401))
        (PORT datad (523:523:523) (627:627:627))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_dqm\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector152\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (653:653:653))
        (PORT datab (353:353:353) (409:409:409))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (457:457:457) (538:538:538))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_dqm\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1151:1151:1151))
        (PORT d (1070:1070:1070) (1192:1192:1192))
        (PORT clrn (1269:1269:1269) (1250:1250:1250))
        (PORT ena (1037:1037:1037) (1160:1160:1160))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|in_data_buffer\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT asdata (526:526:526) (593:593:593))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (PORT ena (805:805:805) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (248:248:248))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser\|clock_xer\|out_data_buffer\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1306:1306:1306) (1325:1325:1325))
        (PORT ena (513:513:513) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|crosser_001\|clock_xer\|out_data_buffer\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1177:1177:1177))
        (PORT asdata (496:496:496) (551:551:551))
        (PORT clrn (1330:1330:1330) (1301:1301:1301))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (434:434:434))
        (PORT datab (417:417:417) (492:492:492))
        (PORT datac (559:559:559) (652:652:652))
        (PORT datad (686:686:686) (776:776:776))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (536:536:536))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_1\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (724:724:724) (789:789:789))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|entry_0\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (599:599:599) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|the_lab9_soc_sdram_input_efifo_module\|rd_data\[35\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (258:258:258))
        (PORT datab (525:525:525) (635:635:635))
        (PORT datac (595:595:595) (699:699:699))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|active_dqm\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (794:794:794) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector151\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (624:624:624) (746:746:746))
        (PORT datac (466:466:466) (534:534:534))
        (PORT datad (163:163:163) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_dqm\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1171:1171:1171))
        (PORT d (939:939:939) (1033:1033:1033))
        (PORT clrn (1294:1294:1294) (1274:1274:1274))
        (PORT ena (822:822:822) (906:906:906))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (negedge clrn) q (413:413:413) (407:407:407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1160:1160:1160))
        (PORT d (796:796:796) (723:723:723))
        (PORT aload (1280:1280:1280) (1260:1260:1260))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (posedge aload) q (286:286:286) (280:280:280))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1131:1131:1131))
        (PORT d (875:875:875) (780:780:780))
        (PORT aload (1264:1264:1264) (1245:1245:1245))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (posedge aload) q (286:286:286) (280:280:280))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1117:1117:1117))
        (PORT d (970:970:970) (884:884:884))
        (PORT aload (1252:1252:1252) (1232:1232:1232))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (posedge aload) q (286:286:286) (280:280:280))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (146:146:146) (196:196:196))
        (PORT datad (401:401:401) (489:489:489))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (214:214:214))
        (PORT datad (214:214:214) (266:266:266))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|i_cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (522:522:522))
        (PORT datab (215:215:215) (274:274:274))
        (PORT datac (201:201:201) (255:255:255))
        (PORT datad (160:160:160) (212:212:212))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (210:210:210))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (148:148:148) (197:197:197))
        (PORT datad (369:369:369) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|sdram\|Selector19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (469:469:469))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (306:306:306) (358:358:358))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram\|m_cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1180:1180:1180))
        (PORT d (1089:1089:1089) (980:980:980))
        (PORT aload (1302:1302:1302) (1282:1282:1282))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
        (IOPATH (posedge aload) q (286:286:286) (280:280:280))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE u0\|sdram_pll\|sd1\|wire_pll7_clk\[1\]\~clkctrl_e_DRAM_CLK.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (145:145:145) (118:118:118))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (107:107:107) (107:107:107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (57:57:57))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE u0\|sdram_pll\|sd1\|wire_pll7_clk\[1\]\~clkctrl_e_DRAM_CLK.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (175:175:175) (159:159:159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (57:57:57))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (390:390:390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (268:268:268))
      )
    )
  )
)
