0.7
2020.2
Nov  8 2024
22:36:57
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/AESL_autofifo_data_in.v,1739154999,systemVerilog,,,,AESL_autofifo_data_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/AESL_autofifo_data_out.v,1739154999,systemVerilog,,,,AESL_autofifo_data_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/csv_file_dump.svh,1739154999,verilog,,,,,,,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/dataflow_monitor.sv,1739154999,systemVerilog,C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/nodf_module_interface.svh,,C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/dump_file_agent.svh;C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/csv_file_dump.svh;C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/sample_agent.svh;C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/sample_manager.svh;C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/nodf_module_interface.svh;C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/dump_file_agent.svh,1739154999,verilog,,,,,,,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/fifo_para.vh,1739154999,verilog,,,,,,,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/nodf_module_interface.svh,1739154999,verilog,,,,nodf_module_intf,,,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/nodf_module_monitor.svh,1739154999,verilog,,,,,,,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/sample_agent.svh,1739154999,verilog,,,,,,,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/sample_manager.svh,1739154999,verilog,,,,,,,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/spi_master_logic.autotb.v,1739154999,systemVerilog,,,C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/fifo_para.vh,apatb_spi_master_logic_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/spi_master_logic.v,1739154963,systemVerilog,,,,spi_master_logic,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
