$date
	Sat Jul 26 11:23:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_decoder_3to8 $end
$scope module uut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ en $end
$var wire 1 % Y7 $end
$var wire 1 & Y6 $end
$var wire 1 ' Y5 $end
$var wire 1 ( Y4 $end
$var wire 1 ) Y3 $end
$var wire 1 * Y2 $end
$var wire 1 + Y1 $end
$var wire 1 , Y0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
1)
1(
1'
1&
1%
0$
0#
0"
0!
$end
#30
0,
1$
#40
1,
0+
1#
#50
0*
1+
0#
1"
#60
1*
0)
1#
#70
0(
1)
0#
0"
1!
#80
1(
0'
1#
#90
0&
1'
0#
1"
#100
1&
0%
1#
#110
1%
0$
0"
#120
0'
1$
#130
