{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691610191240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691610191252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 09 20:43:08 2023 " "Processing started: Wed Aug 09 20:43:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691610191252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610191252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ExampleTopLevel -c ExampleTopLevel " "Command: quartus_sta ExampleTopLevel -c ExampleTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610191252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610191480 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610196197 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610196198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610196246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610196246 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610197448 ""}
{ "Info" "ISTA_SDC_FOUND" "ExampleTopLevel.sdc " "Reading SDC File: 'ExampleTopLevel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610197642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610197690 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610197693 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610197707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610197743 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610197743 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610198185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198275 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198276 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198276 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610198280 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198289 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198299 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198300 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198301 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198302 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198303 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198303 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198305 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198306 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198307 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198307 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198308 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198309 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198309 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198310 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198311 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198312 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198312 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198314 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198314 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198315 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198316 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198317 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198318 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198319 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198320 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198321 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198321 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198322 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198322 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198323 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198324 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198325 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198326 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198326 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198327 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198327 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 64 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198328 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198329 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198329 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198330 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198331 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198332 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198332 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198333 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198334 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198334 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198335 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198335 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198336 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198337 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198337 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198338 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198339 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198339 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198340 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198341 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198342 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198342 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198343 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691610198344 ""}  } { { "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198344 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_IN " "Node: RESET_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser_HW:TS_SYNC_R\|resetSync\[2\]~5 RESET_IN " "Latch ResetSynchroniser_HW:TS_SYNC_R\|resetSync\[2\]~5 is being clocked by RESET_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610198361 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198361 "|ExampleTopLevel|RESET_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TS_CLOCK_IN " "Node: TS_CLOCK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\|DATA_OUT\[9\] TS_CLOCK_IN " "Register TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\|DATA_OUT\[9\] is being clocked by TS_CLOCK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610198361 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198361 "|ExampleTopLevel|TS_CLOCK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610198362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610198362 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610198384 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198424 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198424 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610198453 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198453 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610198457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610198485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.730 " "Worst-case setup slack is 1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.129               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   11.129               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.482               0.000 clock50  " "   11.482               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 clock50  " "    0.221               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.305               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.945               0.000 clock50  " "   13.945               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.566               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   16.566               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 clock50  " "    0.772               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.974               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.791               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.791               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.377               0.000 clock50  " "    9.377               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610198642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198642 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610198722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610198722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610198722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610198722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.849 ns " "Worst Case Available Settling Time: 36.849 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610198722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610198722 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610198722 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610198864 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610199440 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200725 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610200725 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200782 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610200782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200835 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610200835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610200892 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610200892 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200971 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200971 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200971 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200971 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200971 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200972 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200972 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200972 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200972 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610200972 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610201161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610201212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610207498 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_IN " "Node: RESET_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser_HW:TS_SYNC_R\|resetSync\[2\]~5 RESET_IN " "Latch ResetSynchroniser_HW:TS_SYNC_R\|resetSync\[2\]~5 is being clocked by RESET_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610208058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208058 "|ExampleTopLevel|RESET_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TS_CLOCK_IN " "Node: TS_CLOCK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\|DATA_OUT\[9\] TS_CLOCK_IN " "Register TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\|DATA_OUT\[9\] is being clocked by TS_CLOCK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610208058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208058 "|ExampleTopLevel|TS_CLOCK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610208058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610208058 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610208078 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208082 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208082 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610208095 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.727 " "Worst-case setup slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.240               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   11.240               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.581               0.000 clock50  " "   11.581               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clock50  " "    0.159               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.287               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.220               0.000 clock50  " "   14.220               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.718               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   16.718               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 clock50  " "    0.714               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.916               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.758               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.758               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.296               0.000 clock50  " "    9.296               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610208400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208400 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610208478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610208478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610208478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610208478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.891 ns " "Worst Case Available Settling Time: 36.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610208478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610208478 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610208478 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610208674 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610209120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210486 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610210486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210585 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610210585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210674 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210674 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210674 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210674 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210674 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610210674 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610210772 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610210772 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210873 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210873 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210873 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210873 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210873 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210873 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210873 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210873 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210874 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610210874 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610211139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610211340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217120 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_IN " "Node: RESET_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser_HW:TS_SYNC_R\|resetSync\[2\]~5 RESET_IN " "Latch ResetSynchroniser_HW:TS_SYNC_R\|resetSync\[2\]~5 is being clocked by RESET_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610217688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217688 "|ExampleTopLevel|RESET_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TS_CLOCK_IN " "Node: TS_CLOCK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\|DATA_OUT\[9\] TS_CLOCK_IN " "Register TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\|DATA_OUT\[9\] is being clocked by TS_CLOCK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610217688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217688 "|ExampleTopLevel|TS_CLOCK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610217688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610217688 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610217707 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217712 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217712 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610217724 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.007               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   14.007               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.179               0.000 clock50  " "   14.179               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clock50  " "    0.130               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.175               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.280               0.000 clock50  " "   16.280               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.635               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   17.635               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610217974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610217974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.435 " "Worst-case removal slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clock50  " "    0.435               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.548               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610218056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.903               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.903               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 clock50  " "    9.411               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610218141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610218141 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610218217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610218217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610218217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610218217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.998 ns " "Worst Case Available Settling Time: 37.998 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610218217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610218217 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610218217 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610218542 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610218987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220810 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610220810 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610220926 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610220926 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221042 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610221042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610221160 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610221160 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221301 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221301 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221301 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221301 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221301 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221301 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221301 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221302 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221302 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221302 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610221629 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_IN " "Node: RESET_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser_HW:TS_SYNC_R\|resetSync\[2\]~5 RESET_IN " "Latch ResetSynchroniser_HW:TS_SYNC_R\|resetSync\[2\]~5 is being clocked by RESET_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610222248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222248 "|ExampleTopLevel|RESET_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TS_CLOCK_IN " "Node: TS_CLOCK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\|DATA_OUT\[9\] TS_CLOCK_IN " "Register TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\|DATA_OUT\[9\] is being clocked by TS_CLOCK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610222248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222248 "|ExampleTopLevel|TS_CLOCK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691610222248 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1691610222248 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691610222269 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222274 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222274 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691610222287 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.748               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   14.748               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.905               0.000 clock50  " "   14.905               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 clock50  " "    0.092               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.152               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.732               0.000 clock50  " "   16.732               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.933               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   17.933               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 clock50  " "    0.390               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.497               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.901               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.901               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 clock50  " "    9.411               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691610222840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222840 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610222910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610222910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610222910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610222910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.147 ns " "Worst Case Available Settling Time: 38.147 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610222910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691610222910 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610222910 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610223400 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610223862 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610225957 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610225957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226102 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610226102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226250 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610226250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691610226411 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610226411 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "TimeQuest Timing Analyzer" 0 0 1691610226584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610230404 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610230405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/output_files/ExampleTopLevel.sta.smsg " "Generated suppressed messages file C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/output_files/ExampleTopLevel.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610230902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5634 " "Peak virtual memory: 5634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691610231504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 09 20:43:51 2023 " "Processing ended: Wed Aug 09 20:43:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691610231504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691610231504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691610231504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691610231504 ""}
