Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jul 10 12:14:31 2021
| Host         : esteban-HP-Pavilion-Gaming-Laptop-15-dk0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file BloquePWM_timing_summary_routed.rpt -pb BloquePWM_timing_summary_routed.pb -rpx BloquePWM_timing_summary_routed.rpx -warn_on_violation
| Design       : BloquePWM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DivisorF/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.647        0.000                      0                   26        0.261        0.000                      0                   26        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.647        0.000                      0                   26        0.261        0.000                      0                   26        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.680%)  route 2.001ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.551     8.095    DivisorF/clkout_0
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.604    15.027    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDRE (Setup_fdre_C_R)       -0.524    14.742    DivisorF/count_D_reg[1]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.680%)  route 2.001ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.551     8.095    DivisorF/clkout_0
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.604    15.027    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDRE (Setup_fdre_C_R)       -0.524    14.742    DivisorF/count_D_reg[2]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.680%)  route 2.001ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.551     8.095    DivisorF/clkout_0
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.604    15.027    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDRE (Setup_fdre_C_R)       -0.524    14.742    DivisorF/count_D_reg[3]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.680%)  route 2.001ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.551     8.095    DivisorF/clkout_0
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.604    15.027    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDRE (Setup_fdre_C_R)       -0.524    14.742    DivisorF/count_D_reg[4]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.680%)  route 2.001ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.551     8.095    DivisorF/clkout_0
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.605    15.028    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[10]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y86         FDRE (Setup_fdre_C_R)       -0.524    14.743    DivisorF/count_D_reg[10]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.680%)  route 2.001ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.551     8.095    DivisorF/clkout_0
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.605    15.028    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[11]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y86         FDRE (Setup_fdre_C_R)       -0.524    14.743    DivisorF/count_D_reg[11]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.680%)  route 2.001ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.551     8.095    DivisorF/clkout_0
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.605    15.028    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[12]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y86         FDRE (Setup_fdre_C_R)       -0.524    14.743    DivisorF/count_D_reg[12]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.680%)  route 2.001ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.551     8.095    DivisorF/clkout_0
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.605    15.028    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[9]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y86         FDRE (Setup_fdre_C_R)       -0.524    14.743    DivisorF/count_D_reg[9]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.766ns (29.153%)  route 1.861ns (70.847%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.411     7.955    DivisorF/clkout_0
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.605    15.028    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[5]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X84Y85         FDRE (Setup_fdre_C_R)       -0.524    14.768    DivisorF/count_D_reg[5]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.766ns (29.153%)  route 1.861ns (70.847%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.725     5.328    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.642     6.488    DivisorF/count_D[6]
    SLICE_X85Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.612 f  DivisorF/count_D[12]_i_4/O
                         net (fo=2, routed)           0.808     7.420    DivisorF/count_D[12]_i_4_n_0
    SLICE_X85Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.544 r  DivisorF/count_D[12]_i_1/O
                         net (fo=12, routed)          0.411     7.955    DivisorF/clkout_0
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.605    15.028    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X84Y85         FDRE (Setup_fdre_C_R)       -0.524    14.768    DivisorF/count_D_reg[6]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  6.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.900%)  route 0.158ns (43.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[1]/Q
                         net (fo=3, routed)           0.158     1.844    DivisorF/count_D[1]
    SLICE_X85Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  DivisorF/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.889    DivisorF/clkout_i_1_n_0
    SLICE_X85Y85         FDRE                                         r  DivisorF/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.038    DivisorF/clk_IBUF_BUFG
    SLICE_X85Y85         FDRE                                         r  DivisorF/clkout_reg/C
                         clock pessimism             -0.501     1.536    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.091     1.627    DivisorF/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[11]/Q
                         net (fo=2, routed)           0.125     1.811    DivisorF/count_D[11]
    SLICE_X84Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  DivisorF/count_D_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.921    DivisorF/data0[11]
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.038    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[7]/Q
                         net (fo=2, routed)           0.127     1.812    DivisorF/count_D[7]
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  DivisorF/count_D_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    DivisorF/data0[7]
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.038    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[7]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[3]/Q
                         net (fo=2, routed)           0.127     1.812    DivisorF/count_D[3]
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  DivisorF/count_D_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    DivisorF/data0[3]
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.037    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[3]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[11]/Q
                         net (fo=2, routed)           0.125     1.811    DivisorF/count_D[11]
    SLICE_X84Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.957 r  DivisorF/count_D_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.957    DivisorF/data0[12]
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.038    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[12]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[7]/Q
                         net (fo=2, routed)           0.127     1.812    DivisorF/count_D[7]
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.958 r  DivisorF/count_D_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    DivisorF/data0[8]
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.038    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[8]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[3]/Q
                         net (fo=2, routed)           0.127     1.812    DivisorF/count_D[3]
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.958 r  DivisorF/count_D_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    DivisorF/data0[4]
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.037    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[4]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.770%)  route 0.178ns (39.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[6]/Q
                         net (fo=2, routed)           0.178     1.863    DivisorF/count_D[6]
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.974 r  DivisorF/count_D_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.974    DivisorF/data0[6]
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.038    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  DivisorF/count_D_reg[6]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[1]/Q
                         net (fo=3, routed)           0.175     1.861    DivisorF/count_D[1]
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.976 r  DivisorF/count_D_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    DivisorF/data0[1]
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.037    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  DivisorF/count_D_reg[1]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DivisorF/count_D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorF/count_D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.521    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DivisorF/count_D_reg[10]/Q
                         net (fo=2, routed)           0.186     1.871    DivisorF/count_D[10]
    SLICE_X84Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.982 r  DivisorF/count_D_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.982    DivisorF/data0[10]
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.038    DivisorF/clk_IBUF_BUFG
    SLICE_X84Y86         FDRE                                         r  DivisorF/count_D_reg[10]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.134     1.655    DivisorF/count_D_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    DivisorF/clkout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    DivisorF/count_D_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y86    DivisorF/count_D_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y86    DivisorF/count_D_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y86    DivisorF/count_D_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    DivisorF/count_D_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    DivisorF/count_D_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    DivisorF/count_D_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    DivisorF/count_D_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    DivisorF/clkout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    DivisorF/count_D_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y85    DivisorF/count_D_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y85    DivisorF/count_D_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y85    DivisorF/count_D_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y85    DivisorF/count_D_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    DivisorF/clkout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    DivisorF/clkout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    DivisorF/count_D_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    DivisorF/count_D_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y86    DivisorF/count_D_reg[12]/C



