switch1 > and1.I1,
switch1 > or1.I1,
switch2 > and1.I2,
switch2 > or1.I2, 
and1 > nand1.I1,
or1 > nand1.I2;