/-
Copyright (c) 2023 Amazon.com, Inc. or its affiliates. All Rights Reserved.
Released under Apache 2.0 license as described in the file LICENSE.
Author(s): Shilpi Goel
-/

-- B, BL
-- Modified by fv-compiler-rust (2026): ported to Lean v4.34.1, module prefix FV.Arm, wrapped in
-- namespace Arm. Offset fixed to the Arm ARM (DDI 0487) "B"/"BL" ASL
-- `SignExtend(imm26:'00', 64)` (upstream `SignExtend(imm26 << 2)` dropped imm26<25:24>).

import FV.Arm.Decode
import FV.Arm.State
import FV.Arm.Insts.Common
import FV.Arm.BitVec

namespace Arm


namespace BR

open _root_.BitVec Arm.BitVec

@[state_simp_rules]
def Uncond_branch_imm_inst.branch_taken_pc (inst : Uncond_branch_imm_cls) (pc : BitVec 64) : BitVec 64 :=
  let offset := signExtend 64 (inst.imm26 ++ 0b00#2)
  pc + offset

@[state_simp_rules]
def exec_uncond_branch_imm (inst : Uncond_branch_imm_cls) (s : ArmState) : ArmState :=
    let orig_pc := read_pc s
    let next_pc := Uncond_branch_imm_inst.branch_taken_pc inst orig_pc
    -- State Updates
    let s := if inst.op = 0#1 then
               -- B
               s
             else
               -- BL
               write_gpr 64 30#5 (orig_pc + 4#64) s
    let s := write_pc next_pc s
    s

end BR

end Arm
