# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:04 on May 24,2019
# vlog -reportprogress 300 ./mux2_1.sv 
# ** Error: (vlog-7) Failed to open design unit file "./mux2_1.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:46:04 on May 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux2_1.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:53 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# 
# Top level modules:
# 	testscreen
# End time: 16:48:53 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:53 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 16:48:53 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:53 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.sv 
# ** Error: (vlog-7) Failed to open design unit file "./CLOCK25_PLL.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:48:53 on May 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./CLOCK25_PLL.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# 
# Top level modules:
# 	testscreen
# End time: 16:49:34 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 16:49:34 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 16:49:34 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 16:49:35 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 16:49:38 on May 24,2019
# ** Error: (vsim-3170) Could not find 'testscreen_testbench'.
#         Searched libraries:
#             C:/Users/nathan7/Documents/bomberman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:25 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# ** Error: (vlog-13069) ./testscreen.sv(98): near "begin": syntax error, unexpected begin.
# ** Error: ./testscreen.sv(98): (vlog-13205) Syntax error found in the scope following 'inital'. Is there a missing '::'?
# End time: 16:50:25 on May 24,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./testscreen.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:47 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# ** Error: ./testscreen.sv(99): (vlog-2730) Undefined variable: 'begi'.
# ** Error: (vlog-13069) ./testscreen.sv(100): near "@": syntax error, unexpected '@'.
# ** Error: ./testscreen.sv(102): (vlog-13161) unexpected '$stop', expecting elaboration system task $fatal/$error/$warning/$info.
# ** Error: (vlog-13069) ./testscreen.sv(103): near "end": syntax error, unexpected end.
# End time: 16:51:47 on May 24,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./testscreen.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:02 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 16:52:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:02 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 16:52:03 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:03 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 16:52:03 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:03 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 16:52:03 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 16:49:38 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# Loading work.video_driver
# Loading work.CLOCK25_PLL
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'testscreen_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /testscreen_testbench/dut/display/c25_gen File: ./CLOCK25_PLL.v
# ** Error: (vsim-3033) ./CLOCK25_PLL.v(15): Instantiation of 'CLOCK25_PLL_0002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testscreen_testbench/dut/display/c25_gen File: ./CLOCK25_PLL.v
#         Searched libraries:
#             C:/Users/nathan7/Documents/bomberman/work
# Loading work.altera_up_avalon_video_vga_timing
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:18 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# ** Error: (vlog-13053) ./testscreen.sv(82): near "'t": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ./testscreen.sv(82): near "'t": syntax error, unexpected BASE, expecting class.
# End time: 16:53:18 on May 24,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./testscreen.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:44 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 16:53:44 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:44 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 16:53:44 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:44 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 16:53:44 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:44 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 16:53:44 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 16:49:38 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# Loading work.video_driver
# Loading work.CLOCK25_PLL
# ** Error: (vsim-3033) ./CLOCK25_PLL.v(15): Instantiation of 'CLOCK25_PLL_0002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testscreen_testbench/dut/display/c25_gen File: ./CLOCK25_PLL.v
#         Searched libraries:
#             C:/Users/nathan7/Documents/bomberman/work
# Loading work.altera_up_avalon_video_vga_timing
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:06 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 16:56:06 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:06 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 16:56:06 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:06 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 16:56:06 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:06 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 16:56:06 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:06 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL_0002.v 
# ** Error: (vlog-7) Failed to open design unit file "./CLOCK25_PLL_0002.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:56:06 on May 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./CLOCK25_PLL_0002.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:33 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 16:57:33 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:33 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 16:57:34 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:34 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 16:57:34 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:34 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 16:57:34 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:34 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 16:57:34 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 16:49:38 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# Loading work.video_driver
# Loading work.CLOCK25_PLL
# Loading work.CLOCK25_PLL_0002
# ** Error: (vsim-3033) ./CLOCK25_PLL/CLOCK25_PLL_0002.v(78): Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testscreen_testbench/dut/display/c25_gen/clock25_pll_inst File: ./CLOCK25_PLL/CLOCK25_PLL_0002.v
#         Searched libraries:
#             C:/Users/nathan7/Documents/bomberman/work
# Loading work.altera_up_avalon_video_vga_timing
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
# Load canceled
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:41 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:00:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:41 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:00:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:42 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:00:42 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:42 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:00:42 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:42 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:00:42 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 16:49:38 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# ** Error: Cannot open macro file: testscreen_wave.do
# Error in macro ./runlab.do line 21
# Cannot open macro file: testscreen_wave.do
#     while executing
# "do testscreen_wave.do"
add wave -position end  sim:/testscreen_testbench/dut/CLOCK_50
add wave -position end  sim:/testscreen_testbench/dut/x
add wave -position end  sim:/testscreen_testbench/dut/y
add wave -position 1  sim:/testscreen_testbench/dut/r
add wave -position 2  sim:/testscreen_testbench/dut/g
add wave -position 3  sim:/testscreen_testbench/dut/b
add wave -position end  sim:/testscreen_testbench/dut/Stage1Done
add wave -position end  sim:/testscreen_testbench/dut/Stage2Done
add wave -position end  sim:/testscreen_testbench/dut/Stage3Done
add wave -position end  sim:/testscreen_testbench/dut/i
add wave -position end  sim:/testscreen_testbench/dut/j
add wave -position end  sim:/testscreen_testbench/dut/ps
add wave -position end  sim:/testscreen_testbench/dut/ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/nathan7/Documents/bomberman/testscreen_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:01 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:02:01 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:01 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:02:01 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:01 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:02:01 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:01 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:02:01 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:01 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:02:01 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:02:02 on May 24,2019, Elapsed time: 0:12:24
# Errors: 8, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:02:02 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(103)
#    Time: 24975 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 103
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/nathan7/Documents/bomberman/testscreen_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/nathan7/Documents/bomberman/testscreen_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:41 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:04:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:41 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:04:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:41 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:04:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:41 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:04:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:41 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:04:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:04:48 on May 24,2019, Elapsed time: 0:02:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:04:48 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(103)
#    Time: 24975 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 103
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:01 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# ** Error: ./testscreen.sv(40): (vlog-2730) Undefined variable: 'countery'.
# ** Error: (vlog-13069) ./testscreen.sv(41): near "else": syntax error, unexpected else.
# -- Compiling module testscreen_testbench
# End time: 17:12:01 on May 24,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./testscreen.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:27 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# ** Error: (vlog-13069) ./testscreen.sv(41): near "else": syntax error, unexpected else.
# -- Compiling module testscreen_testbench
# End time: 17:12:27 on May 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./testscreen.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:55 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:12:55 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:55 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:12:55 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:55 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:12:55 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:12:56 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:12:56 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:13:00 on May 24,2019, Elapsed time: 0:08:12
# Errors: 9, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:13:00 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(114)
#    Time: 24975 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 114
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:48 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:13:48 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:48 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:13:48 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:48 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:13:48 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:48 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:13:48 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:48 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:13:48 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:13:51 on May 24,2019, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:13:51 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(117)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 117
add wave -position end  sim:/testscreen_testbench/dut/Counterx
add wave -position end  sim:/testscreen_testbench/dut/Countery
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/nathan7/Documents/bomberman/testscreen_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:25 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:14:25 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:26 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:14:26 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:26 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:14:26 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:26 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:14:26 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:26 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:14:26 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:14:27 on May 24,2019, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:14:27 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(117)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 117
add wave -position 1  sim:/testscreen_testbench/dut/SW[9]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/nathan7/Documents/bomberman/testscreen_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:37 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:17:37 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:37 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:17:37 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:37 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:17:37 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:37 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:17:37 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:37 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:17:37 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:17:39 on May 24,2019, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:17:39 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(117)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:19 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:21:19 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:19 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:21:19 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:19 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:21:19 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:19 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:21:19 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:19 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:21:19 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:23 on May 24,2019, Elapsed time: 0:03:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:21:23 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(117)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:41 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:21:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:41 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:21:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:41 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:21:41 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:41 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:21:42 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:42 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:21:42 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:45 on May 24,2019, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:21:45 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(117)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:00 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:23:00 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:00 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:23:00 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:00 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:23:00 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:00 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:23:00 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:00 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:23:00 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:03 on May 24,2019, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:23:03 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(117)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:24 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:24:24 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:24 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:24:24 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:24 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:24:25 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:25 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:24:25 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:25 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:24:25 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:24:29 on May 24,2019, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:24:29 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(117)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:05 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:28:05 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:05 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:28:05 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:05 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:28:05 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:05 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:28:05 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:05 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:28:06 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:28:10 on May 24,2019, Elapsed time: 0:03:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:28:11 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(117)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 117
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:12 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# ** Warning: ./testscreen.sv(23): (vlog-2182) 'Stage1Done' might be read before written in always_comb or always @* block.
# ** Warning: ./testscreen.sv(42): (vlog-2182) 'Counterx' might be read before written in always_comb or always @* block.
# ** Warning: ./testscreen.sv(39): (vlog-2182) 'Countery' might be read before written in always_comb or always @* block.
# ** Error (suppressible): (vlog-7033) ./testscreen.sv(54): Variable 'Countery' driven in a combinational block, may not be driven by any other process. See ./testscreen.sv(40).
# ** Error (suppressible): (vlog-7033) ./testscreen.sv(55): Variable 'Counterx' driven in a combinational block, may not be driven by any other process. See ./testscreen.sv(47).
# -- Compiling module testscreen_testbench
# End time: 17:32:12 on May 24,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./testscreen.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:21 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:34:21 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:21 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:34:21 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:21 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:34:21 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:21 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:34:21 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:21 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:34:21 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:34:26 on May 24,2019, Elapsed time: 0:06:15
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:34:26 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(120)
#    Time: 25075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 120
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/nathan7/Documents/bomberman/testscreen_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:02 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:35:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:02 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:35:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:02 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:35:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:02 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:35:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:02 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:35:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:35:08 on May 24,2019, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:35:08 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(120)
#    Time: 40075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 120
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:54 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:36:54 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:54 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:36:55 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:55 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:36:55 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:55 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:36:55 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:55 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:36:55 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:36:58 on May 24,2019, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:36:58 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(120)
#    Time: 40075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 120
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:02 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:45:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:02 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:45:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:02 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:45:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:02 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:45:02 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:02 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:45:03 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:45:06 on May 24,2019, Elapsed time: 0:08:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:45:06 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(140)
#    Time: 400075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 140
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:34 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:50:35 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:35 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:50:35 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:35 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:50:35 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:35 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:50:35 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:35 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:50:35 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:50:39 on May 24,2019, Elapsed time: 0:05:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:50:39 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(140)
#    Time: 400075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 140
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:14 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:51:14 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:14 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:51:14 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:14 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:51:14 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:14 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:51:14 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:14 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:51:14 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:51:18 on May 24,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:51:18 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(140)
#    Time: 400075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 140
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:16 on May 24,2019
# vlog -reportprogress 300 ./testscreen.sv 
# -- Compiling module testscreen
# -- Compiling module testscreen_testbench
# 
# Top level modules:
# 	testscreen_testbench
# End time: 17:52:16 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:16 on May 24,2019
# vlog -reportprogress 300 ./video_driver.sv 
# -- Compiling module video_driver
# 
# Top level modules:
# 	video_driver
# End time: 17:52:17 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:17 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL.v 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 17:52:17 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:17 on May 24,2019
# vlog -reportprogress 300 ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 17:52:17 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:17 on May 24,2019
# vlog -reportprogress 300 ./CLOCK25_PLL/CLOCK25_PLL_0002.v 
# -- Compiling module CLOCK25_PLL_0002
# 
# Top level modules:
# 	CLOCK25_PLL_0002
# End time: 17:52:17 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:21 on May 24,2019, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testscreen_testbench 
# Start time: 17:52:21 on May 24,2019
# Loading sv_std.std
# Loading work.testscreen_testbench
# Loading work.testscreen
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testscreen.sv(140)
#    Time: 400075 ps  Iteration: 1  Instance: /testscreen_testbench
# Break in Module testscreen_testbench at ./testscreen.sv line 140
