Miron Abramovici , Paul Bradley , Kumar Dwarakanath , Peter Levin , Gerard Memmi , Dave Miller, A reconfigurable design-for-debug infrastructure for SoCs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146916]
Miron Abramovici , Kees Goossens , Bart Vermeulen , Jack Greenbaum , Neal Stollon , Adam Donlin, You can catch more bugs with transaction level honey, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450163]
Gautam Altekar , Ion Stoica, ODR: output-deterministic replay for multicore debugging, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629594]
Arvind Arvind , Jan-Willem Maessen, Memory Model = Instruction Reordering + Store Atomicity, Proceedings of the 33rd annual international symposium on Computer Architecture, p.29-40, June 17-21, 2006[doi>10.1109/ISCA.2006.26]
Bacon, D. F. and Goldstein, S. C. 1991. Hardware-Assisted replay of multiprocessor programs. InProceedings of the ACM/ONR Workshop on Parallel and Distributed Debugging (PADD’91). ACM Press, New York, 194--206.
Tom Bergan , Nicholas Hunt , Luis Ceze , Steven D. Gribble, Deterministic process groups in dOS, Proceedings of the 9th USENIX conference on Operating systems design and implementation, p.1-16, October 04-06, 2010, Vancouver, BC, Canada
Bloom, B. H. 1970. Space/Time trade-offs in hash coding with allowable errors.Comm. ACM 13,7, 422--426.
Cadence. 2013. Cadence incisive xtreme series datasheet. http://www.cadence.com/rl/Resources/datasheets/Cadence_6569_DS_R2.pdf.
Adrian Carbine , Derek Feltham, Pentium Pro Processor Design for Test and Debug, IEEE Design & Test, v.15 n.3, p.77-82, July 1998[doi>10.1109/54.706037]
Chen, Y., Chen, T., and Hu, W. 2009a. Global clock, physical time order and pending period analysis in multiprocessor systems. http://arxiv.org/abs/0903.4961.
Chen, Y., Lv, Y., Hu, W., Chen, T., Shen, H., Wang, P., and Pan, H. 2009b. Fast complete memory consistency verification. InProceedings of the 15th International Symposium on High Performance Computer Architecture (HPCA’09). IEEE, 381--392.
Yunji Chen , Weiwu Hu , Tianshi Chen , Ruiyang Wu, LReplay: a pending period based deterministic replay scheme, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815985]
CoreSight. 2011.CoreSight program flow trace architecture specification. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0035b/index.html.
Joseph Devietti , Brandon Lucia , Luis Ceze , Mark Oskin, DMP: deterministic shared memory multiprocessing, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508255]
Dorsey, J., Searles, S., Ciraula, M., Johnson, S., Bujanos, N., Wu, D., Braganza, M., Meyers, S., Fang, E., and Kumar, R. 2007. An integrated quad-core Opteron processor. InProceedings of the 54th IEEE International Solid-State Circuits Conference (ISSCC’07). IEEE, 102--103.
George W. Dunlap , Samuel T. King , Sukru Cinar , Murtaza A. Basrai , Peter M. Chen, ReVirt: enabling intrusion analysis through virtual-machine logging and replay, Proceedings of the 5th symposium on Operating systems design and implementationCopyright restrictions prevent ACM from being able to make the PDFs for this conference available for downloading, December 09-11, 2002, Boston, Massachusetts[doi>10.1145/1060289.1060309]
George W. Dunlap , Dominic G. Lucchetti , Michael A. Fetterman , Peter M. Chen, Execution replay of multiprocessor virtual machines, Proceedings of the fourth ACM SIGPLAN/SIGOPS international conference on Virtual execution environments, March 05-07, 2008, Seattle, WA, USA[doi>10.1145/1346256.1346273]
Todd J. Foster , Dennis L. Lastor , Padmaraj Singh, First silicon functional validation and debug of multicore microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.495-504, May 2007[doi>10.1109/TVLSI.2007.896905]
GDB. 2013. GDB the gnu project debugger. http://www.gnu.org/software/gdb.
Gibbons, P. B. and Korach, E. 1994. On testing cache-coherent shared memories. InProceedings of the 6th ACM Symposium on Parallel Algorithms and Architectures (SPAA’94). ACM Press, New York, 177--188.
Goodman, J. 1989. Cache consistency and sequential consistency. Tech. rep. 61, SCI committee.
Michelle L. Goodstein , Evangelos Vlachos , Shimin Chen , Phillip B. Gibbons , Michael A. Kozuch , Todd C. Mowry, Butterfly analysis: adapting dataflow analysis to dynamic parallel monitoring, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736050]
Derek R. Hower , Mark D. Hill, Rerun: Exploiting Episodes for Lightweight Memory Race Recording, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.265-276, June 21-25, 2008[doi>10.1109/ISCA.2008.26]
Derek R. Hower , Polina Dudnik , Mark D. Hill , David A. Wood, Calvin: Deterministic or not? Free will to choose, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.333-334, February 12-16, 2011
Ming-Chang Hsieh , Chih-Tsun Huang, An embedded infrastructure of debug and trace interface for the DSP platform, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391688]
Weiwu Hu , Jian Wang , Xiang Gao , Yunji Chen , Qi Liu , Guojie Li, Godson-3: A Scalable Multicore RISC Processor with x86 Emulation, IEEE Micro, v.29 n.2, p.17-29, March 2009[doi>10.1109/MM.2009.30]
Hu, W., Wang, R., Chen, Y., Fan, B., Zhong, S., Gao, X., Qi, Z., and Yang, X. 2011. Godson-3B: A 1GHz 40W 8-core 128GFlops processor in 65nm CMOS. InProceedings of the 58th International Solid-State Circuits Conference (ISSCC’11). IEEE, 76--78.
Weiwu Hu , Yunji Chen , Tianshi Chen , Cheng Qian , Lei Li, Linear Time Memory Consistency Verification, IEEE Transactions on Computers, v.61 n.4, p.502-516, April 2012[doi>10.1109/TC.2011.41]
William Huott , Moyra McManus , Daniel Knebel , Steven Steen , Dennis Manzer , Pia Sanda , Steven Wilson , Yuen Chan , Antonio Pelella , Stanislav Polonsky, The Attack of the "Holey Shmoos": A Case Study of Advanced DFD and Picosecond Imaging Circuit Analysis (PICA), Proceedings of the 1999 IEEE International Test Conference, p.883, September 28-30, 1999
IEEE Std. 1149.1-1990. IEEE standard test access port and boundary-scan architecture-description. http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=938734&contentType;=Standards.
Doug Josephson, The good, the bad, and the ugly of silicon debug, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146915]
Chung-Fu Kao , Ing-Jer Huang , Chi-Hung Lin, An embedded multi-resolution AMBA trace analyzer for microprocessor-based SoC integration, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278604]
Lamport, L. 1978. Time, clocks, and the ordering of events in a distributed system.Comm. ACM 21,7, 558--565.
Leblanc, T. J. and Mellor-Crummey, J. M. 1987. Debugging parallel programs with instant replay.IEEE Trans. Comput. C36,4, 471--482.
Dongyoon Lee , Mahmoud Said , Satish Narayanasamy , Zijiang Yang , Cristiano Pereira, Offline symbolic analysis for multi-processor execution replay, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669182]
Dongyoon Lee , Benjamin Wester , Kaushik Veeraraghavan , Satish Narayanasamy , Peter M. Chen , Jason Flinn, Respec: efficient online multiprocessor replayvia speculation and external determinism, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736031]
Dongyoon Lee , Mahmoud Said , Satish Narayanasamy , Zijiang Yang, Offline symbolic analysis to infer Total Store Order, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.357-358, February 12-16, 2011
Richard H. Livengood , Donna Medeiros, Design for (Physical) Debug for Silicon Microsurgery and Probing of Flip-Chip Packaged Integrated Circuits, Proceedings of the 1999 IEEE International Test Conference, p.877, September 28-30, 1999
Pablo Montesinos , Luis Ceze , Josep Torrellas, DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Ef?ciently, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.289-300, June 21-25, 2008[doi>10.1109/ISCA.2008.36]
Pablo Montesinos , Matthew Hicks , Samuel T. King , Josep Torrellas, Capo: a software-hardware interface for practical deterministic multiprocessor replay, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508254]
Satish Narayanasamy , Gilles Pokam , Brad Calder, BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging, Proceedings of the 32nd annual international symposium on Computer Architecture, p.284-295, June 04-08, 2005[doi>10.1109/ISCA.2005.16]
Satish Narayanasamy , Cristiano Pereira , Brad Calder, Recording shared memory dependencies using strata, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168886]
Nawathe, U. M., Hassan, M., Warriner, L., Yen, K., Upputuri, B., Greenhill, D., Kumar, A., and Park, H. 2007. An 8-core 64-thread 64b power-efficient SPARC SoC. InProceedings of the IEEE International Solid-State Circuits Conference (ISSCC’07). IEEE, 108--590.
Netzer, R. and Miller, B. 1990. On the complexity of event ordering for shared-memory parallel program executions. InProceedings of the International Conference on Parallel Processing (ICPP’90). Pennsylvania State University Press, 93--97.
Netzer, R. H. B. 1993. Optimal tracing and replay for debugging shared-memory parallel programs. InProceedings of the Workshop on Parallel and Distributed Debugging (PADD’93). ACM Press, New York, 1--11.
Occam’s Razor. 2013. http://en.wikipedia.org/wiki/Occam’s_razor.
Soyeon Park , Yuanyuan Zhou , Weiwei Xiong , Zuoning Yin , Rini Kaushik , Kyu H. Lee , Shan Lu, PRES: probabilistic replay with execution sketching on multiprocessors, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629593]
Harish Patil , Cristiano Pereira , Mack Stallcup , Gregory Lueck , James Cownie, PinPlay: a framework for deterministic replay and reproducible analysis of parallel programs, Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization, April 24-28, 2010, Toronto, Ontario, Canada[doi>10.1145/1772954.1772958]
Gilles Pokam , Cristiano Pereira , Shiliang Hu , Ali-Reza Adl-Tabatabai , Justin Gottschlich , Jungwoo Ha , Youfeng Wu, CoreRacer: a practical memory race recorder for multicore x86 TSO processors, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155646]
Carol Pyron , Rekha Bangalore , Dawit Belete , Jason Goertz , Ashutosh Razdan , Denise Younger, Silicon Symptoms to Solutions: Applying Design for Debug Techniques, Proceedings of the 2002 IEEE International Test Conference, p.664, October 07-10, 2002
Sawant, S., Desai, U., Shamanna, G., Sharma, L., Ranade, M., Agarwal, A., Dakshinamurthy, S., and Narayanan, R. 2011. A 32nmWestmere-EX XeonR enterprise processor. InProceedings of the International Solid-State Circuits Conference (ISSCC’11). IEEE, 74--75.
Scheurich, C. and Dubois, M. 1987. Correct memory operation of cache-based multiprocessors. InProceedings of the 14th International Symposium on Computer Architecture (ISCA’87). ACM Press, New York, 234--243.
Silas, I., Frumkin, I., Hazan, E., Mor, E., and Zobin, G. 2003. System-level validation of the intel pentium mprocessor.Intel Tech. J. 7,2.
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., and Borkar, N. 2007. An 80-tile 1.28TFLOPS network-on-chip in 65nm cmos. InProceedings of the International Solid-State Circuits Conference (ISSCC’07). IEEE, 98--589.
Kaushik Veeraraghavan , Dongyoon Lee , Benjamin Wester , Jessica Ouyang , Peter M. Chen , Jason Flinn , Satish Narayanasamy, DoublePlay: parallelizing sequential logging and replay, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950370]
Gwendolyn Voskuilen , Faraz Ahmad , T. N. Vijaykumar, Timetraveler: exploiting acyclic races for optimizing memory race recording, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815986]
Wendel, D. F., Kalla, R., Warnock, J., Cargnoni, R., Chu, S. G., Clabes, J. G., Dreps, D., Hrusecky, D., Friedrich, J., Islam, S., Kahle, J., Leenstra, J., Mittal, G., Paredes, J., Pille, J., Restle, P. J., Sinharoy, B., Smith, G., Starke, W. J., Taylor, S., Norstrand, J. V., Weitzel, S., Williams, P. G., and Zyuban, V. 2011. POWER7 TM, a highly parallel, scalable multi-core high end server processor.IEEE J. Solid-State Circ. 46,1, 145--161.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Min Xu , Rastislav Bodik , Mark D. Hill, A "flight data recorder" for enabling full-system multiprocessor deterministic replay, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859633]
Min Xu , Mark D. Hill , Rastislav Bodik, A regulated transitive reduction (RTR) for longer memory race recording, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168865]
Zilmer, M. 1999. Non-Intrusive on-chip debug hardware accelerates development for MIPS RISC processors. http://cms.mips.com/media/files/white-papers/ejtag_debug_eetimes.pdf.
