{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563368035145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563368035147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 14:53:55 2019 " "Processing started: Wed Jul 17 14:53:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563368035147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368035147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Demo -c VGA_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Demo -c VGA_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368035147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563368035515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563368035515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd 120 58 " "Found 120 design units, including 58 entities, in source file /home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_enum " "Found design unit 1: pkg_enum" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_enum-body " "Found design unit 2: pkg_enum-body" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pkg_scala2hdl " "Found design unit 3: pkg_scala2hdl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 587 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pkg_scala2hdl-body " "Found design unit 4: pkg_scala2hdl-body" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 BufferCC-arch " "Found design unit 5: BufferCC-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 976 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 StreamFifoLowLatency-arch " "Found design unit 6: StreamFifoLowLatency-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1024 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 UartCtrlTx-arch " "Found design unit 7: UartCtrlTx-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1221 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 UartCtrlRx-arch " "Found design unit 8: UartCtrlRx-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1388 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 VGAControl-arch " "Found design unit 9: VGAControl-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1584 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Buffer_1-arch " "Found design unit 10: Buffer_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1707 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 BufferCC_1-arch " "Found design unit 11: BufferCC_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1770 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 SdramCtrl-arch " "Found design unit 12: SdramCtrl-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1827 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 BufferCC_2-arch " "Found design unit 13: BufferCC_2-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2749 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 BufferCC_4-arch " "Found design unit 14: BufferCC_4-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2789 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 Prescaler-arch " "Found design unit 15: Prescaler-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2830 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 Timer-arch " "Found design unit 16: Timer-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 Timer_1-arch " "Found design unit 17: Timer_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2930 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 InterruptCtrl-arch " "Found design unit 18: InterruptCtrl-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2994 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 UartCtrl-arch " "Found design unit 19: UartCtrl-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3038 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 StreamFifo-arch " "Found design unit 20: StreamFifo-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 BufferControl-arch " "Found design unit 21: BufferControl-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3297 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 BreshamLine-arch " "Found design unit 22: BreshamLine-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3423 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 BreshamCircle-arch " "Found design unit 23: BreshamCircle-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3620 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 FillRetancle-arch " "Found design unit 24: FillRetancle-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3808 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 InstructionCache-arch " "Found design unit 25: InstructionCache-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3960 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 DataCache-arch " "Found design unit 26: DataCache-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 FlowCCByToggle-arch " "Found design unit 27: FlowCCByToggle-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5036 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 Axi4ReadOnlyErrorSlave-arch " "Found design unit 28: Axi4ReadOnlyErrorSlave-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 Axi4SharedErrorSlave-arch " "Found design unit 29: Axi4SharedErrorSlave-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 Axi4ReadOnlyErrorSlave_1-arch " "Found design unit 30: Axi4ReadOnlyErrorSlave_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 StreamArbiter-arch " "Found design unit 31: StreamArbiter-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5402 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 StreamFork-arch " "Found design unit 32: StreamFork-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5504 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 StreamFifoLowLatency_1-arch " "Found design unit 33: StreamFifoLowLatency_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5584 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "34 StreamArbiter_1-arch " "Found design unit 34: StreamArbiter_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5750 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "35 StreamFork_1-arch " "Found design unit 35: StreamFork_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5897 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "36 StreamArbiter_2-arch " "Found design unit 36: StreamArbiter_2-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5991 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "37 StreamFork_2-arch " "Found design unit 37: StreamFork_2-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6078 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "38 StreamArbiter_3-arch " "Found design unit 38: StreamArbiter_3-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "39 StreamFork_3-arch " "Found design unit 39: StreamFork_3-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6289 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "40 BufferCC_5-arch " "Found design unit 40: BufferCC_5-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6377 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "41 Axi4SharedOnChipRam-arch " "Found design unit 41: Axi4SharedOnChipRam-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "42 Axi4SharedSdramCtrl-arch " "Found design unit 42: Axi4SharedSdramCtrl-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6796 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "43 Axi4SharedToApb3Bridge-arch " "Found design unit 43: Axi4SharedToApb3Bridge-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7255 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "44 Apb3Gpio-arch " "Found design unit 44: Apb3Gpio-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7425 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "45 PinsecTimerCtrl-arch " "Found design unit 45: PinsecTimerCtrl-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7534 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "46 Apb3UartCtrl-arch " "Found design unit 46: Apb3UartCtrl-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "47 MCP-arch " "Found design unit 47: MCP-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8413 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "48 VexRiscv-arch " "Found design unit 48: VexRiscv-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 10759 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "49 StreamFork_4-arch " "Found design unit 49: StreamFork_4-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 14670 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "50 BufferCC_7-arch " "Found design unit 50: BufferCC_7-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 14746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "51 JtagBridge-arch " "Found design unit 51: JtagBridge-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 14791 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "52 SystemDebugger-arch " "Found design unit 52: SystemDebugger-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "53 Axi4ReadOnlyDecoder-arch " "Found design unit 53: Axi4ReadOnlyDecoder-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "54 Axi4SharedDecoder-arch " "Found design unit 54: Axi4SharedDecoder-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15401 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "55 Axi4ReadOnlyDecoder_1-arch " "Found design unit 55: Axi4ReadOnlyDecoder_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "56 Axi4SharedArbiter-arch " "Found design unit 56: Axi4SharedArbiter-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15937 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "57 Axi4SharedArbiter_1-arch " "Found design unit 57: Axi4SharedArbiter_1-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16255 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "58 Axi4SharedArbiter_2-arch " "Found design unit 58: Axi4SharedArbiter_2-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16586 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "59 Axi4SharedArbiter_3-arch " "Found design unit 59: Axi4SharedArbiter_3-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "60 Apb3Decoder-arch " "Found design unit 60: Apb3Decoder-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "61 Apb3Router-arch " "Found design unit 61: Apb3Router-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "62 Briey-arch " "Found design unit 62: Briey-arch" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferCC " "Found entity 1: BufferCC" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 966 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "2 StreamFifoLowLatency " "Found entity 2: StreamFifoLowLatency" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1005 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "3 UartCtrlTx " "Found entity 3: UartCtrlTx" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "4 UartCtrlRx " "Found entity 4: UartCtrlRx" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "5 VGAControl " "Found entity 5: VGAControl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1572 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "6 Buffer_1 " "Found entity 6: Buffer_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "7 BufferCC_1 " "Found entity 7: BufferCC_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "8 SdramCtrl " "Found entity 8: SdramCtrl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "9 BufferCC_2 " "Found entity 9: BufferCC_2" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "10 BufferCC_4 " "Found entity 10: BufferCC_4" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2778 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "11 Prescaler " "Found entity 11: Prescaler" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "12 Timer " "Found entity 12: Timer" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2859 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "13 Timer_1 " "Found entity 13: Timer_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2918 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "14 InterruptCtrl " "Found entity 14: InterruptCtrl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 2983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "15 UartCtrl " "Found entity 15: UartCtrl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "16 StreamFifo " "Found entity 16: StreamFifo" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "17 BufferControl " "Found entity 17: BufferControl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "18 BreshamLine " "Found entity 18: BreshamLine" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "19 BreshamCircle " "Found entity 19: BreshamCircle" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "20 FillRetancle " "Found entity 20: FillRetancle" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "21 InstructionCache " "Found entity 21: InstructionCache" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "22 DataCache " "Found entity 22: DataCache" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "23 FlowCCByToggle " "Found entity 23: FlowCCByToggle" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "24 Axi4ReadOnlyErrorSlave " "Found entity 24: Axi4ReadOnlyErrorSlave" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "25 Axi4SharedErrorSlave " "Found entity 25: Axi4SharedErrorSlave" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "26 Axi4ReadOnlyErrorSlave_1 " "Found entity 26: Axi4ReadOnlyErrorSlave_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "27 StreamArbiter " "Found entity 27: StreamArbiter" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "28 StreamFork " "Found entity 28: StreamFork" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "29 StreamFifoLowLatency_1 " "Found entity 29: StreamFifoLowLatency_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "30 StreamArbiter_1 " "Found entity 30: StreamArbiter_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "31 StreamFork_1 " "Found entity 31: StreamFork_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5866 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "32 StreamArbiter_2 " "Found entity 32: StreamArbiter_2" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "33 StreamFork_2 " "Found entity 33: StreamFork_2" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "34 StreamArbiter_3 " "Found entity 34: StreamArbiter_3" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "35 StreamFork_3 " "Found entity 35: StreamFork_3" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "36 BufferCC_5 " "Found entity 36: BufferCC_5" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "37 Axi4SharedOnChipRam " "Found entity 37: Axi4SharedOnChipRam" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "38 Axi4SharedSdramCtrl " "Found entity 38: Axi4SharedSdramCtrl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "39 Axi4SharedToApb3Bridge " "Found entity 39: Axi4SharedToApb3Bridge" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "40 Apb3Gpio " "Found entity 40: Apb3Gpio" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "41 PinsecTimerCtrl " "Found entity 41: PinsecTimerCtrl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "42 Apb3UartCtrl " "Found entity 42: Apb3UartCtrl" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "43 MCP " "Found entity 43: MCP" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "44 VexRiscv " "Found entity 44: VexRiscv" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 10723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "45 StreamFork_4 " "Found entity 45: StreamFork_4" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 14639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "46 BufferCC_7 " "Found entity 46: BufferCC_7" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 14737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "47 JtagBridge " "Found entity 47: JtagBridge" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 14772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "48 SystemDebugger " "Found entity 48: SystemDebugger" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 14998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "49 Axi4ReadOnlyDecoder " "Found entity 49: Axi4ReadOnlyDecoder" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15098 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "50 Axi4SharedDecoder " "Found entity 50: Axi4SharedDecoder" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "51 Axi4ReadOnlyDecoder_1 " "Found entity 51: Axi4ReadOnlyDecoder_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "52 Axi4SharedArbiter " "Found entity 52: Axi4SharedArbiter" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "53 Axi4SharedArbiter_1 " "Found entity 53: Axi4SharedArbiter_1" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "54 Axi4SharedArbiter_2 " "Found entity 54: Axi4SharedArbiter_2" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "55 Axi4SharedArbiter_3 " "Found entity 55: Axi4SharedArbiter_3" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "56 Apb3Decoder " "Found entity 56: Apb3Decoder" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "57 Apb3Router " "Found entity 57: Apb3Router" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""} { "Info" "ISGN_ENTITY_NAME" "58 Briey " "Found entity 58: Briey" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368047121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-rtl " "Found design unit 1: clock-rtl" {  } { { "clock.vhd" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047124 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368047124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_0002 " "Found entity 1: clock_0002" {  } { { "clock/clock_0002.v" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/clock/clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368047125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368047125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Briey " "Elaborating entity \"Briey\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563368047234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_gpioACtrl_io_value Briey.vhd(17408) " "Verilog HDL or VHDL warning at Briey.vhd(17408): object \"axi_gpioACtrl_io_value\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047239 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_gpioBCtrl_io_value Briey.vhd(17414) " "Verilog HDL or VHDL warning at Briey.vhd(17414): object \"axi_gpioBCtrl_io_value\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047239 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_uartCtrl_io_interrupt Briey.vhd(17422) " "Verilog HDL or VHDL warning at Briey.vhd(17422): object \"axi_uartCtrl_io_interrupt\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047239 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_cpu_iBus_cmd_payload_size Briey.vhd(17452) " "Verilog HDL or VHDL warning at Briey.vhd(17452): object \"axi_core_cpu_iBus_cmd_payload_size\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047239 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_0_payload_data Briey.vhd(17464) " "Verilog HDL or VHDL warning at Briey.vhd(17464): object \"streamFork_5_io_outputs_0_payload_data\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17464 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_0_payload_mask Briey.vhd(17465) " "Verilog HDL or VHDL warning at Briey.vhd(17465): object \"streamFork_5_io_outputs_0_payload_mask\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_address Briey.vhd(17470) " "Verilog HDL or VHDL warning at Briey.vhd(17470): object \"streamFork_5_io_outputs_1_payload_address\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_length Briey.vhd(17473) " "Verilog HDL or VHDL warning at Briey.vhd(17473): object \"streamFork_5_io_outputs_1_payload_length\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "systemDebugger_1_io_mem_cmd_payload_size Briey.vhd(17489) " "Verilog HDL or VHDL warning at Briey.vhd(17489): object \"systemDebugger_1_io_mem_cmd_payload_size\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_iBus_decoder_io_outputs_0_ar_payload_cache Briey.vhd(17499) " "Verilog HDL or VHDL warning at Briey.vhd(17499): object \"axi_core_iBus_decoder_io_outputs_0_ar_payload_cache\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_iBus_decoder_io_outputs_0_ar_payload_prot Briey.vhd(17500) " "Verilog HDL or VHDL warning at Briey.vhd(17500): object \"axi_core_iBus_decoder_io_outputs_0_ar_payload_prot\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_iBus_decoder_io_outputs_1_ar_payload_cache Briey.vhd(17506) " "Verilog HDL or VHDL warning at Briey.vhd(17506): object \"axi_core_iBus_decoder_io_outputs_1_ar_payload_cache\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_iBus_decoder_io_outputs_1_ar_payload_prot Briey.vhd(17507) " "Verilog HDL or VHDL warning at Briey.vhd(17507): object \"axi_core_iBus_decoder_io_outputs_1_ar_payload_prot\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047240 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_dBus_decoder_io_sharedOutputs_0_arw_payload_cache Briey.vhd(17521) " "Verilog HDL or VHDL warning at Briey.vhd(17521): object \"axi_core_dBus_decoder_io_sharedOutputs_0_arw_payload_cache\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17521 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_dBus_decoder_io_sharedOutputs_0_arw_payload_prot Briey.vhd(17522) " "Verilog HDL or VHDL warning at Briey.vhd(17522): object \"axi_core_dBus_decoder_io_sharedOutputs_0_arw_payload_prot\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_dBus_decoder_io_sharedOutputs_2_arw_payload_cache Briey.vhd(17547) " "Verilog HDL or VHDL warning at Briey.vhd(17547): object \"axi_core_dBus_decoder_io_sharedOutputs_2_arw_payload_cache\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17547 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_dBus_decoder_io_sharedOutputs_2_arw_payload_prot Briey.vhd(17548) " "Verilog HDL or VHDL warning at Briey.vhd(17548): object \"axi_core_dBus_decoder_io_sharedOutputs_2_arw_payload_prot\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17548 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_dBus_decoder_io_sharedOutputs_3_arw_payload_cache Briey.vhd(17560) " "Verilog HDL or VHDL warning at Briey.vhd(17560): object \"axi_core_dBus_decoder_io_sharedOutputs_3_arw_payload_cache\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_dBus_decoder_io_sharedOutputs_3_arw_payload_prot Briey.vhd(17561) " "Verilog HDL or VHDL warning at Briey.vhd(17561): object \"axi_core_dBus_decoder_io_sharedOutputs_3_arw_payload_prot\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_gpu_io_axiram_decoder_io_outputs_0_ar_payload_cache Briey.vhd(17577) " "Verilog HDL or VHDL warning at Briey.vhd(17577): object \"axi_gpu_io_axiram_decoder_io_outputs_0_ar_payload_cache\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_gpu_io_axiram_decoder_io_outputs_0_ar_payload_prot Briey.vhd(17578) " "Verilog HDL or VHDL warning at Briey.vhd(17578): object \"axi_gpu_io_axiram_decoder_io_outputs_0_ar_payload_prot\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_id Briey.vhd(17583) " "Verilog HDL or VHDL warning at Briey.vhd(17583): object \"axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047241 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_ram_io_axi_arbiter_io_sharedInputs_0_b_payload_id Briey.vhd(17589) " "Verilog HDL or VHDL warning at Briey.vhd(17589): object \"axi_ram_io_axi_arbiter_io_sharedInputs_0_b_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17589 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_ram_io_axi_arbiter_io_sharedInputs_0_r_payload_id Briey.vhd(17593) " "Verilog HDL or VHDL warning at Briey.vhd(17593): object \"axi_ram_io_axi_arbiter_io_sharedInputs_0_r_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_payload_id Briey.vhd(17612) " "Verilog HDL or VHDL warning at Briey.vhd(17612): object \"axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_id Briey.vhd(17618) " "Verilog HDL or VHDL warning at Briey.vhd(17618): object \"axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_resp Briey.vhd(17619) " "Verilog HDL or VHDL warning at Briey.vhd(17619): object \"axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_resp\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_b_payload_id Briey.vhd(17624) " "Verilog HDL or VHDL warning at Briey.vhd(17624): object \"axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_b_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_payload_id Briey.vhd(17628) " "Verilog HDL or VHDL warning at Briey.vhd(17628): object \"axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_b_payload_id Briey.vhd(17647) " "Verilog HDL or VHDL warning at Briey.vhd(17647): object \"axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_b_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17647 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_payload_id Briey.vhd(17651) " "Verilog HDL or VHDL warning at Briey.vhd(17651): object \"axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_gpu_io_axicpu_arbiter_io_sharedInputs_0_b_payload_id Briey.vhd(17670) " "Verilog HDL or VHDL warning at Briey.vhd(17670): object \"axi_gpu_io_axicpu_arbiter_io_sharedInputs_0_b_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17670 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047242 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_gpu_io_axicpu_arbiter_io_sharedInputs_0_r_payload_id Briey.vhd(17674) " "Verilog HDL or VHDL warning at Briey.vhd(17674): object \"axi_gpu_io_axicpu_arbiter_io_sharedInputs_0_r_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17674 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047243 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetCtrl_vgaReset Briey.vhd(17742) " "Verilog HDL or VHDL warning at Briey.vhd(17742): object \"resetCtrl_vgaReset\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047243 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_iBus_r_payload_last Briey.vhd(17754) " "Verilog HDL or VHDL warning at Briey.vhd(17754): object \"axi_core_iBus_r_payload_last\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17754 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047244 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_dBus_b_payload_resp Briey.vhd(17828) " "Verilog HDL or VHDL warning at Briey.vhd(17828): object \"axi_core_dBus_b_payload_resp\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047244 "|Briey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_core_dBus_r_payload_last Briey.vhd(17833) " "Verilog HDL or VHDL warning at Briey.vhd(17833): object \"axi_core_dBus_r_payload_last\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17833 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047244 "|Briey"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_5 BufferCC_5:bufferCC_8 " "Elaborating entity \"BufferCC_5\" for hierarchy \"BufferCC_5:bufferCC_8\"" {  } { { "../SpinalHDL/Briey.vhd" "bufferCC_8" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedOnChipRam Axi4SharedOnChipRam:axi_ram " "Elaborating entity \"Axi4SharedOnChipRam\" for hierarchy \"Axi4SharedOnChipRam:axi_ram\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_ram" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_addr Briey.vhd(6482) " "Verilog HDL or VHDL warning at Briey.vhd(6482): object \"stage1_payload_fragment_addr\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047406 "|Briey|Axi4SharedOnChipRam:axi_ram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_size Briey.vhd(6484) " "Verilog HDL or VHDL warning at Briey.vhd(6484): object \"stage1_payload_fragment_size\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047406 "|Briey|Axi4SharedOnChipRam:axi_ram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_burst Briey.vhd(6485) " "Verilog HDL or VHDL warning at Briey.vhd(6485): object \"stage1_payload_fragment_burst\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047406 "|Briey|Axi4SharedOnChipRam:axi_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedSdramCtrl Axi4SharedSdramCtrl:axi_sdramCtrl " "Elaborating entity \"Axi4SharedSdramCtrl\" for hierarchy \"Axi4SharedSdramCtrl:axi_sdramCtrl\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_sdramCtrl" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_axiCmd_payload_fragment_size Briey.vhd(6876) " "Verilog HDL or VHDL warning at Briey.vhd(6876): object \"bridge_axiCmd_payload_fragment_size\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047434 "|Briey|Axi4SharedSdramCtrl:axi_sdramCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_axiCmd_payload_fragment_burst Briey.vhd(6877) " "Verilog HDL or VHDL warning at Briey.vhd(6877): object \"bridge_axiCmd_payload_fragment_burst\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047434 "|Briey|Axi4SharedSdramCtrl:axi_sdramCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdramCtrl Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl " "Elaborating entity \"SdramCtrl\" for hierarchy \"Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\"" {  } { { "../SpinalHDL/Briey.vhd" "ctrl" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 6892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chip_backupIn_fifo_io_occupancy Briey.vhd(1838) " "Verilog HDL or VHDL warning at Briey.vhd(1838): object \"chip_backupIn_fifo_io_occupancy\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1838 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047461 "|Briey|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frontend_bootRefreshCounter_willOverflow Briey.vhd(1880) " "Verilog HDL or VHDL warning at Briey.vhd(1880): object \"frontend_bootRefreshCounter_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047462 "|Briey|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chip_backupIn_ready Briey.vhd(1984) " "Verilog HDL or VHDL warning at Briey.vhd(1984): object \"chip_backupIn_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1984 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047463 "|Briey|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifoLowLatency Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\|StreamFifoLowLatency:chip_backupIn_fifo " "Elaborating entity \"StreamFifoLowLatency\" for hierarchy \"Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\|StreamFifoLowLatency:chip_backupIn_fifo\"" {  } { { "../SpinalHDL/Briey.vhd" "chip_backupIn_fifo" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pushPtr_willOverflow Briey.vhd(1037) " "Verilog HDL or VHDL warning at Briey.vhd(1037): object \"pushPtr_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1037 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047529 "|Briey|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "popPtr_willOverflow Briey.vhd(1043) " "Verilog HDL or VHDL warning at Briey.vhd(1043): object \"popPtr_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1043 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047530 "|Briey|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedToApb3Bridge Axi4SharedToApb3Bridge:axi_apbBridge " "Elaborating entity \"Axi4SharedToApb3Bridge\" for hierarchy \"Axi4SharedToApb3Bridge:axi_apbBridge\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_apbBridge" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Gpio Apb3Gpio:axi_gpioACtrl " "Elaborating entity \"Apb3Gpio\" for hierarchy \"Apb3Gpio:axi_gpioACtrl\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_gpioACtrl" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_askWrite Briey.vhd(7430) " "Verilog HDL or VHDL warning at Briey.vhd(7430): object \"ctrl_askWrite\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047547 "|Briey|Apb3Gpio:axi_gpioACtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_askRead Briey.vhd(7431) " "Verilog HDL or VHDL warning at Briey.vhd(7431): object \"ctrl_askRead\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047547 "|Briey|Apb3Gpio:axi_gpioACtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_doRead Briey.vhd(7433) " "Verilog HDL or VHDL warning at Briey.vhd(7433): object \"ctrl_doRead\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047547 "|Briey|Apb3Gpio:axi_gpioACtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_2 Apb3Gpio:axi_gpioACtrl\|BufferCC_2:bufferCC_8 " "Elaborating entity \"BufferCC_2\" for hierarchy \"Apb3Gpio:axi_gpioACtrl\|BufferCC_2:bufferCC_8\"" {  } { { "../SpinalHDL/Briey.vhd" "bufferCC_8" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PinsecTimerCtrl PinsecTimerCtrl:axi_timerCtrl " "Elaborating entity \"PinsecTimerCtrl\" for hierarchy \"PinsecTimerCtrl:axi_timerCtrl\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_timerCtrl" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_askWrite Briey.vhd(7561) " "Verilog HDL or VHDL warning at Briey.vhd(7561): object \"busCtrl_askWrite\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047578 "|Briey|PinsecTimerCtrl:axi_timerCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_askRead Briey.vhd(7562) " "Verilog HDL or VHDL warning at Briey.vhd(7562): object \"busCtrl_askRead\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047578 "|Briey|PinsecTimerCtrl:axi_timerCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_doRead Briey.vhd(7564) " "Verilog HDL or VHDL warning at Briey.vhd(7564): object \"busCtrl_doRead\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047578 "|Briey|PinsecTimerCtrl:axi_timerCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_4 PinsecTimerCtrl:axi_timerCtrl\|BufferCC_4:bufferCC_8 " "Elaborating entity \"BufferCC_4\" for hierarchy \"PinsecTimerCtrl:axi_timerCtrl\|BufferCC_4:bufferCC_8\"" {  } { { "../SpinalHDL/Briey.vhd" "bufferCC_8" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prescaler PinsecTimerCtrl:axi_timerCtrl\|Prescaler:prescaler_1 " "Elaborating entity \"Prescaler\" for hierarchy \"PinsecTimerCtrl:axi_timerCtrl\|Prescaler:prescaler_1\"" {  } { { "../SpinalHDL/Briey.vhd" "prescaler_1" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer PinsecTimerCtrl:axi_timerCtrl\|Timer:timerA " "Elaborating entity \"Timer\" for hierarchy \"PinsecTimerCtrl:axi_timerCtrl\|Timer:timerA\"" {  } { { "../SpinalHDL/Briey.vhd" "timerA" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_1 PinsecTimerCtrl:axi_timerCtrl\|Timer_1:timerB " "Elaborating entity \"Timer_1\" for hierarchy \"PinsecTimerCtrl:axi_timerCtrl\|Timer_1:timerB\"" {  } { { "../SpinalHDL/Briey.vhd" "timerB" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterruptCtrl PinsecTimerCtrl:axi_timerCtrl\|InterruptCtrl:interruptCtrl_1 " "Elaborating entity \"InterruptCtrl\" for hierarchy \"PinsecTimerCtrl:axi_timerCtrl\|InterruptCtrl:interruptCtrl_1\"" {  } { { "../SpinalHDL/Briey.vhd" "interruptCtrl_1" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 7651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3UartCtrl Apb3UartCtrl:axi_uartCtrl " "Elaborating entity \"Apb3UartCtrl\" for hierarchy \"Apb3UartCtrl:axi_uartCtrl\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_uartCtrl" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047706 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_write_streamUnbuffered_queueWithOccupancy_io_availability Briey.vhd(8165) " "Verilog HDL or VHDL warning at Briey.vhd(8165): object \"bridge_write_streamUnbuffered_queueWithOccupancy_io_availability\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047707 "|Briey|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uartCtrl_1_io_read_queueWithOccupancy_io_push_ready Briey.vhd(8166) " "Verilog HDL or VHDL warning at Briey.vhd(8166): object \"uartCtrl_1_io_read_queueWithOccupancy_io_push_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047707 "|Briey|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uartCtrl_1_io_read_queueWithOccupancy_io_availability Briey.vhd(8170) " "Verilog HDL or VHDL warning at Briey.vhd(8170): object \"uartCtrl_1_io_read_queueWithOccupancy_io_availability\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047707 "|Briey|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_askWrite Briey.vhd(8172) " "Verilog HDL or VHDL warning at Briey.vhd(8172): object \"busCtrl_askWrite\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047707 "|Briey|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_askRead Briey.vhd(8173) " "Verilog HDL or VHDL warning at Briey.vhd(8173): object \"busCtrl_askRead\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047707 "|Briey|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_write_streamUnbuffered_ready Briey.vhd(8182) " "Verilog HDL or VHDL warning at Briey.vhd(8182): object \"bridge_write_streamUnbuffered_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047707 "|Briey|Apb3UartCtrl:axi_uartCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartCtrl Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1 " "Elaborating entity \"UartCtrl\" for hierarchy \"Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1\"" {  } { { "../SpinalHDL/Briey.vhd" "uartCtrl_1" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartCtrlTx Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1\|UartCtrlTx:tx " "Elaborating entity \"UartCtrlTx\" for hierarchy \"Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1\|UartCtrlTx:tx\"" {  } { { "../SpinalHDL/Briey.vhd" "tx" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartCtrlRx Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1\|UartCtrlRx:rx " "Elaborating entity \"UartCtrlRx\" for hierarchy \"Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1\|UartCtrlRx:rx\"" {  } { { "../SpinalHDL/Briey.vhd" "rx" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1\|UartCtrlRx:rx\|BufferCC:bufferCC_8 " "Elaborating entity \"BufferCC\" for hierarchy \"Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1\|UartCtrlRx:rx\|BufferCC:bufferCC_8\"" {  } { { "../SpinalHDL/Briey.vhd" "bufferCC_8" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047739 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io_initial Briey.vhd(985) " "VHDL Process Statement warning at Briey.vhd(985): signal \"io_initial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 985 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563368047739 "|Briey|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io_initial Briey.vhd(986) " "VHDL Process Statement warning at Briey.vhd(986): signal \"io_initial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 986 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563368047739 "|Briey|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifo Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy " "Elaborating entity \"StreamFifo\" for hierarchy \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\"" {  } { { "../SpinalHDL/Briey.vhd" "bridge_write_streamUnbuffered_queueWithOccupancy" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_pushPtr_willOverflow Briey.vhd(3129) " "Verilog HDL or VHDL warning at Briey.vhd(3129): object \"logic_pushPtr_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047742 "|Briey|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_popPtr_willOverflow Briey.vhd(3135) " "Verilog HDL or VHDL warning at Briey.vhd(3135): object \"logic_popPtr_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047742 "|Briey|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCP MCP:axi_gpu " "Elaborating entity \"MCP\" for hierarchy \"MCP:axi_gpu\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_gpu" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368047748 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "io_axiram_ar_payload_cache Briey.vhd(8402) " "VHDL Signal Declaration warning at Briey.vhd(8402): used implicit default value for signal \"io_axiram_ar_payload_cache\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8402 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563368047751 "|Briey|MCP:axi_gpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "io_axiram_ar_payload_prot Briey.vhd(8403) " "VHDL Signal Declaration warning at Briey.vhd(8403): used implicit default value for signal \"io_axiram_ar_payload_prot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8403 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563368047751 "|Briey|MCP:axi_gpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_io_vga_videoClock Briey.vhd(8439) " "Verilog HDL or VHDL warning at Briey.vhd(8439): object \"vga_io_vga_videoClock\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047752 "|Briey|MCP:axi_gpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bresLine_io_ready Briey.vhd(8443) " "Verilog HDL or VHDL warning at Briey.vhd(8443): object \"bresLine_io_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047752 "|Briey|MCP:axi_gpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bresLine_io_setPixel Briey.vhd(8446) " "Verilog HDL or VHDL warning at Briey.vhd(8446): object \"bresLine_io_setPixel\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047752 "|Briey|MCP:axi_gpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bresCircle_io_ready Briey.vhd(8447) " "Verilog HDL or VHDL warning at Briey.vhd(8447): object \"bresCircle_io_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047752 "|Briey|MCP:axi_gpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcpState_wantExit Briey.vhd(8477) " "Verilog HDL or VHDL warning at Briey.vhd(8477): object \"mcpState_wantExit\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8477 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368047752 "|Briey|MCP:axi_gpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl MCP:axi_gpu\|BufferControl:vga " "Elaborating entity \"BufferControl\" for hierarchy \"MCP:axi_gpu\|BufferControl:vga\"" {  } { { "../SpinalHDL/Briey.vhd" "vga" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368048104 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "io_vga_videoClock Briey.vhd(3282) " "VHDL Signal Declaration warning at Briey.vhd(3282): used implicit default value for signal \"io_vga_videoClock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3282 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563368048104 "|Briey|MCP:axi_gpu|BufferControl:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAControl MCP:axi_gpu\|BufferControl:vga\|VGAControl:vga " "Elaborating entity \"VGAControl\" for hierarchy \"MCP:axi_gpu\|BufferControl:vga\|VGAControl:vga\"" {  } { { "../SpinalHDL/Briey.vhd" "vga" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368048108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_1 MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2 " "Elaborating entity \"Buffer_1\" for hierarchy \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\"" {  } { { "../SpinalHDL/Briey.vhd" "buffer_2" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368048114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreshamLine MCP:axi_gpu\|BreshamLine:bresLine " "Elaborating entity \"BreshamLine\" for hierarchy \"MCP:axi_gpu\|BreshamLine:bresLine\"" {  } { { "../SpinalHDL/Briey.vhd" "bresLine" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368048822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "errTemp Briey.vhd(3433) " "Verilog HDL or VHDL warning at Briey.vhd(3433): object \"errTemp\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048823 "|Briey|MCP:axi_gpu|BreshamLine:bresLine"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "breshamSM_wantExit Briey.vhd(3438) " "Verilog HDL or VHDL warning at Briey.vhd(3438): object \"breshamSM_wantExit\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048823 "|Briey|MCP:axi_gpu|BreshamLine:bresLine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreshamCircle MCP:axi_gpu\|BreshamCircle:bresCircle " "Elaborating entity \"BreshamCircle\" for hierarchy \"MCP:axi_gpu\|BreshamCircle:bresCircle\"" {  } { { "../SpinalHDL/Briey.vhd" "bresCircle" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368048840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BreshamCircSM_wantExit Briey.vhd(3628) " "Verilog HDL or VHDL warning at Briey.vhd(3628): object \"BreshamCircSM_wantExit\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048841 "|Briey|MCP:axi_gpu|BreshamCircle:bresCircle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FillRetancle MCP:axi_gpu\|FillRetancle:fillRect " "Elaborating entity \"FillRetancle\" for hierarchy \"MCP:axi_gpu\|FillRetancle:fillRect\"" {  } { { "../SpinalHDL/Briey.vhd" "fillRect" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368048861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fill_wantExit Briey.vhd(3816) " "Verilog HDL or VHDL warning at Briey.vhd(3816): object \"fill_wantExit\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048861 "|Briey|MCP:axi_gpu|FillRetancle:fillRect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv VexRiscv:axi_core_cpu " "Elaborating entity \"VexRiscv\" for hierarchy \"VexRiscv:axi_core_cpu\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_core_cpu" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368048871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress Briey.vhd(10785) " "Verilog HDL or VHDL warning at Briey.vhd(10785): object \"IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 10785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048877 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataCache_1_io_cpu_writeBack_isWrite Briey.vhd(10810) " "Verilog HDL or VHDL warning at Briey.vhd(10810): object \"dataCache_1_io_cpu_writeBack_isWrite\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 10810 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048878 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT Briey.vhd(11088) " "Verilog HDL or VHDL warning at Briey.vhd(11088): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11088 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048881 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving Briey.vhd(11262) " "Verilog HDL or VHDL warning at Briey.vhd(11262): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving Briey.vhd(11272) " "Verilog HDL or VHDL warning at Briey.vhd(11272): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring Briey.vhd(11273) " "Verilog HDL or VHDL warning at Briey.vhd(11273): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving Briey.vhd(11282) " "Verilog HDL or VHDL warning at Briey.vhd(11282): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring Briey.vhd(11283) " "Verilog HDL or VHDL warning at Briey.vhd(11283): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving Briey.vhd(11292) " "Verilog HDL or VHDL warning at Briey.vhd(11292): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction Briey.vhd(11294) " "Verilog HDL or VHDL warning at Briey.vhd(11294): object \"lastStageInstruction\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc Briey.vhd(11295) " "Verilog HDL or VHDL warning at Briey.vhd(11295): object \"lastStagePc\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid Briey.vhd(11296) " "Verilog HDL or VHDL warning at Briey.vhd(11296): object \"lastStageIsValid\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring Briey.vhd(11297) " "Verilog HDL or VHDL warning at Briey.vhd(11297): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong Briey.vhd(11306) " "Verilog HDL or VHDL warning at Briey.vhd(11306): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 Briey.vhd(11308) " "Verilog HDL or VHDL warning at Briey.vhd(11308): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 Briey.vhd(11309) " "Verilog HDL or VHDL warning at Briey.vhd(11309): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_isValid Briey.vhd(11316) " "Verilog HDL or VHDL warning at Briey.vhd(11316): object \"IBusCachedPlugin_mmuBus_cmd_isValid\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048883 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_bypassTranslation Briey.vhd(11318) " "Verilog HDL or VHDL warning at Briey.vhd(11318): object \"IBusCachedPlugin_mmuBus_cmd_bypassTranslation\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048884 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end Briey.vhd(11326) " "Verilog HDL or VHDL warning at Briey.vhd(11326): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048884 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_isValid Briey.vhd(11328) " "Verilog HDL or VHDL warning at Briey.vhd(11328): object \"DBusCachedPlugin_mmuBus_cmd_isValid\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048884 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_bypassTranslation Briey.vhd(11330) " "Verilog HDL or VHDL warning at Briey.vhd(11330): object \"DBusCachedPlugin_mmuBus_cmd_bypassTranslation\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048884 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end Briey.vhd(11338) " "Verilog HDL or VHDL warning at Briey.vhd(11338): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048884 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 Briey.vhd(11356) " "Verilog HDL or VHDL warning at Briey.vhd(11356): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048884 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 Briey.vhd(11357) " "Verilog HDL or VHDL warning at Briey.vhd(11357): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048884 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 Briey.vhd(11358) " "Verilog HDL or VHDL warning at Briey.vhd(11358): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048884 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 Briey.vhd(11359) " "Verilog HDL or VHDL warning at Briey.vhd(11359): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048885 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching Briey.vhd(11360) " "Verilog HDL or VHDL warning at Briey.vhd(11360): object \"contextSwitching\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048885 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload Briey.vhd(11394) " "Verilog HDL or VHDL warning at Briey.vhd(11394): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048885 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_inputSample Briey.vhd(11396) " "Verilog HDL or VHDL warning at Briey.vhd(11396): object \"IBusCachedPlugin_iBusRsp_stages_0_inputSample\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048885 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base Briey.vhd(11556) " "Verilog HDL or VHDL warning at Briey.vhd(11556): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11556 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048887 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions Briey.vhd(11557) " "Verilog HDL or VHDL warning at Briey.vhd(11557): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048887 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi Briey.vhd(11596) " "Verilog HDL or VHDL warning at Briey.vhd(11596): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11596 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048887 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode Briey.vhd(11602) " "Verilog HDL or VHDL warning at Briey.vhd(11602): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048887 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_inWfi Briey.vhd(11604) " "Verilog HDL or VHDL warning at Briey.vhd(11604): object \"execute_CsrPlugin_inWfi\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11604 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048887 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake Briey.vhd(11605) " "Verilog HDL or VHDL warning at Briey.vhd(11605): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048887 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess Briey.vhd(11607) " "Verilog HDL or VHDL warning at Briey.vhd(11607): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048887 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction Briey.vhd(11608) " "Verilog HDL or VHDL warning at Briey.vhd(11608): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11608 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048887 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable Briey.vhd(11613) " "Verilog HDL or VHDL warning at Briey.vhd(11613): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048888 "|Briey|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DebugPlugin_secondCycle Briey.vhd(11618) " "Verilog HDL or VHDL warning at Briey.vhd(11618): object \"DebugPlugin_secondCycle\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368048888 "|Briey|VexRiscv:axi_core_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_cache" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear Briey.vhd(3979) " "Verilog HDL or VHDL warning at Briey.vhd(3979): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3979 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049205 "|Briey|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow Briey.vhd(3981) " "Verilog HDL or VHDL warning at Briey.vhd(3981): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3981 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049205 "|Briey|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess Briey.vhd(4002) " "Verilog HDL or VHDL warning at Briey.vhd(4002): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4002 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049205 "|Briey|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead Briey.vhd(4003) " "Verilog HDL or VHDL warning at Briey.vhd(4003): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4003 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049205 "|Briey|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite Briey.vhd(4004) " "Verilog HDL or VHDL warning at Briey.vhd(4004): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4004 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049205 "|Briey|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv:axi_core_cpu\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\"" {  } { { "../SpinalHDL/Briey.vhd" "dataCache_1" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu Briey.vhd(4328) " "Verilog HDL or VHDL warning at Briey.vhd(4328): object \"haltCpu\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid Briey.vhd(4337) " "Verilog HDL or VHDL warning at Briey.vhd(4337): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way Briey.vhd(4338) " "Verilog HDL or VHDL warning at Briey.vhd(4338): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address Briey.vhd(4339) " "Verilog HDL or VHDL warning at Briey.vhd(4339): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid Briey.vhd(4340) " "Verilog HDL or VHDL warning at Briey.vhd(4340): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error Briey.vhd(4341) " "Verilog HDL or VHDL warning at Briey.vhd(4341): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address Briey.vhd(4342) " "Verilog HDL or VHDL warning at Briey.vhd(4342): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute Briey.vhd(4376) " "Verilog HDL or VHDL warning at Briey.vhd(4376): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid Briey.vhd(4379) " "Verilog HDL or VHDL warning at Briey.vhd(4379): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049238 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address Briey.vhd(4381) " "Verilog HDL or VHDL warning at Briey.vhd(4381): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049239 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "loader_waysAllocator Briey.vhd(4964) " "VHDL Process Statement warning at Briey.vhd(4964): inferring latch(es) for signal or variable \"loader_waysAllocator\", which holds its previous value in one or more paths through the process" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4964 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563368049247 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loader_waysAllocator\[0\] Briey.vhd(4964) " "Inferred latch for \"loader_waysAllocator\[0\]\" at Briey.vhd(4964)" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 4964 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368049252 "|Briey|VexRiscv:axi_core_cpu|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork_4 StreamFork_4:streamFork_5 " "Elaborating entity \"StreamFork_4\" for hierarchy \"StreamFork_4:streamFork_5\"" {  } { { "../SpinalHDL/Briey.vhd" "streamFork_5" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_7 BufferCC_7:bufferCC_10 " "Elaborating entity \"BufferCC_7\" for hierarchy \"BufferCC_7:bufferCC_10\"" {  } { { "../SpinalHDL/Briey.vhd" "bufferCC_10" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagBridge JtagBridge:jtagBridge_1 " "Elaborating entity \"JtagBridge\" for hierarchy \"JtagBridge:jtagBridge_1\"" {  } { { "../SpinalHDL/Briey.vhd" "jtagBridge_1" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlowCCByToggle JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1 " "Elaborating entity \"FlowCCByToggle\" for hierarchy \"JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\"" {  } { { "../SpinalHDL/Briey.vhd" "flowCCByToggle_1" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 14830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_1 JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\|BufferCC_1:bufferCC_8 " "Elaborating entity \"BufferCC_1\" for hierarchy \"JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\|BufferCC_1:bufferCC_8\"" {  } { { "../SpinalHDL/Briey.vhd" "bufferCC_8" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemDebugger SystemDebugger:systemDebugger_1 " "Elaborating entity \"SystemDebugger\" for hierarchy \"SystemDebugger:systemDebugger_1\"" {  } { { "../SpinalHDL/Briey.vhd" "systemDebugger_1" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyDecoder Axi4ReadOnlyDecoder:axi_core_iBus_decoder " "Elaborating entity \"Axi4ReadOnlyDecoder\" for hierarchy \"Axi4ReadOnlyDecoder:axi_core_iBus_decoder\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_core_iBus_decoder" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "errorSlave_io_axi_r_payload_data Briey.vhd(15148) " "Verilog HDL or VHDL warning at Briey.vhd(15148): object \"errorSlave_io_axi_r_payload_data\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049329 "|Briey|Axi4ReadOnlyDecoder:axi_core_iBus_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingCmdCounter_willOverflow Briey.vhd(15157) " "Verilog HDL or VHDL warning at Briey.vhd(15157): object \"pendingCmdCounter_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049329 "|Briey|Axi4ReadOnlyDecoder:axi_core_iBus_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readRspIndex Briey.vhd(15165) " "Verilog HDL or VHDL warning at Briey.vhd(15165): object \"readRspIndex\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049329 "|Briey|Axi4ReadOnlyDecoder:axi_core_iBus_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyErrorSlave Axi4ReadOnlyDecoder:axi_core_iBus_decoder\|Axi4ReadOnlyErrorSlave:errorSlave " "Elaborating entity \"Axi4ReadOnlyErrorSlave\" for hierarchy \"Axi4ReadOnlyDecoder:axi_core_iBus_decoder\|Axi4ReadOnlyErrorSlave:errorSlave\"" {  } { { "../SpinalHDL/Briey.vhd" "errorSlave" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049338 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "io_axi_r_payload_data Briey.vhd(5120) " "VHDL Signal Declaration warning at Briey.vhd(5120): used implicit default value for signal \"io_axi_r_payload_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563368049339 "|Briey|Axi4ReadOnlyDecoder:axi_core_iBus_decoder|Axi4ReadOnlyErrorSlave:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedDecoder Axi4SharedDecoder:axi_core_dBus_decoder " "Elaborating entity \"Axi4SharedDecoder\" for hierarchy \"Axi4SharedDecoder:axi_core_dBus_decoder\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_core_dBus_decoder" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049343 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "errorSlave_io_axi_r_payload_data Briey.vhd(15418) " "Verilog HDL or VHDL warning at Briey.vhd(15418): object \"errorSlave_io_axi_r_payload_data\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049346 "|Briey|Axi4SharedDecoder:axi_core_dBus_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingDataCounter_willOverflow Briey.vhd(15433) " "Verilog HDL or VHDL warning at Briey.vhd(15433): object \"pendingDataCounter_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049346 "|Briey|Axi4SharedDecoder:axi_core_dBus_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedErrorSlave Axi4SharedDecoder:axi_core_dBus_decoder\|Axi4SharedErrorSlave:errorSlave " "Elaborating entity \"Axi4SharedErrorSlave\" for hierarchy \"Axi4SharedDecoder:axi_core_dBus_decoder\|Axi4SharedErrorSlave:errorSlave\"" {  } { { "../SpinalHDL/Briey.vhd" "errorSlave" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049364 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "io_axi_r_payload_data Briey.vhd(5207) " "VHDL Signal Declaration warning at Briey.vhd(5207): used implicit default value for signal \"io_axi_r_payload_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5207 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563368049364 "|Briey|Axi4SharedDecoder:axi_core_dBus_decoder|Axi4SharedErrorSlave:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyDecoder_1 Axi4ReadOnlyDecoder_1:axi_gpu_io_axiram_decoder " "Elaborating entity \"Axi4ReadOnlyDecoder_1\" for hierarchy \"Axi4ReadOnlyDecoder_1:axi_gpu_io_axiram_decoder\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_gpu_io_axiram_decoder" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "errorSlave_io_axi_r_payload_data Briey.vhd(15753) " "Verilog HDL or VHDL warning at Briey.vhd(15753): object \"errorSlave_io_axi_r_payload_data\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049371 "|Briey|Axi4ReadOnlyDecoder_1:axi_gpu_io_axiram_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingCmdCounter_willOverflow Briey.vhd(15761) " "Verilog HDL or VHDL warning at Briey.vhd(15761): object \"pendingCmdCounter_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15761 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049371 "|Briey|Axi4ReadOnlyDecoder_1:axi_gpu_io_axiram_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyErrorSlave_1 Axi4ReadOnlyDecoder_1:axi_gpu_io_axiram_decoder\|Axi4ReadOnlyErrorSlave_1:errorSlave " "Elaborating entity \"Axi4ReadOnlyErrorSlave_1\" for hierarchy \"Axi4ReadOnlyDecoder_1:axi_gpu_io_axiram_decoder\|Axi4ReadOnlyErrorSlave_1:errorSlave\"" {  } { { "../SpinalHDL/Briey.vhd" "errorSlave" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049379 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "io_axi_r_payload_data Briey.vhd(5304) " "VHDL Signal Declaration warning at Briey.vhd(5304): used implicit default value for signal \"io_axi_r_payload_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563368049379 "|Briey|Axi4ReadOnlyDecoder_1:axi_gpu_io_axiram_decoder|Axi4ReadOnlyErrorSlave_1:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter Axi4SharedArbiter:axi_ram_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter\" for hierarchy \"Axi4SharedArbiter:axi_ram_io_axi_arbiter\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_ram_io_axi_arbiter" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdArbiter_io_chosen Briey.vhd(15954) " "Verilog HDL or VHDL warning at Briey.vhd(15954): object \"cmdArbiter_io_chosen\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15954 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049386 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_addr Briey.vhd(15965) " "Verilog HDL or VHDL warning at Briey.vhd(15965): object \"streamFork_5_io_outputs_1_payload_addr\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15965 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049386 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_id Briey.vhd(15966) " "Verilog HDL or VHDL warning at Briey.vhd(15966): object \"streamFork_5_io_outputs_1_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15966 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049386 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_len Briey.vhd(15967) " "Verilog HDL or VHDL warning at Briey.vhd(15967): object \"streamFork_5_io_outputs_1_payload_len\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15967 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049386 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_size Briey.vhd(15968) " "Verilog HDL or VHDL warning at Briey.vhd(15968): object \"streamFork_5_io_outputs_1_payload_size\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15968 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049386 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_burst Briey.vhd(15969) " "Verilog HDL or VHDL warning at Briey.vhd(15969): object \"streamFork_5_io_outputs_1_payload_burst\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15969 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049386 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFifoLowLatency_5_io_occupancy Briey.vhd(15973) " "Verilog HDL or VHDL warning at Briey.vhd(15973): object \"streamFifoLowLatency_5_io_occupancy\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15973 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049386 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready Briey.vhd(15996) " "Verilog HDL or VHDL warning at Briey.vhd(15996): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 15996 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049387 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamArbiter:cmdArbiter " "Elaborating entity \"StreamArbiter\" for hierarchy \"Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamArbiter:cmdArbiter\"" {  } { { "../SpinalHDL/Briey.vhd" "cmdArbiter" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamFork:streamFork_5 " "Elaborating entity \"StreamFork\" for hierarchy \"Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamFork:streamFork_5\"" {  } { { "../SpinalHDL/Briey.vhd" "streamFork_5" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifoLowLatency_1 Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamFifoLowLatency_1:streamFifoLowLatency_5 " "Elaborating entity \"StreamFifoLowLatency_1\" for hierarchy \"Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamFifoLowLatency_1:streamFifoLowLatency_5\"" {  } { { "../SpinalHDL/Briey.vhd" "streamFifoLowLatency_5" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pushPtr_willOverflow Briey.vhd(5593) " "Verilog HDL or VHDL warning at Briey.vhd(5593): object \"pushPtr_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049407 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1:streamFifoLowLatency_5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "popPtr_willOverflow Briey.vhd(5599) " "Verilog HDL or VHDL warning at Briey.vhd(5599): object \"popPtr_willOverflow\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 5599 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049407 "|Briey|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1:streamFifoLowLatency_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_1 Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter_1\" for hierarchy \"Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_sdramCtrl_io_axi_arbiter" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdArbiter_io_chosen Briey.vhd(16273) " "Verilog HDL or VHDL warning at Briey.vhd(16273): object \"cmdArbiter_io_chosen\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049413 "|Briey|Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_addr Briey.vhd(16284) " "Verilog HDL or VHDL warning at Briey.vhd(16284): object \"streamFork_5_io_outputs_1_payload_addr\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049413 "|Briey|Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_id Briey.vhd(16285) " "Verilog HDL or VHDL warning at Briey.vhd(16285): object \"streamFork_5_io_outputs_1_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049413 "|Briey|Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_len Briey.vhd(16286) " "Verilog HDL or VHDL warning at Briey.vhd(16286): object \"streamFork_5_io_outputs_1_payload_len\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049413 "|Briey|Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_size Briey.vhd(16287) " "Verilog HDL or VHDL warning at Briey.vhd(16287): object \"streamFork_5_io_outputs_1_payload_size\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049413 "|Briey|Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_burst Briey.vhd(16288) " "Verilog HDL or VHDL warning at Briey.vhd(16288): object \"streamFork_5_io_outputs_1_payload_burst\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049413 "|Briey|Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFifoLowLatency_5_io_occupancy Briey.vhd(16292) " "Verilog HDL or VHDL warning at Briey.vhd(16292): object \"streamFifoLowLatency_5_io_occupancy\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049413 "|Briey|Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready Briey.vhd(16325) " "Verilog HDL or VHDL warning at Briey.vhd(16325): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049414 "|Briey|Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_1 Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter\|StreamArbiter_1:cmdArbiter " "Elaborating entity \"StreamArbiter_1\" for hierarchy \"Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter\|StreamArbiter_1:cmdArbiter\"" {  } { { "../SpinalHDL/Briey.vhd" "cmdArbiter" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork_1 Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter\|StreamFork_1:streamFork_5 " "Elaborating entity \"StreamFork_1\" for hierarchy \"Axi4SharedArbiter_1:axi_sdramCtrl_io_axi_arbiter\|StreamFork_1:streamFork_5\"" {  } { { "../SpinalHDL/Briey.vhd" "streamFork_5" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_2 Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter_2\" for hierarchy \"Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_apbBridge_io_axi_arbiter" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdArbiter_io_chosenOH Briey.vhd(16601) " "Verilog HDL or VHDL warning at Briey.vhd(16601): object \"cmdArbiter_io_chosenOH\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16601 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049446 "|Briey|Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_addr Briey.vhd(16611) " "Verilog HDL or VHDL warning at Briey.vhd(16611): object \"streamFork_5_io_outputs_1_payload_addr\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049446 "|Briey|Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_id Briey.vhd(16612) " "Verilog HDL or VHDL warning at Briey.vhd(16612): object \"streamFork_5_io_outputs_1_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049446 "|Briey|Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_len Briey.vhd(16613) " "Verilog HDL or VHDL warning at Briey.vhd(16613): object \"streamFork_5_io_outputs_1_payload_len\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049446 "|Briey|Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_size Briey.vhd(16614) " "Verilog HDL or VHDL warning at Briey.vhd(16614): object \"streamFork_5_io_outputs_1_payload_size\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049446 "|Briey|Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_burst Briey.vhd(16615) " "Verilog HDL or VHDL warning at Briey.vhd(16615): object \"streamFork_5_io_outputs_1_payload_burst\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049446 "|Briey|Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFifoLowLatency_5_io_occupancy Briey.vhd(16619) " "Verilog HDL or VHDL warning at Briey.vhd(16619): object \"streamFifoLowLatency_5_io_occupancy\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049446 "|Briey|Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready Briey.vhd(16633) " "Verilog HDL or VHDL warning at Briey.vhd(16633): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049446 "|Briey|Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_2 Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter\|StreamArbiter_2:cmdArbiter " "Elaborating entity \"StreamArbiter_2\" for hierarchy \"Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter\|StreamArbiter_2:cmdArbiter\"" {  } { { "../SpinalHDL/Briey.vhd" "cmdArbiter" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork_2 Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter\|StreamFork_2:streamFork_5 " "Elaborating entity \"StreamFork_2\" for hierarchy \"Axi4SharedArbiter_2:axi_apbBridge_io_axi_arbiter\|StreamFork_2:streamFork_5\"" {  } { { "../SpinalHDL/Briey.vhd" "streamFork_5" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_3 Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter " "Elaborating entity \"Axi4SharedArbiter_3\" for hierarchy \"Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter\"" {  } { { "../SpinalHDL/Briey.vhd" "axi_gpu_io_axicpu_arbiter" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdArbiter_io_chosenOH Briey.vhd(16858) " "Verilog HDL or VHDL warning at Briey.vhd(16858): object \"cmdArbiter_io_chosenOH\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16858 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049467 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_addr Briey.vhd(16873) " "Verilog HDL or VHDL warning at Briey.vhd(16873): object \"streamFork_5_io_outputs_1_payload_addr\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16873 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049467 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_id Briey.vhd(16874) " "Verilog HDL or VHDL warning at Briey.vhd(16874): object \"streamFork_5_io_outputs_1_payload_id\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_region Briey.vhd(16875) " "Verilog HDL or VHDL warning at Briey.vhd(16875): object \"streamFork_5_io_outputs_1_payload_region\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16875 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_len Briey.vhd(16876) " "Verilog HDL or VHDL warning at Briey.vhd(16876): object \"streamFork_5_io_outputs_1_payload_len\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_size Briey.vhd(16877) " "Verilog HDL or VHDL warning at Briey.vhd(16877): object \"streamFork_5_io_outputs_1_payload_size\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_burst Briey.vhd(16878) " "Verilog HDL or VHDL warning at Briey.vhd(16878): object \"streamFork_5_io_outputs_1_payload_burst\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16878 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_lock Briey.vhd(16879) " "Verilog HDL or VHDL warning at Briey.vhd(16879): object \"streamFork_5_io_outputs_1_payload_lock\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16879 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_cache Briey.vhd(16880) " "Verilog HDL or VHDL warning at Briey.vhd(16880): object \"streamFork_5_io_outputs_1_payload_cache\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_qos Briey.vhd(16881) " "Verilog HDL or VHDL warning at Briey.vhd(16881): object \"streamFork_5_io_outputs_1_payload_qos\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16881 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_5_io_outputs_1_payload_prot Briey.vhd(16882) " "Verilog HDL or VHDL warning at Briey.vhd(16882): object \"streamFork_5_io_outputs_1_payload_prot\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16882 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFifoLowLatency_5_io_occupancy Briey.vhd(16886) " "Verilog HDL or VHDL warning at Briey.vhd(16886): object \"streamFifoLowLatency_5_io_occupancy\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16886 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready Briey.vhd(16905) " "Verilog HDL or VHDL warning at Briey.vhd(16905): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16905 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563368049468 "|Briey|Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_3 Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter\|StreamArbiter_3:cmdArbiter " "Elaborating entity \"StreamArbiter_3\" for hierarchy \"Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter\|StreamArbiter_3:cmdArbiter\"" {  } { { "../SpinalHDL/Briey.vhd" "cmdArbiter" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork_3 Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter\|StreamFork_3:streamFork_5 " "Elaborating entity \"StreamFork_3\" for hierarchy \"Axi4SharedArbiter_3:axi_gpu_io_axicpu_arbiter\|StreamFork_3:streamFork_5\"" {  } { { "../SpinalHDL/Briey.vhd" "streamFork_5" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 16948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Decoder Apb3Decoder:io_apb_decoder " "Elaborating entity \"Apb3Decoder\" for hierarchy \"Apb3Decoder:io_apb_decoder\"" {  } { { "../SpinalHDL/Briey.vhd" "io_apb_decoder" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Router Apb3Router:apb3Router_1 " "Elaborating entity \"Apb3Router\" for hierarchy \"Apb3Router:apb3Router_1\"" {  } { { "../SpinalHDL/Briey.vhd" "apb3Router_1" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368049498 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\|StreamFifoLowLatency:chip_backupIn_fifo\|ram " "RAM logic \"Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\|StreamFifoLowLatency:chip_backupIn_fifo\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../SpinalHDL/Briey.vhd" "ram" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 1054 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1563368051500 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1563368051500 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:axi_core_cpu\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:axi_core_cpu\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:axi_core_cpu\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:axi_core_cpu\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|buffer_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|buffer_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 20 " "Parameter WIDTHAD_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1048576 " "Parameter NUMWORDS_A set to 1048576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 20 " "Parameter WIDTHAD_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1048576 " "Parameter NUMWORDS_B set to 1048576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|buffer_2_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|buffer_2_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 20 " "Parameter WIDTHAD_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1048576 " "Parameter NUMWORDS_A set to 1048576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 20 " "Parameter WIDTHAD_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1048576 " "Parameter NUMWORDS_B set to 1048576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|logic_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|logic_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|logic_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|logic_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563368072350 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1563368072350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368072455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072456 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563368072456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368072501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368072501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368072552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072552 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563368072552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tp1 " "Found entity 1: altsyncram_2tp1" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368072592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368072592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0 " "Elaborated megafunction instantiation \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368072620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0 " "Instantiated megafunction \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 20 " "Parameter \"WIDTHAD_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1048576 " "Parameter \"NUMWORDS_A\" = \"1048576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 20 " "Parameter \"WIDTHAD_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1048576 " "Parameter \"NUMWORDS_B\" = \"1048576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368072620 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563368072620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8jn1 " "Found entity 1: altsyncram_8jn1" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368072726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368072726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_koa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_koa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_koa " "Found entity 1: decode_koa" {  } { { "db/decode_koa.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/decode_koa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368072964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368072964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vib " "Found entity 1: mux_vib" {  } { { "db/mux_vib.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/mux_vib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368073011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368073011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1 " "Elaborated megafunction instantiation \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368073042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1 " "Instantiated megafunction \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 20 " "Parameter \"WIDTHAD_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1048576 " "Parameter \"NUMWORDS_A\" = \"1048576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 20 " "Parameter \"WIDTHAD_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1048576 " "Parameter \"NUMWORDS_B\" = \"1048576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073042 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563368073042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gq1 " "Found entity 1: altsyncram_4gq1" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368073149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368073149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0 " "Elaborated megafunction instantiation \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368073365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0 " "Instantiated megafunction \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563368073365 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563368073365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60n1 " "Found entity 1: altsyncram_60n1" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563368073399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368073399 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a192 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5421 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a193 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5449 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a194 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5477 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a195 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5505 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a196 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5533 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a197 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5561 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a198 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5589 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a199 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5617 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a200 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5645 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a201 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5673 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a202 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5701 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a203 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5729 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a204 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5757 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a205 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5785 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a206 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5813 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a207 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5841 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a208 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5869 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a209 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5897 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a210 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5925 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a211 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5953 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a212 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5981 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a213 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6009 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a214 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6037 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a215 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6065 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a216 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6093 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a217 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6121 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a218 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6149 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a219 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6177 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a220 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6205 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a221 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6233 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a222 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6261 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a223 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6289 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a224 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6317 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a225 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6345 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a226 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6373 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a227 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6401 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a228 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6429 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a229 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6457 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a230 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a231 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6513 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a232 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6541 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a233 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6569 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a234 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6597 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a235 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6625 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a236 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6653 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a237 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6681 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a238 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6709 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a239 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6737 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a240 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6765 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a241 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6793 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a242 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6821 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a243 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6849 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a244 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6877 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a245 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6905 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a246 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6933 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a247 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6961 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a248 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 6989 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a249 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7017 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a250 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7045 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a251 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7073 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a252 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7101 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a253 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7129 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a254 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7157 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a255 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7185 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a256 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7213 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a257 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7241 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a258 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7269 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a259 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7297 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a260 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7325 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a261 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7353 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a262 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7381 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a263 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7409 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a264 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7437 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a265 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7465 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a266 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7493 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a267 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7521 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a268 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7549 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a269 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7577 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a270 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7605 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a271 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7633 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a272 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7661 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a273 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7689 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a274 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7717 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a275 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7745 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a276 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7773 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a277 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7801 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a278 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7829 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a279 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7857 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a280 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7885 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a281 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7913 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a282 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7941 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a283 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7969 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a284 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 7997 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a285 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8025 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a286 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8053 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a287 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8081 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a288 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8109 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a289 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8137 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a290 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8165 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a291 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8193 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a292 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8221 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a293 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8249 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a294 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8277 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a295 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8305 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a296 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8333 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a297 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8361 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a298 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8389 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a299 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8417 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a300 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8445 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a301 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8473 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a302 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8501 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a303 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8529 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a304 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8557 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a305 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8585 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a306 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8613 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a307 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8641 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a308 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8669 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a309 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8697 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a310 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8725 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a311 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8753 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a312 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8781 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a313 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8809 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a314 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8837 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a315 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8865 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a316 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8893 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a317 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8921 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a318 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8949 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a319 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 8977 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a320 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9005 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a321 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9033 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a322 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9061 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a323 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9089 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a324 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9117 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a325 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9145 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a326 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9173 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a327 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9201 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a328 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9229 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a329 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9257 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a330 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9285 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a331 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9313 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a332 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9341 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a333 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9369 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a334 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9397 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a335 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9425 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a336 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9453 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a337 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9481 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a338 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9509 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a339 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9537 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a340 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9565 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a341 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9593 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a342 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9621 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a343 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9649 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a344 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9677 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a345 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9705 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a346 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9733 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a347 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9761 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a348 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9789 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a349 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9817 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a350 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9845 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a351 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9873 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a352 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9901 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a353 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9929 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a354 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9957 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a355 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 9985 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a356 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10013 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a357 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10041 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a358 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10069 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a359 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10097 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a360 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10125 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a361 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10153 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a362 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10181 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a363 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10209 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a364 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10237 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a365 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10265 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a366 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10293 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a367 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10321 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a368 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10349 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a369 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10377 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a370 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10405 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a371 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10433 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a372 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10461 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a373 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10489 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a374 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10517 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a375 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10545 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a376 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10573 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a377 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10601 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a378 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10629 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a379 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10657 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a380 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10685 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a381 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10713 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a382 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10741 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a383 " "Synthesized away node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 10769 2 0 } } { "altsyncram.tdf" "" { Text "/home/ingo/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 3326 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 8489 0 0 } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 18173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368074248 "|Briey|MCP:axi_gpu|BufferControl:vga|Buffer_1:buffer_2|altsyncram:buffer_2_rtl_1|altsyncram_4gq1:auto_generated|ram_block1a383"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1563368074248 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1563368074248 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_CKE VCC " "Pin \"io_sdram_CKE\" is stuck at VCC" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563368099877 "|Briey|io_sdram_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_CSn GND " "Pin \"io_sdram_CSn\" is stuck at GND" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563368099877 "|Briey|io_sdram_CSn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563368099877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563368102488 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "355 " "355 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563368139327 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[11\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[11\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[11\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[22\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[22\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[22\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[5\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[5\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[5\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[6\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[6\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[6\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[7\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[7\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[7\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[23\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[23\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[23\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[24\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[24\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[24\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[19\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[19\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[19\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[20\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[20\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[20\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[21\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[21\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[21\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[16\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[16\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[16\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[17\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[17\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[17\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[18\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[18\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[18\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[13\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[13\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[13\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[14\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[14\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[14\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[15\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[15\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[15\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[8\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[8\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[8\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[9\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[9\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[9\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[10\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[10\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[10\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[12\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[12\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[12\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[30\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[30\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[30\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[31\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[31\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[31\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[25\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[25\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[25\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[26\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[26\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[26\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[27\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[27\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[27\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[28\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[28\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[28\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[29\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[29\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[29\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[3\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[3\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[3\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[4\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[4\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[4\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[2\] " "Logic cell \"VexRiscv:axi_core_cpu\|IBusCachedPlugin_pcs_4\[2\]\"" {  } { { "../SpinalHDL/Briey.vhd" "IBusCachedPlugin_pcs_4\[2\]" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 11302 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368139590 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1563368139590 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock 16 " "Ignored 16 assignments for entity \"clock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock -sip clock.sip -library lib_clock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock -sip clock.sip -library lib_clock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1563368140999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clock -sip clock.sip -library lib_clock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clock -sip clock.sip -library lib_clock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1563368140999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock -sip clock.sip -library lib_clock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock -sip clock.sip -library lib_clock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1563368140999 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1563368140999 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_0002 317 " "Ignored 317 assignments for entity \"clock_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1563368140999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563368143929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563368143929 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_vgaClk " "No output dependent on input pin \"io_vgaClk\"" {  } { { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17279 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368147942 "|Briey|io_vgaClk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563368147942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60044 " "Implemented 60044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "90 " "Implemented 90 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563368148110 ""} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Implemented 176 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563368148110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59066 " "Implemented 59066 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563368148110 ""} { "Info" "ICUT_CUT_TM_RAMS" "708 " "Implemented 708 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1563368148110 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1563368148110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563368148110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 384 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 384 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1332 " "Peak virtual memory: 1332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563368148189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 14:55:48 2019 " "Processing ended: Wed Jul 17 14:55:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563368148189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563368148189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563368148189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563368148189 ""}
