Altera SOPC Builder Version 11.12 Build 259
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2020.12.16 14:49:46 (*) mk_custom_sdk starting
# 2020.12.16 14:49:46 (*) Reading project C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_GestionVerin/CPU_GestionVerin.ptf.

# 2020.12.16 14:49:46 (*) Finding all CPUs
# 2020.12.16 14:49:46 (*) Finding all available components
# 2020.12.16 14:49:46 (*) Reading C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_GestionVerin/.sopc_builder/install.ptf

# 2020.12.16 14:49:46 (*) Found 63 components

# 2020.12.16 14:49:47 (*) Finding all peripherals

# 2020.12.16 14:49:47 (*) Finding software components

# 2020.12.16 14:49:47 (*) (Legacy SDK Generation Skipped)
# 2020.12.16 14:49:47 (*) (All TCL Script Generation Skipped)
# 2020.12.16 14:49:47 (*) (No Libraries Built)
# 2020.12.16 14:49:47 (*) (Contents Generation Skipped)
# 2020.12.16 14:49:47 (*) mk_custom_sdk finishing

# 2020.12.16 14:49:47 (*) Starting generation for system: CPU_GestionVerin.

.
.
.
.

# 2020.12.16 14:49:48 (*) Running Generator Program for cpu_0

# 2020.12.16 14:49:50 (*) Starting Nios II generation
# 2020.12.16 14:49:50 (*)   Checking for plaintext license.
# 2020.12.16 14:49:51 (*)   Couldn't query license setup in Quartus directory c:/altera/11.1sp2/quartus
# 2020.12.16 14:49:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2020.12.16 14:49:52 (*)   Plaintext license not found.
# 2020.12.16 14:49:52 (*)   No license required to generate encrypted Nios II/e.
# 2020.12.16 14:49:52 (*)   Getting CPU configuration settings

# 2020.12.16 14:49:52 (*)   Elaborating CPU configuration settings
# 2020.12.16 14:49:52 (*)   Creating all objects for CPU
# 2020.12.16 14:49:54 (*)   Generating HDL from CPU objects
# 2020.12.16 14:49:54 (*)   Creating plain-text HDL
# 2020.12.16 14:49:59 (*) Done Nios II generation

# 2020.12.16 14:49:59 (*) Running Generator Program for onchip_memory2_0

# 2020.12.16 14:50:00 (*) Running Generator Program for jtag_uart_0

# 2020.12.16 14:50:01 (*) Running Generator Program for sysid_0


# 2020.12.16 14:50:01 (*) Making arbitration and system (top) modules.

# 2020.12.16 14:50:05 (*) Generating Quartus symbol for top level: CPU_GestionVerin

# 2020.12.16 14:50:05 (*) Generating Symbol C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_GestionVerin/CPU_GestionVerin.bsf

# 2020.12.16 14:50:05 (*) Creating command-line system-generation script: C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_GestionVerin/CPU_GestionVerin_generation_script

# 2020.12.16 14:50:05 (*) Running setup for HDL simulator: modelsim


# 2020.12.16 14:50:06 (*) Completed generation for system: CPU_GestionVerin.
# 2020.12.16 14:50:06 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_GestionVerin/CPU_GestionVerin.ptf 
  System HDL Model : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_GestionVerin/CPU_GestionVerin.vhd 
  System Generation Script : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_GestionVerin/CPU_GestionVerin_generation_script 

# 2020.12.16 14:50:06 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
