<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>9.589</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>9.589</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>9.589</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>0.411</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>0.411</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>0.411</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>0.411</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>25</BRAM>
      <CLB>0</CLB>
      <DSP>36</DSP>
      <FF>1857</FF>
      <LATCH>0</LATCH>
      <LUT>3874</LUT>
      <SRL>45</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="SMM_CIF_0_1" DISPNAME="inst" RTLNAME="SMM_CIF_0_1">
      <SubModules count="62">SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214 grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442 mul_32ns_32ns_64_2_1_U148 mul_32s_32s_32_1_1_U151 mul_32s_32s_32_1_1_U152 mul_32s_32s_32_1_1_U153 mul_32s_32s_32_2_1_U149 mul_32s_32s_32_2_1_U150 p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U regslice_both_in_stream_a_U regslice_both_out_stream_U</SubModules>
      <Resources BRAM="25" DSP="36" FF="1857" LUT="3874"/>
      <LocalResources FF="868" LUT="208"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_A_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="stream_AXI_VAL_0_stream_AXI_VAL_0_B_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271" DEPTH="1" TYPE="function" MODULENAME="SMM_CIF_0_1_Pipeline_L2_L3" DISPNAME="grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_L2_L3">
      <SubModules count="17">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_32ns_32_4_1_U45 mac_muladd_16s_16s_32ns_32_4_1_U46 mac_muladd_16s_16s_32ns_32_4_1_U47 mac_muladd_16s_16s_32ns_32_4_1_U49 mac_muladd_16s_16s_32ns_32_4_1_U50 mac_muladd_16s_16s_32ns_32_4_1_U51 mac_muladd_16s_16s_32ns_32_4_1_U52 mac_muladd_16s_16s_32s_32_4_1_U37 mac_muladd_16s_16s_32s_32_4_1_U38 mac_muladd_16s_16s_32s_32_4_1_U39 mac_muladd_16s_16s_32s_32_4_1_U40 mac_muladd_16s_16s_32s_32_4_1_U41 mac_muladd_16s_16s_32s_32_4_1_U42 mac_muladd_16s_16s_32s_32_4_1_U43 mac_muladd_16s_16s_32s_32_4_1_U44 mac_muladd_16s_16s_32s_32_4_1_U48</SubModules>
      <Resources DSP="25" FF="303" LUT="275"/>
      <LocalResources FF="301" LUT="266"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SMM_CIF_0_1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="SMM_CIF_0_1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32ns_32_4_1_U45" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32ns_32_4_1" DISPNAME="mac_muladd_16s_16s_32ns_32_4_1_U45" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U45" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U45" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_8"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32ns_32_4_1_U46" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32ns_32_4_1" DISPNAME="mac_muladd_16s_16s_32ns_32_4_1_U46" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U46" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U46" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32ns_32_4_1_U47" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32ns_32_4_1" DISPNAME="mac_muladd_16s_16s_32ns_32_4_1_U47" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U47" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U47" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32ns_32_4_1_U49" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32ns_32_4_1" DISPNAME="mac_muladd_16s_16s_32ns_32_4_1_U49" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U49" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U49" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32ns_32_4_1_U50" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32ns_32_4_1" DISPNAME="mac_muladd_16s_16s_32ns_32_4_1_U50" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U50" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U50" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32ns_32_4_1_U51" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32ns_32_4_1" DISPNAME="mac_muladd_16s_16s_32ns_32_4_1_U51" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U51" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_14"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U51" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32ns_32_4_1_U52" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32ns_32_4_1" DISPNAME="mac_muladd_16s_16s_32ns_32_4_1_U52" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U52" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U52" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U37" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U37" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U37" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U37" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U38" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U38" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U38" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U38" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U39" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U39" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U39" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_21"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U39" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U40" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U40" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U40" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U40" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_11"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U41" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U41" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U41" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U41" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U42" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U42" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U42" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U42" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U43" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U43" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U43" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U43" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U44" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U44" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U44" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_13"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U44" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271/mac_muladd_16s_16s_32s_32_4_1_U48" BINDMODULE="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_32s_32_4_1" DISPNAME="mac_muladd_16s_16s_32s_32_4_1_U48" RTLNAME="SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1">
      <Resources DSP="2" LUT="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U48" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_20"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_1_U48" SOURCE="fixed_point_stream_convolution.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_19"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380" DEPTH="1" TYPE="function" MODULENAME="SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2" DISPNAME="grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U urem_7ns_3ns_7_11_1_U110</SubModules>
      <Resources DSP="1" FF="225" LUT="614"/>
      <LocalResources DSP="1" FF="194" LUT="465"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SMM_CIF_0_1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="SMM_CIF_0_1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="116"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380/urem_7ns_3ns_7_11_1_U110" BINDMODULE="SMM_CIF_0_1_urem_7ns_3ns_7_11_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_7ns_3ns_7_11_1" DISPNAME="urem_7ns_3ns_7_11_1_U110" RTLNAME="SMM_CIF_0_1_urem_7ns_3ns_7_11_1">
      <Resources FF="29" LUT="33"/>
      <LocalResources LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214" DEPTH="1" TYPE="function" MODULENAME="SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6" DISPNAME="grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="30" LUT="96"/>
      <LocalResources FF="28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SMM_CIF_0_1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="SMM_CIF_0_1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="96"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442" DEPTH="1" TYPE="function" MODULENAME="SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7" DISPNAME="grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="99" LUT="108"/>
      <LocalResources FF="97"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SMM_CIF_0_1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="SMM_CIF_0_1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="108"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32ns_32ns_64_2_1_U148" BINDMODULE="SMM_CIF_0_1_mul_32ns_32ns_64_2_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32ns_32ns_64_2_1" DISPNAME="mul_32ns_32ns_64_2_1_U148" RTLNAME="SMM_CIF_0_1_mul_32ns_32ns_64_2_1">
      <Resources DSP="4" FF="34" LUT="48"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U148" SOURCE="fixed_point_stream_convolution.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="bound11"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_1_1_U151" BINDMODULE="SMM_CIF_0_1_mul_32s_32s_32_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_1_1" DISPNAME="mul_32s_32s_32_1_1_U151" RTLNAME="SMM_CIF_0_1_mul_32s_32s_32_1_1">
      <Resources LUT="629"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U151" SOURCE="fixed_point_stream_convolution.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_1_1_U152" BINDMODULE="SMM_CIF_0_1_mul_32s_32s_32_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_1_1" DISPNAME="mul_32s_32s_32_1_1_U152" RTLNAME="SMM_CIF_0_1_mul_32s_32s_32_1_1">
      <Resources LUT="629"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U152" SOURCE="fixed_point_stream_convolution.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_1_1_U153" BINDMODULE="SMM_CIF_0_1_mul_32s_32s_32_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_1_1" DISPNAME="mul_32s_32s_32_1_1_U153" RTLNAME="SMM_CIF_0_1_mul_32s_32s_32_1_1">
      <Resources LUT="629"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U153" SOURCE="fixed_point_stream_convolution.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U149" BINDMODULE="SMM_CIF_0_1_mul_32s_32s_32_2_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U149" RTLNAME="SMM_CIF_0_1_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="79"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U149" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="A_COL_ITER"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U149" SOURCE="fixed_point_stream_convolution.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_1"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U150" BINDMODULE="SMM_CIF_0_1_mul_32s_32s_32_2_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U150" RTLNAME="SMM_CIF_0_1_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U150" SOURCE="fixed_point_stream_convolution.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W">
      <Resources LUT="24"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23"/>
    </RtlModule>
    <RtlModule CELL="inst/p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U" BINDMODULE="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W" DISPNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U" RTLNAME="SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="pragma" RTLNAME="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U" SOURCE="" STORAGESIZE="16 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_stream_a_U" BINDMODULE="SMM_CIF_0_1_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_stream_a_U" RTLNAME="SMM_CIF_0_1_regslice_both">
      <Resources FF="132" LUT="75"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_out_stream_U" BINDMODULE="SMM_CIF_0_1_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_out_stream_U" RTLNAME="SMM_CIF_0_1_regslice_both">
      <Resources FF="132" LUT="157"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="9.614" DATAPATH_LOGIC_DELAY="4.777" DATAPATH_NET_DELAY="4.837" ENDPOINT_PIN="KER_size_0_reg_789_reg[31]/D" LOGIC_LEVELS="12" MAX_FANOUT="62" SLACK="0.411" STARTPOINT_PIN="valIn_a_data_4_reg_749_reg[3]/C">
      <CELL NAME="valIn_a_data_4_reg_749_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2258"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_size_0_reg_789_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2034"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.612" DATAPATH_LOGIC_DELAY="4.777" DATAPATH_NET_DELAY="4.835" ENDPOINT_PIN="KER_bound_reg_851_reg[31]/D" LOGIC_LEVELS="12" MAX_FANOUT="57" SLACK="0.413" STARTPOINT_PIN="KER_size_1_reg_846_reg[3]/C">
      <CELL NAME="KER_size_1_reg_846_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2046"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_bound_reg_851_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1963"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.612" DATAPATH_LOGIC_DELAY="4.777" DATAPATH_NET_DELAY="4.835" ENDPOINT_PIN="KER_size_1_reg_846_reg[31]/D" LOGIC_LEVELS="12" MAX_FANOUT="57" SLACK="0.413" STARTPOINT_PIN="KER_size_0_reg_789_reg[3]/C">
      <CELL NAME="KER_size_0_reg_789_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2034"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_size_1_reg_846_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2046"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.509" DATAPATH_LOGIC_DELAY="4.672" DATAPATH_NET_DELAY="4.837" ENDPOINT_PIN="KER_size_0_reg_789_reg[30]/D" LOGIC_LEVELS="12" MAX_FANOUT="62" SLACK="0.516" STARTPOINT_PIN="valIn_a_data_4_reg_749_reg[3]/C">
      <CELL NAME="valIn_a_data_4_reg_749_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2258"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_size_0_reg_789_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2034"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.507" DATAPATH_LOGIC_DELAY="4.672" DATAPATH_NET_DELAY="4.835" ENDPOINT_PIN="KER_bound_reg_851_reg[30]/D" LOGIC_LEVELS="12" MAX_FANOUT="57" SLACK="0.518" STARTPOINT_PIN="KER_size_1_reg_846_reg[3]/C">
      <CELL NAME="KER_size_1_reg_846_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2046"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_bound_reg_851_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1963"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/SMM_CIF_0_1_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/SMM_CIF_0_1_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/SMM_CIF_0_1_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/SMM_CIF_0_1_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/SMM_CIF_0_1_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/SMM_CIF_0_1_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Oct 28 14:17:21 +0700 2024"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="SMM_CIF_0_1"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg484-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

