// Seed: 19947390
module module_0 #(
    parameter id_3 = 32'd28
) (
    output tri  id_0,
    output tri0 id_1
);
  logic _id_3;
  ;
  logic [7:0][-1 : 1 'b0] id_4;
  always @(posedge id_3, posedge id_4[1]);
  tri0 [$realtime : id_3] id_5, id_6;
  assign id_5 = 1'h0;
  wire id_7;
  generate
    wire id_8;
  endgenerate
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    output tri1 id_2,
    input  tri0 id_3,
    output wire id_4,
    output wor  id_5,
    output wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
