==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:42 ; elapsed = 00:04:39 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2137 ; free virtual = 9643
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:42 ; elapsed = 00:04:39 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2137 ; free virtual = 9643
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:43 ; elapsed = 00:04:39 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2134 ; free virtual = 9640
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:43 ; elapsed = 00:04:39 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2133 ; free virtual = 9639
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:04:39 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2128 ; free virtual = 9634
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:04:39 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2128 ; free virtual = 9634
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 272.23 seconds; current allocated memory: 68.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 68.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div3/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div3_fdiv_32ns_32ns_32_16_1' to 'div3_fdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div3_fdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 68.944 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:04:40 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2122 ; free virtual = 9628
INFO: [SYSC 207-301] Generating SystemC RTL for div3.
INFO: [VHDL 208-304] Generating VHDL RTL for div3.
INFO: [VLOG 209-307] Generating Verilog RTL for div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 60ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:52 ; elapsed = 00:03:58 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2167 ; free virtual = 9471
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:52 ; elapsed = 00:03:58 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2167 ; free virtual = 9471
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:53 ; elapsed = 00:03:58 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2162 ; free virtual = 9466
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:53 ; elapsed = 00:03:58 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2163 ; free virtual = 9467
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:53 ; elapsed = 00:03:58 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2158 ; free virtual = 9462
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:53 ; elapsed = 00:03:58 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2158 ; free virtual = 9462
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 231.62 seconds; current allocated memory: 68.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 68.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div3/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div3_fdiv_32ns_32ns_32_2_1' to 'div3_fdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div3_fdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div3'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 68.683 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:53 ; elapsed = 00:03:59 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2150 ; free virtual = 9455
INFO: [SYSC 207-301] Generating SystemC RTL for div3.
INFO: [VHDL 208-304] Generating VHDL RTL for div3.
INFO: [VLOG 209-307] Generating Verilog RTL for div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1998 ; free virtual = 10179
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1998 ; free virtual = 10179
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1997 ; free virtual = 10178
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1997 ; free virtual = 10178
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1977 ; free virtual = 10158
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1984 ; free virtual = 10165
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.52ns) of 'fdiv' operation ('tmp', test.cpp:7) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
WARNING: [SCHED 204-21] Estimated clock period (2.519ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'a' (0 ns)
	'fdiv' operation ('tmp', test.cpp:7) (2.52 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.77 seconds; current allocated memory: 59.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 59.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div3/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div3_fdiv_32ns_32ns_32_30_1' to 'div3_fdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div3_fdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 59.843 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1969 ; free virtual = 10155
INFO: [SYSC 207-301] Generating SystemC RTL for div3.
INFO: [VHDL 208-304] Generating VHDL RTL for div3.
INFO: [VLOG 209-307] Generating Verilog RTL for div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div2'.
INFO: [HLS 200-10] Cleaning up the solution database.
