Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat May 16 17:22:32 2020
| Host         : maneno running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |              19 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              73 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+----------------------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+----------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | change_state1/E[0]                |                                  |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | pwm_obj/new_pwm[10]_i_1_n_0       |                                  |                3 |             11 |
|  CLK100MHZ_IBUF_BUFG |                                   | change_state1/note_reg[1]        |                4 |             13 |
|  CLK100MHZ_IBUF_BUFG |                                   |                                  |                9 |             19 |
|  CLK100MHZ_IBUF_BUFG | change_state1/Count[0]_i_1__0_n_0 | change_state1/LocalReset_reg_n_0 |                6 |             23 |
|  CLK100MHZ_IBUF_BUFG | change_state/sel                  | change_state/LocalReset          |                6 |             23 |
|  CLK100MHZ_IBUF_BUFG | change_state1/Reset_reg_1         | change_state/note_switch         |                7 |             27 |
+----------------------+-----------------------------------+----------------------------------+------------------+----------------+


