
*** Running vivado
    with args -log alu_rst_ps8_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_rst_ps8_0_100M_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alu_rst_ps8_0_100M_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 485.668 ; gain = 180.273
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/phat6/OneDrive/Desktop/testnaykia/vitis/alu'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: alu_rst_ps8_0_100M_0
Command: synth_design -top alu_rst_ps8_0_100M_0 -part xczu5eg-sfvc784-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5eg'
INFO: [Device 21-403] Loading part xczu5eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34024
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1898.230 ; gain = 379.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu_rst_ps8_0_100M_0' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/synth/alu_rst_ps8_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/synth/alu_rst_ps8_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133847' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133847]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133847]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'alu_rst_ps8_0_100M_0' (0#1) [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/synth/alu_rst_ps8_0_100M_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2010.777 ; gain = 492.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2010.777 ; gain = 492.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2010.777 ; gain = 492.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2010.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/alu_rst_ps8_0_100M_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2107.898 ; gain = 3.043
Finished Parsing XDC File [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/alu_rst_ps8_0_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/alu_rst_ps8_0_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/alu_rst_ps8_0_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/alu_rst_ps8_0_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/alu_rst_ps8_0_100M_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.gen/sources_1/bd/alu/ip/alu_rst_ps8_0_100M_0/alu_rst_ps8_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_rst_ps8_0_100M_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_rst_ps8_0_100M_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.runs/alu_rst_ps8_0_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.runs/alu_rst_ps8_0_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2108.781 ; gain = 0.883
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2108.781 ; gain = 590.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2108.781 ; gain = 590.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.runs/alu_rst_ps8_0_100M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2108.781 ; gain = 590.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2108.781 ; gain = 590.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 2108.781 ; gain = 590.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 2552.781 ; gain = 1034.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 2553.051 ; gain = 1034.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 2581.656 ; gain = 1063.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2581.656 ; gain = 1063.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2581.656 ; gain = 1063.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2581.656 ; gain = 1063.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2581.656 ; gain = 1063.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2581.656 ; gain = 1063.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2581.656 ; gain = 1063.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2581.656 ; gain = 1063.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:25 . Memory (MB): peak = 2581.656 ; gain = 965.051
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2581.656 ; gain = 1063.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2581.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

The system cannot find the path specified.
Synth Design complete | Checksum: 61ba0de1
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:02:02 . Memory (MB): peak = 2621.930 ; gain = 2078.176
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2621.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.runs/alu_rst_ps8_0_100M_0_synth_1/alu_rst_ps8_0_100M_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP alu_rst_ps8_0_100M_0, cache-ID = 28a13760e8cb191f
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2621.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/aluhls/aluhls/aluhls.runs/alu_rst_ps8_0_100M_0_synth_1/alu_rst_ps8_0_100M_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_rst_ps8_0_100M_0_utilization_synth.rpt -pb alu_rst_ps8_0_100M_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 16 03:25:28 2025...
