# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure

## Program:
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: Monish R

RegisterNumber:  23008248

CODE:
![Exp2codei](https://github.com/monishr288/Experiment--02-Implementation-of-combinational-logic-/assets/147474049/703b98ce-b67c-421a-958d-c275344320d4)

![Exp2codeii](https://github.com/monishr288/Experiment--02-Implementation-of-combinational-logic-/assets/147474049/fb7377d0-9438-46ff-afac-21d8f4142d5e)


## RTL realization

![Exp2 f1](https://github.com/monishr288/Experiment--02-Implementation-of-combinational-logic-/assets/147474049/f2375c48-9592-481e-b2f0-190324b2ab53)

![Exp2 f2](https://github.com/monishr288/Experiment--02-Implementation-of-combinational-logic-/assets/147474049/2186b8ad-c390-4c52-9151-9cb96d050668)


## Output:
TRUTH TABLE:

![Exp2 truthtable](https://github.com/monishr288/Experiment--02-Implementation-of-combinational-logic-/assets/147474049/55d20dad-0b50-4d82-a04a-234d9f7b0e36)

## Timing Diagram

![Exp2 f1 timing](https://github.com/monishr288/Experiment--02-Implementation-of-combinational-logic-/assets/147474049/b570b06d-e5ed-49a8-9716-3eddafbaa077)

![Exp2 f2 timing](https://github.com/monishr288/Experiment--02-Implementation-of-combinational-logic-/assets/147474049/75bbc11f-74b3-459e-9f28-860e9938c743)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
