vhdl-types is a variable defined in `vhdl-mode.el'.<br/>Its value is<br/>("boolean" "bit" "bit_vector" "character" "severity_level" "integer" "real" "time" "natural" "positive" "string" "line" "text" "side" "unsigned" "signed" "delay_length" "file_open_kind" "file_open_status" "std_logic" "std_logic_vector" "std_ulogic" "std_ulogic_vector")<br/><br/><br/>Documentation:<br/>List of VHDL standardized types.