# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab7_hw2.srcs/sources_1/ip/FP_add/sim/FP_add.vhd" \
"../../../../Lab7_hw2.srcs/sources_1/ip/FP_sqrt/sim/FP_sqrt.vhd" \
"../../../../Lab7_hw2.srcs/sources_1/ip/FP_div/sim/FP_div.vhd" \
"../../../../Lab7_hw2.srcs/sources_1/ip/FP_mult/sim/FP_mult.vhd" \
"../../../../Lab7_hw2.srcs/sources_1/ip/FP_ln/sim/FP_ln.vhd" \
"../../../../Lab7_hw2.srcs/sources_1/ip/FP_div_x_y/sim/FP_div_x_y.vhd" \

# Do not sort compile order
nosort
