sch2hdl -intstyle ise -family spartan6 -verilog Decoder2_4_drc.vf -w C:/xilinx__workspace/testFPGA/Decoder2_4.sch 
sch2sym -intstyle ise -family spartan6 -refsym Decoder2_4 C:/xilinx__workspace/testFPGA/Decoder2_4.sch C:/xilinx__workspace/testFPGA/Decoder2_4.sym 
sch2sym -intstyle ise -family spartan6 -refsym Decoder2_4 C:/xilinx__workspace/testFPGA/Decoder2_4.sch C:/xilinx__workspace/testFPGA/Decoder2_4.sym 
sch2sym -intstyle ise -family spartan6 -w -refsym Decoder2_4 C:/xilinx__workspace/testFPGA/Decoder2_4.sch C:/xilinx__workspace/testFPGA/Decoder2_4.sym 
sch2sym -intstyle ise -family spartan6 -w -refsym Decoder2_4 C:/xilinx__workspace/testFPGA/Decoder2_4.sch C:/xilinx__workspace/testFPGA/Decoder2_4.sym 
sch2sym -intstyle ise -family spartan6 -w -refsym Decoder2_4 C:/xilinx__workspace/testFPGA/Decoder2_4.sch C:/xilinx__workspace/testFPGA/Decoder2_4.sym 
