// Seed: 3744510327
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign module_1.id_4 = 0;
  wire id_7;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    output tri1 id_2
    , id_9,
    output tri0 id_3,
    output wire id_4,
    output wor  id_5,
    output wire id_6,
    input  tri1 id_7
);
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
