From bcdb55466fbe9bcf0c493a10538675ecd7da6a66 Mon Sep 17 00:00:00 2001
From: Rahul Kumar <rahul.kumar1@amd.com>
Date: Tue, 2 Apr 2024 01:58:15 +0530
Subject: [PATCH 2/5] amdgpu: gfx harvesting for wgp and rbs

harvesting for WGP's and RB's

WGP 8 ----> 2
RB  4 ----> 2

Signed-off-by: Rahul Kumar <rahul.kumar1@amd.com>
Change-Id: Ie5152018dd5bf4e46cdae8fe6af88f9397a81bba
---
 drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c | 2 +-
 drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c  | 9 +++++++++
 2 files changed, 10 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
index 64b1bb240424..490b51dcff82 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
@@ -163,7 +163,7 @@ uint amdgpu_pcie_lane_cap;
 u64 amdgpu_cg_mask = 0xffffffffffffffff;
 uint amdgpu_pg_mask = 0xffffffff;
 uint amdgpu_sdma_phase_quantum = 32;
-char *amdgpu_disable_cu;
+char *amdgpu_disable_cu="0.0.0,0.1.0";// Two select SA0 and SA1;
 char *amdgpu_virtual_display;
 bool enforce_isolation;
 /*
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
index cf56f980bb01..487ed1570cb2 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
@@ -1634,6 +1634,12 @@ static void gfx_v11_0_setup_rb(struct amdgpu_device *adev)
 	active_rb_bitmap &= global_active_rb_bitmap;
 	adev->gfx.config.backend_enable_mask = active_rb_bitmap;
 	adev->gfx.config.num_rbs = hweight32(active_rb_bitmap);
+
+	//Harvesting RB's
+	u32 rb_harvest;
+	rb_harvest = RREG32_SOC15(GC, 0, regCC_RB_BACKEND_DISABLE);
+	rb_harvest |= 0xa0;
+	WREG32_SOC15(GC, 0, regGC_USER_RB_BACKEND_DISABLE, rb_harvest);
 }
 
 #define DEFAULT_SH_MEM_BASES	(0x6000)
@@ -6311,6 +6317,9 @@ static void gfx_v11_0_set_user_wgp_inactive_bitmap_per_sh(struct amdgpu_device *
 	data = bitmap << GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_WGPS__SHIFT;
 	data &= GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_WGPS_MASK;
 
+	// Harvesting 2 WGP's from SA
+	data |= 0x30000;
+
 	WREG32_SOC15(GC, 0, regGC_USER_SHADER_ARRAY_CONFIG, data);
 }
 
-- 
2.34.1

