library verilog;
use verilog.vl_types.all;
entity slib_fifo_WIDTH8_SIZE_E6 is
    port(
        CLK             : in     vl_logic;
        RST             : in     vl_logic;
        CLEAR           : in     vl_logic;
        WRITE           : in     vl_logic;
        READ            : in     vl_logic;
        D               : in     vl_logic_vector(7 downto 0);
        Q               : out    vl_logic_vector(7 downto 0);
        EMPTY           : out    vl_logic;
        FULL            : out    vl_logic;
        USAGE           : out    vl_logic_vector(5 downto 0)
    );
end slib_fifo_WIDTH8_SIZE_E6;
