Warning (10268): Verilog HDL information at vga.sv(63): always construct contains both blocking and non-blocking assignments File: C:/Users/ASUS/OneDrive - Estudiantes ITCR/Documentos/GitHub/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Laboratorio 4/vga.sv Line: 63
