Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: lab4_experiment4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab4_experiment4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab4_experiment4"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : lab4_experiment4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/CRenc4bin.vhd" in Library work.
Architecture behavioral of Entity crenc4bin is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/col_strobe.vhd" in Library work.
Architecture behavioral of Entity col_strobe is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/DCM_100M.vhd" in Library work.
Architecture behavioral of Entity dcm_100m is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/lab4_experiment4.vhf" in Library work.
Entity <lab4_experiment4> compiled.
Entity <lab4_experiment4> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab4_experiment4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CRenc4bin> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <col_strobe> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_100M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab4_experiment4> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/lab4_experiment4.vhf" line 156: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:754 - "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/lab4_experiment4.vhf" line 221: Unconnected inout port 'col' of component 'col_strobe'.
WARNING:Xst:753 - "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/lab4_experiment4.vhf" line 225: Unconnected output port 'CLK1M' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/lab4_experiment4.vhf" line 225: Unconnected output port 'CLK10k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/lab4_experiment4.vhf" line 225: Unconnected output port 'CLK100' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/lab4_experiment4.vhf" line 225: Unconnected output port 'CLK1' of component 'DCM_100M'.
Entity <lab4_experiment4> analyzed. Unit <lab4_experiment4> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.

Analyzing Entity <CRenc4bin> in library <work> (Architecture <behavioral>).
Entity <CRenc4bin> analyzed. Unit <CRenc4bin> generated.

Analyzing Entity <col_strobe> in library <work> (Architecture <behavioral>).
Entity <col_strobe> analyzed. Unit <col_strobe> generated.

Analyzing generic Entity <DCM_100M> in library <work> (Architecture <behavioral>).
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000
Entity <DCM_100M> analyzed. Unit <DCM_100M> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <CRenc4bin>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/CRenc4bin.vhd".
    Found 4-bit register for signal <colO>.
    Found 1-bit register for signal <keyO>.
    Found 4-bit register for signal <binO>.
    Found 4-bit register for signal <colI>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <CRenc4bin> synthesized.


Synthesizing Unit <col_strobe>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/col_strobe.vhd".
    Found 4-bit register for signal <col>.
    Found 4-bit register for signal <colx>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <col_strobe> synthesized.


Synthesizing Unit <DCM_100M>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/DCM_100M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 163.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 115.
    Found 1-bit register for signal <clk_1m<0>>.
    Found 32-bit adder for signal <clk_1m_0$add0000> created at line 67.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greatequal for signal <cnt1$cmp_ge0000> created at line 164.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 139.
    Found 32-bit comparator greatequal for signal <cnt100$cmp_ge0000> created at line 140.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 91.
    Found 32-bit comparator greatequal for signal <cnt10k$cmp_ge0000> created at line 92.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greatequal for signal <cnt1k$cmp_ge0000> created at line 116.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 68.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <DCM_100M> synthesized.


Synthesizing Unit <lab4_experiment4>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment4/lab4_experiment4.vhf".
WARNING:Xst:653 - Signal <XLXI_26_clk_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <lab4_experiment4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 10
 16x4-bit ROM                                          : 7
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Counters                                             : 5
 32-bit up counter                                     : 5
# Registers                                            : 23
 1-bit register                                        : 14
 2-bit register                                        : 2
 4-bit register                                        : 7
# Comparators                                          : 5
 32-bit comparator greatequal                          : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_26> is unconnected in block <lab4_experiment4>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_14> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 10
 16x4-bit ROM                                          : 7
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Counters                                             : 5
 32-bit up counter                                     : 5
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 5
 32-bit comparator greatequal                          : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <colx_3> (without init value) has a constant value of 0 in block <col_strobe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <col_0> (without init value) has a constant value of 0 in block <col_strobe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <col_1> (without init value) has a constant value of 0 in block <col_strobe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <col_2> (without init value) has a constant value of 0 in block <col_strobe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <col_3> (without init value) has a constant value of 0 in block <col_strobe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <colx_0> (without init value) has a constant value of 0 in block <col_strobe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <colx_1> (without init value) has a constant value of 0 in block <col_strobe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <colx_2> (without init value) has a constant value of 0 in block <col_strobe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lab4_experiment4> ...

Optimizing unit <CRenc4bin> ...

Optimizing unit <DCM_100M> ...

Optimizing unit <bin2BCD3en> ...
WARNING:Xst:2677 - Node <XLXI_28/cnt1_31> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_30> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_29> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_28> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_27> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_26> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_25> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_24> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_23> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_22> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_21> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_20> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_19> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_18> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_17> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_16> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_15> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_14> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_13> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_12> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_11> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_10> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_9> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_8> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_7> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_6> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_5> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_4> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_3> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_2> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_1> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1_0> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_31> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_30> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_29> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_28> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_27> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_26> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_25> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_24> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_23> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_22> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_21> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_20> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_19> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_18> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_17> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_16> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_15> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_14> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_13> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_12> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_11> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_10> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_9> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_8> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_7> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_6> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_5> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_4> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_3> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_2> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_1> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt1M_0> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_31> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_30> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_29> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_28> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_27> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_26> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_25> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_24> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_23> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_22> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_21> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_20> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_19> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_18> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_17> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_16> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_15> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_14> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_13> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_12> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_11> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_10> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_9> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_8> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_7> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_6> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_5> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_4> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_3> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_2> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_1> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt10k_0> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_31> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_30> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_29> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_28> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_27> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_26> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_25> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_24> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_23> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_22> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_21> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_20> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_19> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_18> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_17> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_16> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_15> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_14> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_13> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_12> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_11> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_10> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_9> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_8> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_7> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_6> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_5> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_4> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_3> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_2> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_1> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/cnt100_0> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/clk_10k_0> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/clk_100_0> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/clk_1_0> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_28/clk_1m_0> of sequential type is unconnected in block <lab4_experiment4>.
WARNING:Xst:2677 - Node <XLXI_14/RBout_2> of sequential type is unconnected in block <lab4_experiment4>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab4_experiment4, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab4_experiment4.ngr
Top Level Output File Name         : lab4_experiment4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 306
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 33
#      LUT2                        : 22
#      LUT3                        : 45
#      LUT4                        : 58
#      MUXCY                       : 74
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 60
#      FD                          : 3
#      FDC                         : 2
#      FDCP                        : 8
#      FDE                         : 41
#      FDR                         : 1
#      FDRS                        : 1
#      FDS                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 5
#      OBUF                        : 17
# Others                           : 10
#      PULLDOWN                    : 9
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       85  out of    960     8%  
 Number of Slice Flip Flops:             60  out of   1920     3%  
 Number of 4 input LUTs:                165  out of   1920     8%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_28/clk_1k_01                  | BUFG                   | 27    |
Clock                              | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------+------------------------+-------+
Control Signal                                     | Buffer(FF name)        | Load  |
---------------------------------------------------+------------------------+-------+
En                                                 | IBUF                   | 2     |
XLXI_14/Dout0_0_and0000(XLXI_14/Dout0_0_and00001:O)| NONE(XLXI_14/Dout0_0)  | 1     |
XLXI_14/Dout0_0_and0001(XLXI_14/Dout0_0_and00011:O)| NONE(XLXI_14/Dout0_0)  | 1     |
XLXI_14/Dout0_1_and0000(XLXI_14/Dout0_1_and00001:O)| NONE(XLXI_14/Dout0_1)  | 1     |
XLXI_14/Dout0_1_and0001(XLXI_14/Dout0_1_and00011:O)| NONE(XLXI_14/Dout0_1)  | 1     |
XLXI_14/Dout0_2_and0000(XLXI_14/Dout0_2_and00001:O)| NONE(XLXI_14/Dout0_2)  | 1     |
XLXI_14/Dout0_2_and0001(XLXI_14/Dout0_2_and00011:O)| NONE(XLXI_14/Dout0_2)  | 1     |
XLXI_14/Dout0_3_and0000(XLXI_14/Dout0_3_and00001:O)| NONE(XLXI_14/Dout0_3)  | 1     |
XLXI_14/Dout0_3_and0001(XLXI_14/Dout0_3_and00011:O)| NONE(XLXI_14/Dout0_3)  | 1     |
XLXI_14/Dout1_0_and0000(XLXI_14/Dout1_0_and00001:O)| NONE(XLXI_14/Dout1_0)  | 1     |
XLXI_14/Dout1_0_and0001(XLXI_14/Dout1_0_and00011:O)| NONE(XLXI_14/Dout1_0)  | 1     |
XLXI_14/Dout1_1_and0000(XLXI_14/Dout1_1_and00001:O)| NONE(XLXI_14/Dout1_1)  | 1     |
XLXI_14/Dout1_1_and0001(XLXI_14/Dout1_1_and00011:O)| NONE(XLXI_14/Dout1_1)  | 1     |
XLXI_14/Dout1_2_and0000(XLXI_14/Dout1_2_and00001:O)| NONE(XLXI_14/Dout1_2)  | 1     |
XLXI_14/Dout1_2_and0001(XLXI_14/Dout1_2_and00011:O)| NONE(XLXI_14/Dout1_2)  | 1     |
XLXI_14/Dout1_3_and0000(XLXI_14/Dout1_3_and00001:O)| NONE(XLXI_14/Dout1_3)  | 1     |
XLXI_14/Dout1_3_and0001(XLXI_14/Dout1_3_and00011:O)| NONE(XLXI_14/Dout1_3)  | 1     |
---------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.236ns (Maximum Frequency: 81.727MHz)
   Minimum input arrival time before clock: 5.839ns
   Maximum output required time after clock: 8.868ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_28/clk_1k_01'
  Clock period: 6.139ns (frequency: 162.893MHz)
  Total number of paths / destination ports: 170 / 31
-------------------------------------------------------------------------
Delay:               6.139ns (Levels of Logic = 3)
  Source:            XLXI_17/colO_0 (FF)
  Destination:       XLXI_17/binO_2 (FF)
  Source Clock:      XLXI_28/clk_1k_01 rising
  Destination Clock: XLXI_28/clk_1k_01 rising

  Data Path: XLXI_17/colO_0 to XLXI_17/binO_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   1.057  XLXI_17/colO_0 (XLXI_17/colO_0)
     LUT4:I0->O            3   0.704   0.531  XLXI_17/binO_cmp_eq00021 (XLXI_17/binO_cmp_eq0002)
     MUXF5:S->O            2   0.739   0.482  XLXI_17/binO_mux0002<1>3_f5 (XLXI_17/N6)
     LUT3:I2->O            1   0.704   0.420  XLXI_17/binO_mux0002<3>2 (XLXI_17/binO_mux0002<3>2)
     FDS:S                     0.911          XLXI_17/binO_0
    ----------------------------------------
    Total                      6.139ns (3.649ns logic, 2.490ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 12.236ns (frequency: 81.727MHz)
  Total number of paths / destination ports: 293371 / 34
-------------------------------------------------------------------------
Delay:               12.236ns (Levels of Logic = 67)
  Source:            XLXI_28/cnt1k_1 (FF)
  Destination:       XLXI_28/cnt1k_31 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: XLXI_28/cnt1k_1 to XLXI_28/cnt1k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_28/cnt1k_1 (XLXI_28/cnt1k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<1>_rt (XLXI_28/Madd_clk_1k_0_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<1> (XLXI_28/Madd_clk_1k_0_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<2> (XLXI_28/Madd_clk_1k_0_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<3> (XLXI_28/Madd_clk_1k_0_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<4> (XLXI_28/Madd_clk_1k_0_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<5> (XLXI_28/Madd_clk_1k_0_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<6> (XLXI_28/Madd_clk_1k_0_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<7> (XLXI_28/Madd_clk_1k_0_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<8> (XLXI_28/Madd_clk_1k_0_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<9> (XLXI_28/Madd_clk_1k_0_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<10> (XLXI_28/Madd_clk_1k_0_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<11> (XLXI_28/Madd_clk_1k_0_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<12> (XLXI_28/Madd_clk_1k_0_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<13> (XLXI_28/Madd_clk_1k_0_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<14> (XLXI_28/Madd_clk_1k_0_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<15> (XLXI_28/Madd_clk_1k_0_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<16> (XLXI_28/Madd_clk_1k_0_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<17> (XLXI_28/Madd_clk_1k_0_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<18> (XLXI_28/Madd_clk_1k_0_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<19> (XLXI_28/Madd_clk_1k_0_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<20> (XLXI_28/Madd_clk_1k_0_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<21> (XLXI_28/Madd_clk_1k_0_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<22> (XLXI_28/Madd_clk_1k_0_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<23> (XLXI_28/Madd_clk_1k_0_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<24> (XLXI_28/Madd_clk_1k_0_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<25> (XLXI_28/Madd_clk_1k_0_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<26> (XLXI_28/Madd_clk_1k_0_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<27> (XLXI_28/Madd_clk_1k_0_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<28> (XLXI_28/Madd_clk_1k_0_add0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Madd_clk_1k_0_add0000_cy<29> (XLXI_28/Madd_clk_1k_0_add0000_cy<29>)
     XORCY:CI->O           1   0.804   0.424  XLXI_28/Madd_clk_1k_0_add0000_xor<30> (XLXI_28/clk_1k_0_add0000<30>)
     LUT4:I3->O            1   0.704   0.000  XLXI_28/Mcompar_cnt1k_cmp_ge0000_lut<10> (XLXI_28/Mcompar_cnt1k_cmp_ge0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_28/Mcompar_cnt1k_cmp_ge0000_cy<10> (XLXI_28/Mcompar_cnt1k_cmp_ge0000_cy<10>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_28/Mcompar_cnt1k_cmp_ge0000_cy<11> (XLXI_28/cnt1k_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_28/Mcount_cnt1k_lut<0> (XLXI_28/Mcount_cnt1k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_28/Mcount_cnt1k_cy<0> (XLXI_28/Mcount_cnt1k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<1> (XLXI_28/Mcount_cnt1k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<2> (XLXI_28/Mcount_cnt1k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<3> (XLXI_28/Mcount_cnt1k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<4> (XLXI_28/Mcount_cnt1k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<5> (XLXI_28/Mcount_cnt1k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<6> (XLXI_28/Mcount_cnt1k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<7> (XLXI_28/Mcount_cnt1k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<8> (XLXI_28/Mcount_cnt1k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<9> (XLXI_28/Mcount_cnt1k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<10> (XLXI_28/Mcount_cnt1k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<11> (XLXI_28/Mcount_cnt1k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<12> (XLXI_28/Mcount_cnt1k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<13> (XLXI_28/Mcount_cnt1k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<14> (XLXI_28/Mcount_cnt1k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<15> (XLXI_28/Mcount_cnt1k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<16> (XLXI_28/Mcount_cnt1k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<17> (XLXI_28/Mcount_cnt1k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<18> (XLXI_28/Mcount_cnt1k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<19> (XLXI_28/Mcount_cnt1k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<20> (XLXI_28/Mcount_cnt1k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<21> (XLXI_28/Mcount_cnt1k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<22> (XLXI_28/Mcount_cnt1k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<23> (XLXI_28/Mcount_cnt1k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<24> (XLXI_28/Mcount_cnt1k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<25> (XLXI_28/Mcount_cnt1k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<26> (XLXI_28/Mcount_cnt1k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<27> (XLXI_28/Mcount_cnt1k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<28> (XLXI_28/Mcount_cnt1k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<29> (XLXI_28/Mcount_cnt1k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_28/Mcount_cnt1k_cy<30> (XLXI_28/Mcount_cnt1k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_28/Mcount_cnt1k_xor<31> (XLXI_28/Mcount_cnt1k31)
     FDE:D                     0.308          XLXI_28/cnt1k_31
    ----------------------------------------
    Total                     12.236ns (9.892ns logic, 2.344ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_28/clk_1k_01'
  Total number of paths / destination ports: 80 / 10
-------------------------------------------------------------------------
Offset:              5.839ns (Levels of Logic = 4)
  Source:            row<3> (PAD)
  Destination:       XLXI_17/binO_2 (FF)
  Destination Clock: XLXI_28/clk_1k_01 rising

  Data Path: row<3> to XLXI_17/binO_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  row_3_IBUF (row_3_IBUF)
     LUT4:I0->O            4   0.704   0.762  XLXI_17/binO_mux0002<0>41 (XLXI_17/keyO_cmp_eq0001)
     LUT4:I0->O            1   0.704   0.595  XLXI_17/binO_mux0002<1>701_SW1 (N30)
     LUT4:I0->O            1   0.704   0.000  XLXI_17/binO_mux0002<1>701 (XLXI_17/binO_mux0002<1>70)
     FDS:D                     0.308          XLXI_17/binO_2
    ----------------------------------------
    Total                      5.839ns (3.638ns logic, 2.201ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_28/clk_1k_01'
  Total number of paths / destination ports: 200 / 17
-------------------------------------------------------------------------
Offset:              8.868ns (Levels of Logic = 4)
  Source:            XLXI_17/keyO (FF)
  Destination:       sseg<5> (PAD)
  Source Clock:      XLXI_28/clk_1k_01 rising

  Data Path: XLXI_17/keyO to sseg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            11   0.591   1.108  XLXI_17/keyO (XLXI_17/keyO)
     LUT2:I0->O            2   0.704   0.482  XLXI_15/hexO<3>_SW0 (N10)
     LUT4:I2->O            7   0.704   0.883  XLXI_15/hexO<3> (XLXN_8<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_16/Mrom_hexD_rom000041 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                      8.868ns (5.975ns logic, 2.893ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.28 secs
 
--> 

Total memory usage is 361460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  153 (   0 filtered)
Number of infos    :    6 (   0 filtered)

