Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  1 12:43:38 2024
| Host         : LAPTOP-END1HUJS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              64 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             992 |          475 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------+------------------+------------------+----------------+
|      Clock Signal      |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------+------------------+------------------+----------------+
|  cpuclk1/inst/clk_out1 |                                 |                  |                2 |              6 |
| ~cpuclk1/inst/clk_out1 |                                 | uDecoder/p_0_in  |                4 |             16 |
|  uIFetch/E[0]          |                                 |                  |                5 |             17 |
|  rst_IBUF_BUFG         |                                 |                  |               12 |             21 |
|  n_0_1270_BUFG         |                                 |                  |               17 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[27][31][0] | uDecoder/p_0_in  |               14 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[30][31][0] | uDecoder/p_0_in  |               18 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[31][31][0] | uDecoder/p_0_in  |               19 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[7][31][0]  | uDecoder/p_0_in  |               19 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[25][31][0] | uDecoder/p_0_in  |               13 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[10][31][0] | uDecoder/p_0_in  |               19 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[26][31][0] | uDecoder/p_0_in  |               14 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[29][31][0] | uDecoder/p_0_in  |               10 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[21][31][0] | uDecoder/p_0_in  |               15 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[3][31][0]  | uDecoder/p_0_in  |               13 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[5][31][0]  | uDecoder/p_0_in  |               11 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[17][31][0] | uDecoder/p_0_in  |               14 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[28][31][0] | uDecoder/p_0_in  |               15 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[8][31][0]  | uDecoder/p_0_in  |               19 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[1][31][0]  | uDecoder/p_0_in  |               22 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[9][31][0]  | uDecoder/p_0_in  |               18 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[14][31][0] | uDecoder/p_0_in  |               15 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[6][31][0]  | uDecoder/p_0_in  |               13 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[24][31][0] | uDecoder/p_0_in  |               19 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[12][31][0] | uDecoder/p_0_in  |               18 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[23][31][0] | uDecoder/p_0_in  |               18 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[11][31][0] | uDecoder/p_0_in  |               12 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[19][31][0] | uDecoder/p_0_in  |                9 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[18][31][0] | uDecoder/p_0_in  |               13 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[4][31][0]  | uDecoder/p_0_in  |                7 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[20][31][0] | uDecoder/p_0_in  |               14 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[2][31][0]  | uDecoder/p_0_in  |               17 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[13][31][0] | uDecoder/p_0_in  |               15 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[15][31][0] | uDecoder/p_0_in  |               18 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[16][31][0] | uDecoder/p_0_in  |               18 |             32 |
|  cpuclk1/inst/clk_out1 | uIFetch/register_reg[22][31][0] | uDecoder/p_0_in  |               16 |             32 |
|  cpuclk1/inst/clk_out1 | rst_IBUF_BUFG                   |                  |               27 |             64 |
+------------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 6      |                     1 |
| 16+    |                    36 |
+--------+-----------------------+


