--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 358464082 paths analyzed, 4960 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.717ns.
--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpB[32]_dff_26_31 (SLICE_X37Y128.C6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.717ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_31 (FF)
  Data Path Delay:      8.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.152ns (0.948 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/EX_OpB[32]_dff_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P29      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X37Y128.C6     net (fanout=3)        1.073   Core0/uALU/uMultiplier.auxRes<63>
    SLICE_X37Y128.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<31>
                                                       Core0/Mmux_ID_ExOpB_FW257
                                                       Core0/EX_OpB[32]_dff_26_31
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (6.626ns logic, 1.904ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.717ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_31 (FF)
  Data Path Delay:      8.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.152ns (0.948 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/EX_OpB[32]_dff_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P29      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X37Y128.C6     net (fanout=3)        1.073   Core0/uALU/uMultiplier.auxRes<63>
    SLICE_X37Y128.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<31>
                                                       Core0/Mmux_ID_ExOpB_FW257
                                                       Core0/EX_OpB[32]_dff_26_31
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (6.626ns logic, 1.904ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.717ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_31 (FF)
  Data Path Delay:      8.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.152ns (0.948 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/EX_OpB[32]_dff_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P29      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X37Y128.C6     net (fanout=3)        1.073   Core0/uALU/uMultiplier.auxRes<63>
    SLICE_X37Y128.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<31>
                                                       Core0/Mmux_ID_ExOpB_FW257
                                                       Core0/EX_OpB[32]_dff_26_31
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (6.626ns logic, 1.904ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpB[32]_dff_26_30 (SLICE_X39Y125.A6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.698ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_30 (FF)
  Data Path Delay:      8.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.155ns (0.945 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/EX_OpB[32]_dff_26_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P28      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X39Y125.A6     net (fanout=3)        1.051   Core0/uALU/uMultiplier.auxRes<62>
    SLICE_X39Y125.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<30>
                                                       Core0/Mmux_ID_ExOpB_FW243
                                                       Core0/EX_OpB[32]_dff_26_30
    -------------------------------------------------  ---------------------------
    Total                                      8.508ns (6.626ns logic, 1.882ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.698ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_30 (FF)
  Data Path Delay:      8.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.155ns (0.945 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/EX_OpB[32]_dff_26_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P28      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X39Y125.A6     net (fanout=3)        1.051   Core0/uALU/uMultiplier.auxRes<62>
    SLICE_X39Y125.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<30>
                                                       Core0/Mmux_ID_ExOpB_FW243
                                                       Core0/EX_OpB[32]_dff_26_30
    -------------------------------------------------  ---------------------------
    Total                                      8.508ns (6.626ns logic, 1.882ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.698ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_30 (FF)
  Data Path Delay:      8.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.155ns (0.945 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/EX_OpB[32]_dff_26_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P28      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X39Y125.A6     net (fanout=3)        1.051   Core0/uALU/uMultiplier.auxRes<62>
    SLICE_X39Y125.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<30>
                                                       Core0/Mmux_ID_ExOpB_FW243
                                                       Core0/EX_OpB[32]_dff_26_30
    -------------------------------------------------  ---------------------------
    Total                                      8.508ns (6.626ns logic, 1.882ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_36_29 (SLICE_X45Y120.C6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.694ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_36_29 (FF)
  Data Path Delay:      8.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.146ns (0.954 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/MEM_ExResult[31]_dff_36_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P27      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y120.C6     net (fanout=3)        1.056   Core0/uALU/uMultiplier.auxRes<61>
    SLICE_X45Y120.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_36<29>
                                                       Core0/uALU/Res<29>
                                                       Core0/MEM_ExResult[31]_dff_36_29
    -------------------------------------------------  ---------------------------
    Total                                      8.513ns (6.626ns logic, 1.887ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.694ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_36_29 (FF)
  Data Path Delay:      8.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.146ns (0.954 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/MEM_ExResult[31]_dff_36_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P27      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y120.C6     net (fanout=3)        1.056   Core0/uALU/uMultiplier.auxRes<61>
    SLICE_X45Y120.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_36<29>
                                                       Core0/uALU/Res<29>
                                                       Core0/MEM_ExResult[31]_dff_36_29
    -------------------------------------------------  ---------------------------
    Total                                      8.513ns (6.626ns logic, 1.887ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.694ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_7 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_36_29 (FF)
  Data Path Delay:      8.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.146ns (0.954 - 1.100)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_7 to Core0/MEM_ExResult[31]_dff_36_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<7>
                                                       Core0/EX_OpB[32]_dff_26_7
    DSP48_X1Y39.A7       net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<7>
    DSP48_X1Y39.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y40.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y40.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y41.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y41.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y42.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y42.P27      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y120.C6     net (fanout=3)        1.056   Core0/uALU/uMultiplier.auxRes<61>
    SLICE_X45Y120.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_36<29>
                                                       Core0/uALU/Res<29>
                                                       Core0/MEM_ExResult[31]_dff_36_29
    -------------------------------------------------  ---------------------------
    Total                                      8.513ns (6.626ns logic, 1.887ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM5 (RAMB36_X2Y32.ADDRBWRADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_6 (FF)
  Destination:          CoreMem0/Mram_RAM5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.327ns (0.789 - 0.462)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_6 to CoreMem0/Mram_RAM5
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X40Y149.CQ           Tcko                  0.100   Core0/REG_PC[15]_dff_2<7>
                                                             Core0/REG_PC[15]_dff_2_6
    RAMB36_X2Y32.ADDRBWRADDRL5 net (fanout=35)       0.412   Core0/REG_PC[15]_dff_2<6>
    RAMB36_X2Y32.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM5
                                                             CoreMem0/Mram_RAM5
    -------------------------------------------------------  ---------------------------
    Total                                            0.329ns (-0.083ns logic, 0.412ns route)
                                                             (-25.2% logic, 125.2% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM5 (RAMB36_X2Y32.ADDRBWRADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_6 (FF)
  Destination:          CoreMem0/Mram_RAM5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.327ns (0.789 - 0.462)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_6 to CoreMem0/Mram_RAM5
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X40Y149.CQ           Tcko                  0.100   Core0/REG_PC[15]_dff_2<7>
                                                             Core0/REG_PC[15]_dff_2_6
    RAMB36_X2Y32.ADDRBWRADDRU5 net (fanout=35)       0.414   Core0/REG_PC[15]_dff_2<6>
    RAMB36_X2Y32.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM5
                                                             CoreMem0/Mram_RAM5
    -------------------------------------------------------  ---------------------------
    Total                                            0.331ns (-0.083ns logic, 0.414ns route)
                                                             (-25.1% logic, 125.1% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM12 (RAMB36_X2Y30.ADDRBWRADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_5 (FF)
  Destination:          CoreMem0/Mram_RAM12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.330ns (0.792 - 0.462)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_5 to CoreMem0/Mram_RAM12
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X40Y149.BQ           Tcko                  0.100   Core0/REG_PC[15]_dff_2<7>
                                                             Core0/REG_PC[15]_dff_2_5
    RAMB36_X2Y30.ADDRBWRADDRL4 net (fanout=35)       0.428   Core0/REG_PC[15]_dff_2<5>
    RAMB36_X2Y30.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM12
                                                             CoreMem0/Mram_RAM12
    -------------------------------------------------------  ---------------------------
    Total                                            0.345ns (-0.083ns logic, 0.428ns route)
                                                             (-24.1% logic, 124.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 159454 paths analyzed, 3287 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.306ns.
--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_15_18 (SLICE_X37Y132.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   8.306ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_18 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      11.896ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X42Y131.D2     net (fanout=474)      6.351   reset_IBUF
    SLICE_X42Y131.DMUX   Tilo                  0.138   Core0/uRF/idTable[31]_dff_32<20>
                                                       Core0/Mmux_ID_I171
    SLICE_X14Y181.C6     net (fanout=127)      2.391   Core0/ID_I<24>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_18
    -------------------------------------------------  ---------------------------
    Total                                     11.896ns (1.152ns logic, 10.744ns route)
                                                       (9.7% logic, 90.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   7.881ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_18 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      11.471ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X42Y131.D2     net (fanout=474)      6.351   reset_IBUF
    SLICE_X42Y131.D      Tilo                  0.043   Core0/uRF/idTable[31]_dff_32<20>
                                                       Core0/Mmux_ID_I161
    SLICE_X14Y181.C2     net (fanout=127)      2.061   Core0/ID_I<23>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_18
    -------------------------------------------------  ---------------------------
    Total                                     11.471ns (1.057ns logic, 10.414ns route)
                                                       (9.2% logic, 90.8% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.379ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_18 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.969ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X41Y160.B4     net (fanout=474)      4.314   reset_IBUF
    SLICE_X41Y160.B      Tilo                  0.043   Core0/uRF/idTable[31]_dff_32<25>
                                                       Core0/Mmux_ID_I181
    SLICE_X14Y181.C3     net (fanout=95)       1.596   Core0/ID_I<25>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_18
    -------------------------------------------------  ---------------------------
    Total                                      8.969ns (1.057ns logic, 7.912ns route)
                                                       (11.8% logic, 88.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_15_19 (SLICE_X37Y132.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   8.306ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_19 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      11.896ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X42Y131.D2     net (fanout=474)      6.351   reset_IBUF
    SLICE_X42Y131.DMUX   Tilo                  0.138   Core0/uRF/idTable[31]_dff_32<20>
                                                       Core0/Mmux_ID_I171
    SLICE_X14Y181.C6     net (fanout=127)      2.391   Core0/ID_I<24>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_19
    -------------------------------------------------  ---------------------------
    Total                                     11.896ns (1.152ns logic, 10.744ns route)
                                                       (9.7% logic, 90.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   7.881ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_19 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      11.471ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X42Y131.D2     net (fanout=474)      6.351   reset_IBUF
    SLICE_X42Y131.D      Tilo                  0.043   Core0/uRF/idTable[31]_dff_32<20>
                                                       Core0/Mmux_ID_I161
    SLICE_X14Y181.C2     net (fanout=127)      2.061   Core0/ID_I<23>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_19
    -------------------------------------------------  ---------------------------
    Total                                     11.471ns (1.057ns logic, 10.414ns route)
                                                       (9.2% logic, 90.8% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.379ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_19 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.969ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X41Y160.B4     net (fanout=474)      4.314   reset_IBUF
    SLICE_X41Y160.B      Tilo                  0.043   Core0/uRF/idTable[31]_dff_32<25>
                                                       Core0/Mmux_ID_I181
    SLICE_X14Y181.C3     net (fanout=95)       1.596   Core0/ID_I<25>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_19
    -------------------------------------------------  ---------------------------
    Total                                      8.969ns (1.057ns logic, 7.912ns route)
                                                       (11.8% logic, 88.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_15_20 (SLICE_X37Y132.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   8.306ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_20 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      11.896ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X42Y131.D2     net (fanout=474)      6.351   reset_IBUF
    SLICE_X42Y131.DMUX   Tilo                  0.138   Core0/uRF/idTable[31]_dff_32<20>
                                                       Core0/Mmux_ID_I171
    SLICE_X14Y181.C6     net (fanout=127)      2.391   Core0/ID_I<24>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_20
    -------------------------------------------------  ---------------------------
    Total                                     11.896ns (1.152ns logic, 10.744ns route)
                                                       (9.7% logic, 90.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   7.881ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_20 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      11.471ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X42Y131.D2     net (fanout=474)      6.351   reset_IBUF
    SLICE_X42Y131.D      Tilo                  0.043   Core0/uRF/idTable[31]_dff_32<20>
                                                       Core0/Mmux_ID_I161
    SLICE_X14Y181.C2     net (fanout=127)      2.061   Core0/ID_I<23>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_20
    -------------------------------------------------  ---------------------------
    Total                                     11.471ns (1.057ns logic, 10.414ns route)
                                                       (9.2% logic, 90.8% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.379ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_15_20 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.969ns (Levels of Logic = 3)
  Clock Path Delay:     3.615ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_15_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X41Y160.B4     net (fanout=474)      4.314   reset_IBUF
    SLICE_X41Y160.B      Tilo                  0.043   Core0/uRF/idTable[31]_dff_32<25>
                                                       Core0/Mmux_ID_I181
    SLICE_X14Y181.C3     net (fanout=95)       1.596   Core0/ID_I<25>
    SLICE_X14Y181.C      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_107_o
                                                       Core0/uRF/WE_GND_10_o_AND_107_o1
    SLICE_X37Y132.CE     net (fanout=9)        2.002   Core0/uRF/WE_GND_10_o_AND_107_o
    SLICE_X37Y132.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_15<21>
                                                       Core0/uRF/RegisterTable_15_20
    -------------------------------------------------  ---------------------------
    Total                                      8.969ns (1.057ns logic, 7.912ns route)
                                                       (11.8% logic, 88.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_15_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X37Y132.CLK    net (fanout=484)      1.059   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.769ns logic, 2.846ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_24 (SLICE_X7Y183.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.163ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_61_24 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Clock Path Delay:     4.186ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_61_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X7Y183.SR      net (fanout=474)      1.212   reset_IBUF
    SLICE_X7Y183.CLK     Tremck      (-Th)    -0.140   Core0/WB_StoreData[31]_dff_61<27>
                                                       Core0/WB_StoreData[31]_dff_61_24
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.835ns logic, 1.212ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_61_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y183.CLK     net (fanout=484)      1.431   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (0.854ns logic, 3.332ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_25 (SLICE_X7Y183.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.163ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_61_25 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Clock Path Delay:     4.186ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_61_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X7Y183.SR      net (fanout=474)      1.212   reset_IBUF
    SLICE_X7Y183.CLK     Tremck      (-Th)    -0.140   Core0/WB_StoreData[31]_dff_61<27>
                                                       Core0/WB_StoreData[31]_dff_61_25
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.835ns logic, 1.212ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_61_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y183.CLK     net (fanout=484)      1.431   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (0.854ns logic, 3.332ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_26 (SLICE_X7Y183.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.163ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_61_26 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Clock Path Delay:     4.186ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_61_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X7Y183.SR      net (fanout=474)      1.212   reset_IBUF
    SLICE_X7Y183.CLK     Tremck      (-Th)    -0.140   Core0/WB_StoreData[31]_dff_61<27>
                                                       Core0/WB_StoreData[31]_dff_61_26
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.835ns logic, 1.212ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_61_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y183.CLK     net (fanout=484)      1.431   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (0.854ns logic, 3.332ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.875ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<24> (B10.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.875ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.875ns (Levels of Logic = 3)
  Clock Path Delay:     3.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y110.CLK    net (fanout=484)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.854ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X14Y180.A1     net (fanout=32)       3.054   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X14Y180.A      Tilo                  0.043   N18
                                                       Core0/Mmux_MemWriteData34_SW0
    SLICE_X12Y166.B4     net (fanout=1)        0.874   N18
    SLICE_X12Y166.B      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    B10.O                net (fanout=2)        2.227   MemWData_24_OBUF
    B10.PAD              Tioop                 2.411   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      8.875ns (2.720ns logic, 6.155ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.389ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.389ns (Levels of Logic = 3)
  Clock Path Delay:     3.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y110.CLK    net (fanout=484)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.854ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y167.D4      net (fanout=32)       2.577   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y167.DMUX    Tilo                  0.141   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3431
    SLICE_X12Y166.B3     net (fanout=8)        0.767   Core0/Mmux_MemWriteData343
    SLICE_X12Y166.B      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    B10.O                net (fanout=2)        2.227   MemWData_24_OBUF
    B10.PAD              Tioop                 2.411   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      8.389ns (2.818ns logic, 5.571ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.367ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.367ns (Levels of Logic = 3)
  Clock Path Delay:     3.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y110.CLK    net (fanout=484)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.854ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y167.D4      net (fanout=32)       2.577   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y167.D       Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3421
    SLICE_X12Y166.B2     net (fanout=8)        0.843   Core0/Mmux_MemWriteData342
    SLICE_X12Y166.B      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    B10.O                net (fanout=2)        2.227   MemWData_24_OBUF
    B10.PAD              Tioop                 2.411   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      8.367ns (2.720ns logic, 5.647ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<27> (A12.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.740ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.740ns (Levels of Logic = 3)
  Clock Path Delay:     3.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y110.CLK    net (fanout=484)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.854ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X12Y180.C6     net (fanout=32)       2.876   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X12Y180.C      Tilo                  0.043   Core0/MEM_RegWE
                                                       Core0/Mmux_MemWriteData40_SW0
    SLICE_X12Y166.A5     net (fanout=1)        0.792   N12
    SLICE_X12Y166.A      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData40
    A12.O                net (fanout=2)        2.356   MemWData_27_OBUF
    A12.PAD              Tioop                 2.407   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      8.740ns (2.716ns logic, 6.024ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.513ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.513ns (Levels of Logic = 3)
  Clock Path Delay:     3.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y110.CLK    net (fanout=484)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.854ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y167.D4      net (fanout=32)       2.577   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y167.DMUX    Tilo                  0.141   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3431
    SLICE_X12Y166.A3     net (fanout=8)        0.766   Core0/Mmux_MemWriteData343
    SLICE_X12Y166.A      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData40
    A12.O                net (fanout=2)        2.356   MemWData_27_OBUF
    A12.PAD              Tioop                 2.407   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      8.513ns (2.814ns logic, 5.699ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.494ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.494ns (Levels of Logic = 3)
  Clock Path Delay:     3.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y110.CLK    net (fanout=484)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.854ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y167.D4      net (fanout=32)       2.577   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y167.D       Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3421
    SLICE_X12Y166.A2     net (fanout=8)        0.845   Core0/Mmux_MemWriteData342
    SLICE_X12Y166.A      Tilo                  0.043   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData40
    A12.O                net (fanout=2)        2.356   MemWData_27_OBUF
    A12.PAD              Tioop                 2.407   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      8.494ns (2.716ns logic, 5.778ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<26> (A10.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.361ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.361ns (Levels of Logic = 3)
  Clock Path Delay:     3.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y110.CLK    net (fanout=484)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.854ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X11Y180.A2     net (fanout=32)       3.228   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X11Y180.A      Tilo                  0.043   N16
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X11Y164.D1     net (fanout=1)        0.837   N14
    SLICE_X11Y164.D      Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A10.O                net (fanout=2)        1.569   MemWData_26_OBUF
    A10.PAD              Tioop                 2.418   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      8.361ns (2.727ns logic, 5.634ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.412ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.412ns (Levels of Logic = 3)
  Clock Path Delay:     3.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y110.CLK    net (fanout=484)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.854ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y167.D4      net (fanout=32)       2.577   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y167.DMUX    Tilo                  0.141   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3431
    SLICE_X11Y164.D5     net (fanout=8)        0.441   Core0/Mmux_MemWriteData343
    SLICE_X11Y164.D      Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A10.O                net (fanout=2)        1.569   MemWData_26_OBUF
    A10.PAD              Tioop                 2.418   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (2.825ns logic, 4.587ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.347ns (clock path + data path + uncertainty)
  Source:               CoreMem0/Mram_RAM14 (RAM)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.154ns (Levels of Logic = 2)
  Clock Path Delay:     4.168ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to CoreMem0/Mram_RAM14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    R22.I                   Tiopi                 0.761   clk
                                                          clk
                                                          clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0        net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O         Tbccko_O              0.093   clk_BUFGP/BUFG
                                                          clk_BUFGP/BUFG
    RAMB36_X1Y30.CLKARDCLKL net (fanout=484)      1.413   clk_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         4.168ns (0.854ns logic, 3.314ns route)
                                                          (20.5% logic, 79.5% route)

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM14 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y30.DOADO0  Trcko_DOA             1.800   CoreMem0/Mram_RAM14
                                                       CoreMem0/Mram_RAM14
    SLICE_X11Y164.D6     net (fanout=4)        1.324   MemReadData<26>
    SLICE_X11Y164.D      Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A10.O                net (fanout=2)        1.569   MemWData_26_OBUF
    A10.PAD              Tioop                 2.418   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      7.154ns (4.261ns logic, 2.893ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemWData<14> (F12.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.729ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_14 (FF)
  Destination:          MemWData<14> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.120ns (Levels of Logic = 2)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y165.CLK     net (fanout=484)      0.642   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.129ns logic, 1.505ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_14 to MemWData<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y165.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<15>
                                                       Core0/WB_StoreData[31]_dff_61_14
    SLICE_X8Y165.D6      net (fanout=2)        0.194   Core0/WB_StoreData[31]_dff_61<14>
    SLICE_X8Y165.D       Tilo                  0.028   MemWData_14_OBUF
                                                       Core0/Mmux_MemWriteData123
    F12.O                net (fanout=2)        0.517   MemWData_14_OBUF
    F12.PAD              Tioop                 1.281   MemWData<14>
                                                       MemWData_14_OBUF
                                                       MemWData<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (1.409ns logic, 0.711ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.253ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_6 (FF)
  Destination:          MemWData<14> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.671ns (Levels of Logic = 3)
  Clock Path Delay:     1.607ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y190.CLK    net (fanout=484)      0.615   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.129ns logic, 1.478ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_6 to MemWData<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y190.CQ     Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<7>
                                                       Core0/WB_StoreData[31]_dff_61_6
    SLICE_X8Y166.A4      net (fanout=4)        0.553   Core0/WB_StoreData[31]_dff_61<6>
    SLICE_X8Y166.A       Tilo                  0.028   Core0/Mmux_MemWriteData121
                                                       Core0/Mmux_MemWriteData122
    SLICE_X8Y165.D4      net (fanout=1)        0.164   Core0/Mmux_MemWriteData121
    SLICE_X8Y165.D       Tilo                  0.028   MemWData_14_OBUF
                                                       Core0/Mmux_MemWriteData123
    F12.O                net (fanout=2)        0.517   MemWData_14_OBUF
    F12.PAD              Tioop                 1.281   MemWData<14>
                                                       MemWData_14_OBUF
                                                       MemWData<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (1.437ns logic, 1.234ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.474ns (clock path + data path - uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<14> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.911ns (Levels of Logic = 3)
  Clock Path Delay:     1.588ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X30Y174.CLK    net (fanout=484)      0.596   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.129ns logic, 1.459ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y174.CQ     Tcko                  0.100   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X8Y166.A3      net (fanout=193)      0.793   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X8Y166.A       Tilo                  0.028   Core0/Mmux_MemWriteData121
                                                       Core0/Mmux_MemWriteData122
    SLICE_X8Y165.D4      net (fanout=1)        0.164   Core0/Mmux_MemWriteData121
    SLICE_X8Y165.D       Tilo                  0.028   MemWData_14_OBUF
                                                       Core0/Mmux_MemWriteData123
    F12.O                net (fanout=2)        0.517   MemWData_14_OBUF
    F12.PAD              Tioop                 1.281   MemWData<14>
                                                       MemWData_14_OBUF
                                                       MemWData<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (1.437ns logic, 1.474ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<13> (E12.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.760ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_13 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.151ns (Levels of Logic = 2)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y165.CLK     net (fanout=484)      0.642   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.129ns logic, 1.505ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_13 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y165.BQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<15>
                                                       Core0/WB_StoreData[31]_dff_61_13
    SLICE_X8Y162.A4      net (fanout=2)        0.301   Core0/WB_StoreData[31]_dff_61<13>
    SLICE_X8Y162.A       Tilo                  0.028   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    E12.O                net (fanout=2)        0.433   MemWData_13_OBUF
    E12.PAD              Tioop                 1.289   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.417ns logic, 0.734ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.286ns (clock path + data path - uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.723ns (Levels of Logic = 3)
  Clock Path Delay:     1.588ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X30Y174.CLK    net (fanout=484)      0.596   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.129ns logic, 1.459ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y174.CQ     Tcko                  0.100   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X8Y164.D1      net (fanout=193)      0.700   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X8Y164.D       Tilo                  0.028   Core0/Mmux_MemWriteData101
                                                       Core0/Mmux_MemWriteData102
    SLICE_X8Y162.A6      net (fanout=1)        0.145   Core0/Mmux_MemWriteData101
    SLICE_X8Y162.A       Tilo                  0.028   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    E12.O                net (fanout=2)        0.433   MemWData_13_OBUF
    E12.PAD              Tioop                 1.289   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (1.445ns logic, 1.278ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.317ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_5 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.735ns (Levels of Logic = 3)
  Clock Path Delay:     1.607ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y190.CLK    net (fanout=484)      0.615   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.129ns logic, 1.478ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_5 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y190.BQ     Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<7>
                                                       Core0/WB_StoreData[31]_dff_61_5
    SLICE_X8Y164.D2      net (fanout=4)        0.712   Core0/WB_StoreData[31]_dff_61<5>
    SLICE_X8Y164.D       Tilo                  0.028   Core0/Mmux_MemWriteData101
                                                       Core0/Mmux_MemWriteData102
    SLICE_X8Y162.A6      net (fanout=1)        0.145   Core0/Mmux_MemWriteData101
    SLICE_X8Y162.A       Tilo                  0.028   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    E12.O                net (fanout=2)        0.433   MemWData_13_OBUF
    E12.PAD              Tioop                 1.289   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (1.445ns logic, 1.290ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<10> (D11.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.866ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_2 (FF)
  Destination:          MemWData<10> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.296ns (Levels of Logic = 3)
  Clock Path Delay:     1.595ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X13Y175.CLK    net (fanout=484)      0.603   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.129ns logic, 1.466ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_2 to MemWData<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y175.CQ     Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<3>
                                                       Core0/WB_StoreData[31]_dff_61_2
    SLICE_X11Y175.A6     net (fanout=4)        0.113   Core0/WB_StoreData[31]_dff_61<2>
    SLICE_X11Y175.A      Tilo                  0.028   Core0/Mmux_MemWriteData41
                                                       Core0/Mmux_MemWriteData43
    SLICE_X11Y169.D5     net (fanout=1)        0.246   Core0/Mmux_MemWriteData41
    SLICE_X11Y169.D      Tilo                  0.028   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData45
    D11.O                net (fanout=2)        0.489   MemWData_10_OBUF
    D11.PAD              Tioop                 1.292   MemWData<10>
                                                       MemWData_10_OBUF
                                                       MemWData<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (1.448ns logic, 0.848ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.179ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_10 (FF)
  Destination:          MemWData<10> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.609ns (Levels of Logic = 2)
  Clock Path Delay:     1.595ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X24Y180.CLK    net (fanout=484)      0.603   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.129ns logic, 1.466ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_10 to MemWData<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y180.CQ     Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<11>
                                                       Core0/WB_StoreData[31]_dff_61_10
    SLICE_X11Y169.D1     net (fanout=2)        0.700   Core0/WB_StoreData[31]_dff_61<10>
    SLICE_X11Y169.D      Tilo                  0.028   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData45
    D11.O                net (fanout=2)        0.489   MemWData_10_OBUF
    D11.PAD              Tioop                 1.292   MemWData<10>
                                                       MemWData_10_OBUF
                                                       MemWData<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.420ns logic, 1.189ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.359ns (clock path + data path - uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:          MemWData<10> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.796ns (Levels of Logic = 3)
  Clock Path Delay:     1.588ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X30Y174.CLK    net (fanout=484)      0.596   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.129ns logic, 1.459ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y174.AQ     Tcko                  0.100   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_0
    SLICE_X11Y175.A5     net (fanout=62)       0.613   Core0/WB_MemCTRL[2]_dff_63<0>
    SLICE_X11Y175.A      Tilo                  0.028   Core0/Mmux_MemWriteData41
                                                       Core0/Mmux_MemWriteData43
    SLICE_X11Y169.D5     net (fanout=1)        0.246   Core0/Mmux_MemWriteData41
    SLICE_X11Y169.D      Tilo                  0.028   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData45
    D11.O                net (fanout=2)        0.489   MemWData_10_OBUF
    D11.PAD              Tioop                 1.292   MemWData<10>
                                                       MemWData_10_OBUF
                                                       MemWData<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.448ns logic, 1.348ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    8.306(R)|      SLOW  |    2.164(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         9.203(R)|      SLOW  |         4.035(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         9.323(R)|      SLOW  |         4.176(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |        10.746(R)|      SLOW  |         4.985(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |        10.793(R)|      SLOW  |         5.011(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         9.793(R)|      SLOW  |         4.398(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         8.949(R)|      SLOW  |         3.884(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         9.429(R)|      SLOW  |         4.197(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         9.436(R)|      SLOW  |         4.181(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         9.215(R)|      SLOW  |         4.057(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         9.115(R)|      SLOW  |         3.977(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         9.266(R)|      SLOW  |         4.095(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         9.300(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         9.025(R)|      SLOW  |         3.978(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         9.223(R)|      SLOW  |         4.047(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         9.313(R)|      SLOW  |         4.092(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         9.239(R)|      SLOW  |         4.052(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        11.154(R)|      SLOW  |         4.062(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.275(R)|      SLOW  |         4.202(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        11.328(R)|      SLOW  |         4.194(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        11.159(R)|      SLOW  |         4.052(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        11.226(R)|      SLOW  |         4.263(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        11.329(R)|      SLOW  |         4.390(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        11.533(R)|      SLOW  |         4.220(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        11.409(R)|      SLOW  |         4.280(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        11.952(R)|      SLOW  |         4.026(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        11.751(R)|      SLOW  |         4.103(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        11.632(R)|      SLOW  |         3.866(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        11.904(R)|      SLOW  |         3.994(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        11.292(R)|      SLOW  |         3.907(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        11.098(R)|      SLOW  |         3.760(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        11.418(R)|      SLOW  |         3.729(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        10.900(R)|      SLOW  |         3.973(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        11.803(R)|      SLOW  |         4.215(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        11.300(R)|      SLOW  |         4.062(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        11.614(R)|      SLOW  |         4.162(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        11.674(R)|      SLOW  |         4.120(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        11.164(R)|      SLOW  |         4.364(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        11.147(R)|      SLOW  |         4.354(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        11.371(R)|      SLOW  |         4.385(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        11.212(R)|      SLOW  |         4.491(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        12.875(R)|      SLOW  |         4.338(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        12.073(R)|      SLOW  |         3.916(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        12.361(R)|      SLOW  |         4.084(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        12.740(R)|      SLOW  |         4.381(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        11.867(R)|      SLOW  |         4.110(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        11.631(R)|      SLOW  |         4.220(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        11.869(R)|      SLOW  |         4.395(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        12.330(R)|      SLOW  |         4.720(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |         9.065(R)|      SLOW  |         3.975(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         8.919(R)|      SLOW  |         3.868(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         9.224(R)|      SLOW  |         4.047(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |        10.662(R)|      SLOW  |         4.874(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |         9.988(R)|      SLOW  |         4.454(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |         9.925(R)|      SLOW  |         4.379(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         9.593(R)|      SLOW  |         4.245(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |        10.287(R)|      SLOW  |         4.648(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         9.909(R)|      SLOW  |         4.440(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |        10.292(R)|      SLOW  |         4.716(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |        10.007(R)|      SLOW  |         4.436(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |        10.381(R)|      SLOW  |         4.791(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |        10.468(R)|      SLOW  |         4.747(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         9.879(R)|      SLOW  |         4.425(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         9.313(R)|      SLOW  |         4.071(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         9.566(R)|      SLOW  |         4.262(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         9.245(R)|      SLOW  |         4.071(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.717|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 358624073 paths, 0 nets, and 16033 connections

Design statistics:
   Minimum period:   8.717ns{1}   (Maximum frequency: 114.718MHz)
   Minimum input required time before clock:   8.306ns
   Maximum output delay after clock:  12.875ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  4 12:54:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 781 MB



