

================================================================
== Vivado HLS Report for 'fc_layer3'
================================================================
* Date:           Thu Jun 14 14:04:23 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     10.01|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  863|  863|  863|  863|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- fc_layer3_label10  |  840|  840|        10|         10|         10|    84|    yes   |
        |- fc_layer3_label14  |   20|   20|         2|          -|          -|    10|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     10|       -|      -|
|Expression       |        -|      -|       0|     84|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|     118|    158|
|Multiplexer      |        -|      -|       -|    260|
|Register         |        -|      -|     322|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     10|     440|    502|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      4|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |nnet_mac_muladd_1ijb_U425  |nnet_mac_muladd_1ijb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ijb_U426  |nnet_mac_muladd_1ijb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ijb_U427  |nnet_mac_muladd_1ijb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ijb_U429  |nnet_mac_muladd_1ijb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ijb_U430  |nnet_mac_muladd_1ijb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ijb_U431  |nnet_mac_muladd_1ijb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ijb_U432  |nnet_mac_muladd_1ijb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ijb_U433  |nnet_mac_muladd_1ijb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ikb_U428  |nnet_mac_muladd_1ikb  | i0 + i1 * i2 |
    |nnet_mac_muladd_1ikb_U434  |nnet_mac_muladd_1ikb  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |fc_layer3_weights_V_10_U  |fc_layer3_fc_layeh9b  |        0|  12|  16|    84|   12|     1|         1008|
    |fc_layer3_weights_V_1_U   |fc_layer3_fc_layeiab  |        0|  12|  16|    84|   12|     1|         1008|
    |fc_layer3_weights_V_2_U   |fc_layer3_fc_layeibb  |        0|  12|  16|    84|   12|     1|         1008|
    |fc_layer3_weights_V_3_U   |fc_layer3_fc_layeicb  |        0|  11|  15|    84|   11|     1|          924|
    |fc_layer3_weights_V_4_U   |fc_layer3_fc_layeidb  |        0|  12|  16|    84|   12|     1|         1008|
    |fc_layer3_weights_V_5_U   |fc_layer3_fc_layeieb  |        0|  12|  16|    84|   12|     1|         1008|
    |fc_layer3_weights_V_6_U   |fc_layer3_fc_layeifb  |        0|  12|  16|    84|   12|     1|         1008|
    |fc_layer3_weights_V_7_U   |fc_layer3_fc_layeigb  |        0|  12|  16|    84|   12|     1|         1008|
    |fc_layer3_weights_V_8_U   |fc_layer3_fc_layeihb  |        0|  12|  16|    84|   12|     1|         1008|
    |fc_layer3_weights_V_9_U   |fc_layer3_fc_layeiib  |        0|  11|  15|    84|   11|     1|          924|
    |output_V_U                |fc_layer3_output_V    |        1|   0|   0|    10|   16|     1|          160|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                     |                      |        1| 118| 158|   850|  134|    11|        10072|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_624_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_393_p2        |     +    |      0|  0|  15|           7|           1|
    |exitcond1_fu_387_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_618_p2   |   icmp   |      0|  0|   9|           4|           4|
    |tmp_i_fu_639_p2      |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1      |    or    |      0|  0|   8|           1|           1|
    |tmp_V_fu_645_p3      |  select  |      0|  0|  15|           1|          15|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  84|          40|          30|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  62|         15|    1|         15|
    |ap_done            |   9|          2|    1|          2|
    |i1_reg_376         |   9|          2|    4|          8|
    |in_V_V_blk_n       |   9|          2|    1|          2|
    |j_reg_365          |   9|          2|    7|         14|
    |out_V_V_blk_n      |   9|          2|    1|          2|
    |output_V_address0  |  41|          8|    4|         32|
    |output_V_address1  |  41|          8|    4|         32|
    |output_V_d0        |  38|          7|   16|        112|
    |output_V_d1        |  33|          6|   16|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 260|         54|   55|        315|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |OP2_V_cast_cast_reg_858         |  27|   0|   27|          0|
    |OP2_V_cast_reg_828              |  28|   0|   28|          0|
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |fc_layer3_weights_V_13_reg_913  |  12|   0|   12|          0|
    |fc_layer3_weights_V_15_reg_918  |  12|   0|   12|          0|
    |fc_layer3_weights_V_17_reg_923  |  12|   0|   12|          0|
    |fc_layer3_weights_V_19_reg_928  |  11|   0|   11|          0|
    |i1_reg_376                      |   4|   0|    4|          0|
    |i_reg_956                       |   4|   0|    4|          0|
    |j_1_reg_796                     |   7|   0|    7|          0|
    |j_reg_365                       |   7|   0|    7|          0|
    |tmp_33_1_reg_843                |  16|   0|   16|          0|
    |tmp_33_2_reg_863                |  16|   0|   16|          0|
    |tmp_33_3_reg_868                |  16|   0|   16|          0|
    |tmp_33_4_reg_903                |  16|   0|   16|          0|
    |tmp_33_5_reg_908                |  16|   0|   16|          0|
    |tmp_33_6_reg_933                |  16|   0|   16|          0|
    |tmp_33_7_reg_938                |  16|   0|   16|          0|
    |tmp_33_8_reg_943                |  16|   0|   16|          0|
    |tmp_33_9_reg_948                |  16|   0|   16|          0|
    |tmp_5_reg_838                   |  16|   0|   16|          0|
    |tmp_V_712_reg_823               |  16|   0|   16|          0|
    |tmp_reg_801                     |   7|   0|   64|         57|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 322|   0|  379|         57|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

