INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_3/new/addsub.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_2/new/fulladder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_test
INFO: [VRFC 10-2458] undeclared symbol s1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_2/new/fulladder_test.sv:9]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sim_2/new/fulladder_test.sv:9]
