# multihart_ip
An IP to implement a 4-hart pipelined core to run the RV32I ISA (runnable on a Xilinx FPGA, e.g. as on the Pynq-Z1 development board)
