#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 28 16:11:19 2025
# Process ID: 5384
# Current directory: C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.runs/synth_1
# Command line: vivado.exe -log pls_cnt_disp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pls_cnt_disp.tcl
# Log file: C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.runs/synth_1/pls_cnt_disp.vds
# Journal file: C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pls_cnt_disp.tcl -notrace
Command: synth_design -top pls_cnt_disp -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12440
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1611.105 ; gain = 108.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pls_cnt_disp' [C:/Users/user/Desktop/Vivado_test/vivado/pls_cnt_disp/pls_cnt_disp.srcs/sources_1/new/pls_cnt_disp.v:22]
INFO: [Synth 8-6157] synthesizing module 'PLS_1khz' [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/sources_1/new/PLS_1khz.v:23]
	Parameter TP_1k bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PLS_1khz' (1#1) [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/sources_1/new/PLS_1khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'PLS_M' [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/sources_1/new/PLS_M.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PLS_M' (2#1) [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/sources_1/new/PLS_M.v:22]
INFO: [Synth 8-6157] synthesizing module 'PulseCnt' [C:/Users/user/Desktop/Vivado_test/vivado/PulseCounter/PulseCounter.srcs/sources_1/new/PulseCnt.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PulseCnt' (3#1) [C:/Users/user/Desktop/Vivado_test/vivado/PulseCounter/PulseCounter.srcs/sources_1/new/PulseCnt.v:22]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_pro' [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/sources_1/new/hex2seg_pro.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_pro' (4#1) [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/sources_1/new/hex2seg_pro.v:22]
INFO: [Synth 8-6157] synthesizing module 'hex2bcd' [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/sources_1/new/hex2bcd.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hex2bcd' (5#1) [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/sources_1/new/hex2bcd.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pls_cnt_disp' (6#1) [C:/Users/user/Desktop/Vivado_test/vivado/pls_cnt_disp/pls_cnt_disp.srcs/sources_1/new/pls_cnt_disp.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1664.285 ; gain = 161.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1664.285 ; gain = 161.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1664.285 ; gain = 161.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1664.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/constrs_1/new/Stop_watch.xdc]
WARNING: [Vivado 12-584] No ports matched 'pls'. [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/constrs_1/new/Stop_watch.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/constrs_1/new/Stop_watch.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pls'. [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/constrs_1/new/Stop_watch.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/constrs_1/new/Stop_watch.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/constrs_1/new/Stop_watch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.srcs/constrs_1/new/Stop_watch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pls_cnt_disp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pls_cnt_disp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1768.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1768.777 ; gain = 265.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1768.777 ; gain = 265.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1768.777 ; gain = 265.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1768.777 ; gain = 265.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.777 ; gain = 265.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2312.473 ; gain = 809.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2312.547 ; gain = 809.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2331.648 ; gain = 828.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2338.910 ; gain = 835.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2338.910 ; gain = 835.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2338.910 ; gain = 835.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2338.910 ; gain = 835.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2338.910 ; gain = 835.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2338.910 ; gain = 835.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     2|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |     6|
|6     |LUT4   |     3|
|7     |LUT5   |    23|
|8     |LUT6   |    37|
|9     |MUXF7  |     7|
|10    |FDCE   |    20|
|11    |FDRE   |    20|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2338.910 ; gain = 835.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2338.910 ; gain = 731.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2338.910 ; gain = 835.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2350.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2365.719 ; gain = 1239.312
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Vivado_test/vivado/Stop_watch/Stop_watch.runs/synth_1/pls_cnt_disp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pls_cnt_disp_utilization_synth.rpt -pb pls_cnt_disp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 16:11:59 2025...
