<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_002_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_001_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_001_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter_011.v"
   type="VERILOG"
   library="avalon_st_adapter_011" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_demux_005.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_005" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_014.sv"
   type="SYSTEM_VERILOG"
   library="router_014" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_agent" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_translator" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_master_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_master_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_master_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_jtag_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_jtag_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/jtag_uart_sender.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_sender" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_i2c_sda.v"
   type="VERILOG"
   library="i2c_sda" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_i2c_scl.v"
   type="VERILOG"
   library="i2c_scl" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="mm_bridge" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="mm_bridge" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="mm_bridge" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="mm_bridge" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/AUDIO_IF.v"
   type="VERILOG"
   library="audio" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/AUDIO_ADC.v"
   type="VERILOG"
   library="audio" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/AUDIO_DAC.v"
   type="VERILOG"
   library="audio" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/audio_fifo.qip"
   type="OTHER"
   library="audio" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/audio_fifo.v"
   type="VERILOG"
   library="audio" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/audio_external.v"
   type="VERILOG"
   library="audio" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_002.v"
   type="VERILOG"
   library="avalon_st_adapter_002" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_sysid.v"
   type="VERILOG"
   library="sysid" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_sw.v"
   type="VERILOG"
   library="sw" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="st_packets_to_bytes_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/SEG7_IF.v"
   type="VERILOG"
   library="seg7" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_sdram_test_component.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/pwm_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="pwm_ctrl" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_onchip_memory.hex"
   type="HEX"
   library="onchip_memory" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_onchip_memory.v"
   type="VERILOG"
   library="onchip_memory" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/delay_chain.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_channel.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_cic.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_clk_gen.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_hiu.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_if.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_inp_if.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_sum.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_master.v"
   type="VERILOG"
   library="master" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_led.v"
   type="VERILOG"
   library="led" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_key.v"
   type="VERILOG"
   library="key" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_demultiplexer_0.sv"
   type="SYSTEM_VERILOG"
   library="demultiplexer_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_1.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_1" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_1_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_1" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_1_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_1" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_0_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_0_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_jtag_debug_module_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_oci_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_jtag.v"
   type="VERILOG"
   library="avalon_st_jtag" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys.v"
   type="VERILOG"
   library="audio_subsys" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="sdram_my_partner" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0012.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_sw_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0011.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_seg7_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_reset_100_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0010.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_pwm_out_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0009.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_mic_if_test_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0008.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_mic_if_system_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0007.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_mic_if_pdm_if_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_mic_if_avalon_st_pdm_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0006.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_led_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0005.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_key_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0004.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_i2c_sda_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_i2c_scl_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_clk_100_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_audio_if_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="bf_time_pcm_inst_audio_ext_bfm" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm.v"
   type="VERILOG"
   library="bf_time_pcm_inst" />
 <file
   path="/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/bf_time_pcm_tb.v"
   type="VERILOG" />
 <topLevel name="bf_time_pcm_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="bf_time_pcm_tb.bf_time_pcm_inst.onchip_memory"
   modelPath="bf_time_pcm_tb.bf_time_pcm_inst.onchip_memory" />
 <modelMap
   controllerPath="bf_time_pcm_tb.bf_time_pcm_inst.sdram"
   modelPath="bf_time_pcm_tb.sdram_my_partner" />
</simPackage>
