#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 19 17:51:51 2023
# Process ID: 9760
# Current directory: C:/Users/zgnhz/Desktop/graduatedesign/third_version
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12400 C:\Users\zgnhz\Desktop\graduatedesign\third_version\third_version.xpr
# Log file: C:/Users/zgnhz/Desktop/graduatedesign/third_version/vivado.log
# Journal file: C:/Users/zgnhz/Desktop/graduatedesign/third_version\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zgnhz/Desktop/graduatedesign/third_version/third_version.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zgnhz/Desktop/graduatedesign/first_version/ax7020/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1014.316 ; gain = 224.594
update_compile_order -fileset sources_1
open_bd_design {C:/Users/zgnhz/Desktop/graduatedesign/third_version/third_version.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_adc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:user:ad7606_sample:1.0 - ad7606_sample_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:user:DDS:1.0 - DDS_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/zgnhz/Desktop/graduatedesign/third_version/third_version.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1137.777 ; gain = 81.500
delete_bd_objs [get_bd_nets clk_1_1] [get_bd_nets key_0_1] [get_bd_nets DDS_0_out_put] [get_bd_nets DDS_0_ad9708_clk] [get_bd_cells DDS_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports ad9708_clk_0]
delete_bd_objs [get_bd_ports out_put_0]
delete_bd_objs [get_bd_ports clk_1]
delete_bd_objs [get_bd_ports key_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports key_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports clk_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports out_put_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports ad9708_clk_0]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets clk_1_1] [get_bd_nets key_0_1] [get_bd_nets DDS_0_out_put] [get_bd_nets DDS_0_ad9708_clk] [get_bd_cells DDS_0]'
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/zgnhz/Desktop/graduatedesign/third_version/third_version.sdk -hwspec C:/Users/zgnhz/Desktop/graduatedesign/third_version/third_version.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/zgnhz/Desktop/graduatedesign/third_version/third_version.sdk -hwspec C:/Users/zgnhz/Desktop/graduatedesign/third_version/third_version.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 20 03:22:55 2023...
