[
{
"id" : 0,
"uid" : "admsmain",
"datatypename" : "admsmain",
"attributes" : {},
"parameters" : {
"name" : "admsmain",
"fullfilename" : "ekv26_SDext_Verilog-A.va",
"filename" : "ekv26_SDext_Verilog-A.va",
"curfilename" : "ekv26_SDext_Verilog-A.va",
"curline" : "863",
"fpos" : "0",
"info" : true,
"usage" : true,
"verbose" : false,
"warning" : true,
"dbg_vla" : false,
"fatal" : true
},
"references" : {
"simulator" : [1],
"module" : [2],
"discipline" : [166, 5747, 5748],
"nature" : [167, 5749, 170, 5752]
}
},
{
"id" : 1,
"uid" : "admsJSON-2.3.0",
"datatypename" : "simulator",
"attributes" : {},
"parameters" : {
"name" : "admsJSON-2.3.0",
"developer" : "admsJSON-2.3.0",
"fullname" : "admsJSON-2.3.0",
"package_name" : "",
"package_tarname" : "",
"package_version" : "",
"package_string" : "",
"package_bugreport" : ""
},
"references" : {}
},
{
"id" : 2,
"uid" : "ekv_va",
"datatypename" : "module",
"attributes" : {},
"parameters" : {
"name" : "ekv_va"
},
"references" : {
"analog" : [3],
"node" : [5689, 1906, 173, 1899, 165],
"nodealias" : [5690, 5691, 5692, 5693, 5694],
"branch" : [4138, 4173, 4180, 4205, 164, 1898, 1905],
"branchalias" : [4143, 4177, 4184, 4211],
"analogfunction" : [],
"instance" : [],
"variable" : [552, 545, 3006, 101, 1000, 93, 83, 693, 773, 2472, 2174, 2285, 2499, 2551, 2801, 2874, 2900, 826, 3793, 3779, 3807, 3766, 3956, 40, 1523, 1261, 1540, 1549, 977, 1342, 968, 1034, 1178, 1027, 1375, 1400, 1424, 1446, 1093, 1466, 1754, 1767, 1776, 1784, 1918, 1170, 1019, 2821, 204, 340, 1851, 1560, 1579, 333, 1598, 372, 306, 176, 1624, 1655, 1686, 534, 883, 2538, 1010, 1277, 1302, 1241, 1231, 1145, 1074, 939, 2862, 1133, 1062, 1155, 1118, 2194, 2212, 2255, 2160, 2229, 2241, 2265, 2314, 2326, 2889, 2128, 2664, 2484, 2144, 2672, 2492, 676, 756, 684, 764, 3992, 4001, 2679, 2745, 2778, 4033, 4067, 4101, 4110, 4129, 2691, 2704, 3982, 4019, 2719, 2733, 3037, 3067, 3052, 3093, 3105, 3120, 3496, 3507, 3515, 3140, 3160, 3150, 3180, 3206, 3193, 3235, 3272, 3253, 3300, 3318, 3309, 3343, 3388, 3365, 3449, 3480, 3464, 3670, 3706, 3688, 111, 955, 121, 1087, 1081, 2927, 2936, 2912, 32, 2949, 876, 2527, 2514, 2809, 59, 1806, 2302, 2151, 2968, 2990, 2979, 3646, 3662, 3654, 3411, 3434, 3422, 3742, 3758, 3750, 1817, 1221, 1332, 3917, 3883, 3969, 3947, 3906, 4010, 419, 411, 467, 3546, 3559, 3572, 3600, 3611, 3622, 264, 216, 3815, 3861, 700, 1948, 1992, 8, 19, 4146, 4156, 4320, 4405, 4361, 4446, 4953, 4977, 4467, 5038, 4518, 4542, 4566, 4590, 4628, 4666, 4704, 4745, 4786, 4827, 4869, 4911, 5001, 5013, 5263, 5275, 5081, 5305, 5115, 5325, 5418, 5464, 5510, 5582, 5612, 5642, 5558, 5674, 128, 4215, 1495, 347, 379, 271, 223, 1202, 493, 4300, 4385, 4341, 4426, 441, 1385, 313, 327, 908, 1723, 1631, 1646, 69, 1456, 1663, 1678, 1407, 284, 236, 1188, 1044, 427, 480, 1791, 1693, 1710, 1430, 3822, 3836, 184, 1860, 891, 4281, 4239, 4499, 4527, 4551, 4575, 5431, 5477, 5523, 4599, 4637, 4675, 4713, 4754, 4795, 5247, 5091, 5048, 4834, 4876, 4918, 5133, 5209, 5172, 4484, 4730, 4771, 4812, 4613, 4651, 4689, 4854, 4896, 4938, 5695, 5707, 5719, 5731],
"block" : [4, 462, 1914, 1944, 2049, 2057, 2094, 2102, 2116, 2350, 2393, 2401, 2438, 2446, 2460, 2572, 2615, 2623, 2638, 2646, 2660, 2797, 2842, 3636, 3722, 3902, 3978, 4169, 4189, 4227, 5414, 5554, 5578, 5670],
"blockvariable" : [464, 4229],
"assignment" : [6, 17, 30, 57, 1363, 1368, 1036, 1373, 1398, 1180, 1029, 1422, 1444, 421, 1464, 1489, 342, 1513, 374, 828, 1263, 1521, 1538, 1547, 979, 1344, 970, 1558, 1577, 335, 1596, 308, 1622, 1653, 1684, 1716, 1743, 1748, 536, 941, 1752, 1765, 1774, 1782, 266, 218, 1804, 1815, 206, 1837, 178, 1849, 885, 878, 1889, 465, 510, 413, 123, 1894, 1901, 1916, 1095, 1083, 1089, 1920, 113, 957, 103, 1076, 1120, 1064, 1147, 1157, 1135, 1172, 1021, 1243, 1233, 1223, 1012, 1279, 1002, 1304, 95, 1933, 1946, 1990, 2036, 2059, 2068, 2081, 2104, 2118, 695, 2126, 2142, 2149, 2158, 2172, 2192, 2210, 2227, 2239, 2253, 2263, 2283, 2300, 2312, 2324, 2336, 2352, 2367, 2380, 2403, 2412, 2425, 2448, 2462, 2470, 2482, 2490, 2497, 2512, 2525, 2536, 2549, 2561, 2574, 2589, 2602, 1950, 1994, 2625, 2648, 702, 775, 2662, 2670, 686, 766, 678, 758, 2677, 2689, 2702, 2717, 2731, 2743, 2776, 1334, 85, 61, 2799, 2851, 2823, 2811, 2803, 2860, 2872, 2887, 2898, 2910, 2925, 2934, 2947, 2957, 2962, 2966, 2977, 2988, 3004, 3035, 3050, 3065, 3087, 3091, 3103, 3118, 3130, 3138, 3148, 3158, 3168, 3173, 3178, 3191, 3204, 3217, 3223, 3229, 3233, 3251, 3270, 3286, 3298, 3307, 3316, 3325, 3329, 3335, 3341, 3363, 3386, 3403, 3409, 3420, 3432, 3441, 3447, 3462, 3478, 3490, 3494, 3505, 3513, 3521, 547, 3008, 3533, 3544, 3557, 3570, 3583, 3598, 3609, 3620, 3638, 3644, 3652, 3660, 3668, 3686, 3704, 3724, 3672, 3690, 3708, 3728, 3740, 3748, 3756, 3764, 3777, 3791, 3805, 3813, 3859, 3869, 2914, 3881, 3904, 3915, 3939, 3945, 3954, 3963, 3967, 3919, 42, 34, 3980, 3990, 3999, 554, 4008, 4017, 4031, 4065, 4099, 4108, 4127, 4144, 4154, 4258, 4232, 4318, 4322, 4359, 4363, 4403, 4407, 4444, 4448, 4465, 4516, 4540, 4564, 4588, 4626, 4664, 4702, 4743, 4784, 4825, 4867, 4909, 4951, 4975, 4999, 5011, 5015, 5036, 5079, 5083, 5113, 5195, 5117, 5261, 5273, 5277, 5040, 5303, 5307, 5323, 5373, 5327, 5416, 5462, 5508, 5420, 5466, 5512, 5556, 5580, 5610, 5640, 5584, 5614, 5644, 5672],
"callfunction" : [],
"contribution" : [4136, 4171, 4178, 4185, 4191, 4195, 4199, 4203, 4270, 4276, 5232, 5394, 5566, 5682],
"conditional" : [],
"case" : [],
"forloop" : [],
"whileloop" : [],
"expression" : [130, 134, 138, 142, 4217, 4221, 4224, 1497, 1501, 1504, 349, 353, 357, 381, 273, 277, 280, 225, 229, 232, 1204, 1208, 1211, 495, 499, 502, 4302, 4306, 4309, 4387, 4391, 4394, 4343, 4347, 4350, 4428, 4432, 4435, 443, 447, 450, 1387, 1391, 1394, 315, 319, 322, 329, 910, 914, 917, 1725, 1729, 1732, 1633, 1637, 1640, 1648, 71, 75, 78, 1458, 1665, 1669, 1672, 1680, 1409, 1413, 1416, 286, 238, 1190, 1194, 1197, 1046, 1050, 1053, 429, 433, 436, 482, 486, 489, 1793, 1797, 1800, 1695, 1699, 1702, 1712, 1432, 1436, 1439, 3824, 3828, 3831, 3838, 3842, 3845, 186, 190, 193, 1862, 1866, 1869, 893, 897, 900, 4283, 4287, 4290, 4241, 4245, 4248, 4501, 4505, 4508, 4529, 4533, 4536, 4553, 4557, 4560, 4577, 4581, 4584, 5433, 5437, 5440, 5479, 5483, 5486, 5525, 5529, 5532, 4601, 4605, 4608, 4639, 4643, 4646, 4677, 4681, 4684, 4715, 4719, 4722, 4756, 4760, 4763, 4797, 4801, 4804, 5249, 5253, 5256, 5093, 5097, 5100, 5050, 5054, 5057, 4836, 4840, 4843, 4878, 4882, 4885, 4920, 4924, 4927, 5135, 5139, 5142, 5211, 5215, 5218, 5174, 5178, 5181, 4486, 4490, 4493, 4732, 4736, 4739, 4773, 4777, 4780, 4814, 4818, 4821, 4615, 4619, 4622, 4653, 4657, 4660, 4691, 4695, 4698, 4856, 4860, 4863, 4898, 4902, 4905, 4940, 4944, 4947, 5697, 5701, 5704, 5709, 5713, 5716, 5721, 5725, 5728, 5733, 5737, 5740, 10, 23, 53, 1359, 1364, 1369, 1038, 1380, 1404, 1182, 1031, 1427, 1452, 423, 1474, 1485, 1490, 344, 1509, 1514, 376, 830, 1265, 1533, 1544, 1555, 981, 1346, 972, 1564, 1583, 337, 1619, 310, 1628, 1660, 1690, 1717, 1744, 1749, 538, 943, 1760, 1771, 1779, 1788, 268, 220, 1812, 1820, 208, 1833, 1838, 180, 1855, 887, 880, 1885, 1890, 472, 512, 415, 125, 1895, 1902, 1909, 1928, 1097, 1085, 1091, 1922, 115, 959, 105, 1078, 1122, 1066, 1149, 1159, 1137, 1174, 1023, 1245, 1235, 1225, 1014, 1281, 1004, 1306, 97, 1934, 1939, 1976, 2024, 2037, 2052, 2060, 2069, 2082, 2097, 2105, 2119, 697, 2138, 2147, 2155, 2164, 2186, 2204, 2218, 2233, 2245, 2260, 2269, 2293, 2309, 2318, 2330, 2337, 2345, 2353, 2368, 2381, 2396, 2404, 2413, 2426, 2441, 2449, 2463, 2476, 2486, 2495, 2502, 2519, 2531, 2542, 2555, 2562, 2567, 2575, 2590, 2603, 2618, 1952, 1996, 2626, 2641, 2649, 704, 777, 2666, 2675, 688, 768, 680, 760, 2684, 2696, 2710, 2728, 2739, 2754, 2783, 2793, 1336, 87, 63, 2838, 2845, 2852, 2825, 2813, 2805, 2866, 2878, 2895, 2906, 2922, 2929, 2938, 2952, 2958, 2963, 2971, 2982, 2993, 3031, 3046, 3061, 3076, 3088, 3100, 3112, 3127, 3131, 3145, 3155, 3165, 3169, 3174, 3186, 3199, 3212, 3218, 3224, 3230, 3239, 3257, 3276, 3287, 3304, 3313, 3322, 3326, 3330, 3336, 3346, 3368, 3391, 3404, 3414, 3425, 3437, 3442, 3453, 3468, 3484, 3491, 3499, 3510, 3518, 3522, 549, 3010, 3534, 3550, 3563, 3576, 3584, 3603, 3614, 3625, 3632, 3639, 3649, 3657, 3665, 3682, 3700, 3718, 3725, 3674, 3692, 3710, 3729, 3745, 3753, 3761, 3770, 3783, 3798, 3809, 3818, 3864, 3870, 2916, 3888, 3894, 3910, 3929, 3934, 3940, 3950, 3959, 3964, 3971, 3921, 44, 36, 3986, 3996, 4005, 556, 4014, 4023, 4037, 4071, 4105, 4113, 4132, 4139, 4150, 4160, 4165, 4174, 4181, 4186, 4192, 4196, 4200, 4206, 4213, 4260, 4234, 4271, 4277, 4296, 4330, 4324, 4337, 4371, 4365, 4381, 4415, 4409, 4422, 4456, 4450, 4472, 4524, 4548, 4572, 4596, 4634, 4672, 4710, 4751, 4792, 4831, 4873, 4915, 4972, 4996, 5004, 5024, 5031, 5017, 5067, 5075, 5109, 5085, 5159, 5196, 5119, 5233, 5266, 5286, 5293, 5279, 5042, 5299, 5319, 5309, 5353, 5374, 5329, 5395, 5410, 5448, 5494, 5540, 5422, 5468, 5514, 5561, 5567, 5574, 5596, 5626, 5656, 5586, 5616, 5646, 5677, 5683],
"probe" : [163, 1897, 1904],
"source" : [4137, 4172, 4179, 4204],
"range" : [133, 141, 4220, 1500, 352, 276, 228, 1207, 498, 4305, 4390, 4346, 4431, 446, 1390, 318, 913, 1728, 1636, 74, 1668, 1412, 1193, 1049, 432, 485, 1796, 1698, 1435, 3827, 3841, 189, 1865, 896, 4286, 4244, 4504, 4532, 4556, 4580, 5436, 5482, 5528, 4604, 4642, 4680, 4718, 4759, 4800, 5252, 5096, 5053, 4839, 4881, 4923, 5138, 5214, 5177, 4489, 4735, 4776, 4817, 4618, 4656, 4694, 4859, 4901, 4943, 5700, 5712, 5724, 5736],
"attribute" : [5743, 5744, 5745, 5746]
}
},
{
"id" : 3,
"uid" : "analog begin :\nEPSOX=((3.9*8.85418792394420013968e-12));\nepssil=((11.7*8.85418792394420013968e-12));\nIbd=(0.0);\nTHETA_VP_1=(0.0);\nVPprime=(0.0);\nsqrt_VP_Vt=(0.0);\neps_COX=((epssil/COX));\nLc=(sqrt((eps_COX*XJ)));\nLc_LAMBDA=((Lc*LAMBDA));\neps_COX_W=(((3.0*eps_COX)*WETA));\neps_COX_L=((eps_COX*LETA));\nIBN_2=((IBN+IBN));\nT0=((COX/(epssil*E0)));\nV0=(((Q0+Q0)/COX));\neta_qi=(((TYPE>0)?0.5:0.3333333333333));\nif(((TEMP==1.0e21))) T=(($temperature()+Trise)); else T=((TEMP+273.15));\nif(((TNOM==1.0e21))) Tnom=((25+273.15)); else Tnom=((TNOM+273.15));\nVt=($vt(T));\nVt_01=((0.1*Vt));\ninv_Vt=((1.0/Vt));\nVt_2=((Vt+Vt));\nVt_4=((Vt_2+Vt_2));\nVt_Vt=((Vt*Vt));\nVt_Vt_2=((Vt_Vt+Vt_Vt));\nVt_Vt_16=((16.0*Vt_Vt));\nEg=((1.16-(((7.02e-4*T)*T)/(T+1108.0))));\nrefEg=((1.16-(((7.02e-4*Tnom)*Tnom)/(Tnom+1108.0))));\ndeltaT=((T-Tnom));\nratioT=((T/Tnom));\nVTO_T=((VTO-(TCV*deltaT)));\nKP_T=((KP*pow(ratioT,BEX)));\nUCRIT_T=((UCRIT*pow(ratioT,UCEX)));\nIBB_T=((IBB*(1.0+(IBBT*deltaT))));\nPHI_T=(((((PHI*ratioT)-((3.0*Vt)*ln(ratioT)))-(refEg*ratioT))+Eg));\ntmp1=(0.2);\ntmp2=((PHI_T-tmp1));\nPHI_T=(((0.5*(tmp2+sqrt(((tmp2*tmp2)+(Vt*Vt)))))+tmp1));\nsqrt_PHI=(sqrt(PHI_T));\ninv_UCRIT=((1.0/UCRIT_T));\nLc_UCRIT=((Lc*UCRIT_T));\nLc_IBB=((Lc*IBB_T));\nIBA_IBB=((IBA/IBB_T));\nLeff=((L+DL));\nWeff=((W+DW));\nVc=((UCRIT_T*Leff));\nlog_Vc_Vt=((Vt*(ln(((0.5*Vc)*inv_Vt))-0.6)));\nAWL=((1.0/sqrt((Weff*Leff))));\nif(((TYPE>0))) VTO_S=(((AVTO!=1e-6)?((AWL*(AVTO-1e-6))+VTO_T):VTO_T)); else VTO_S=(((AVTO!=1e-6)?((AWL*(1e-6-AVTO))-VTO_T):(-VTO_T)));\nKP_Weff=((Weff*((AKP!=1e-6)?(KP_T*(1+((AKP-1e-6)*AWL))):KP_T)));\nGAMMA_S=(((AGAMMA!=1e-6)?(GAMMA+((AGAMMA-1e-6)*AWL)):GAMMA));\nGAMMA_sqrt_PHI=((GAMMA_S*sqrt_PHI));\nif(((V0==0.0))) deltaVFB=(0.0); else begin :VGprime_block\nreal sqv;\nvL=((0.28*((Leff/(LK*NS))-0.1)));\nsqv=((1.0/(1.0+(0.5*(vL+sqrt(((vL*vL)+1.936e-3)))))));\ndeltaVFB=(((V0*sqv)*sqv));end\n\nVG=((TYPE*V(b,g)));\nVS=((TYPE*V(b,s)));\nVD=((TYPE*V(b,d)));\nif((((VD-VS)<=0))) begin :\nMode=((-1));\nT1=(VS);\nVS=(VD);\nVD=(T1);end\n else Mode=(1);\nVGstar=(((((VG-VTO_S)-deltaVFB)+PHI_T)+GAMMA_sqrt_PHI));\nsqrt_VGstar=(sqrt(((VGstar*VGstar)+(2.0*Vt_Vt_16))));\nVGprime=((0.5*(VGstar+sqrt_VGstar)));\nPHI_VS=((PHI_T+VS));\nsqrt_PHI_VS_Vt=(sqrt(((PHI_VS*PHI_VS)+Vt_Vt_16)));\nsqrt_PHI_VS=(sqrt((0.5*(PHI_VS+sqrt_PHI_VS_Vt))));\nPHI_VD=((PHI_T+VD));\nsqrt_PHI_VD_Vt=(sqrt(((PHI_VD*PHI_VD)+Vt_Vt_16)));\nsqrt_PHI_VD=(sqrt((0.5*(PHI_VD+sqrt_PHI_VD_Vt))));\nWETA_W=(((eps_COX_W*M)/Weff));\nLETA_L=(((eps_COX_L*NS)/Leff));\nbig_sqrt_VP0=(sqrt((VGprime+((0.25*GAMMA_S)*GAMMA_S))));\nVP0=(((VGprime-PHI_T)-(GAMMA_S*(big_sqrt_VP0-(0.5*GAMMA_S)))));\nsqrt_PHI_VP0=(sqrt(((VP0+PHI_T)+Vt_01)));\nGAMMAstar=(((GAMMA_S-(LETA_L*(sqrt_PHI_VS+sqrt_PHI_VD)))+(WETA_W*sqrt_PHI_VP0)));\nsqrt_GAMMAstar=(sqrt(((GAMMAstar*GAMMAstar)+Vt_01)));\nGAMMAprime=((0.5*(GAMMAstar+sqrt_GAMMAstar)));\nbig_sqrt_VP=(sqrt((VGprime+((0.25*GAMMAprime)*GAMMAprime))));\nVP=(((VGprime-PHI_T)-(GAMMAprime*(big_sqrt_VP-(0.5*GAMMAprime)))));\ntmp1=(((VP-VS)*inv_Vt));\nif(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n\nif_=((yk*(1.0+yk)));\nsqrt_if=(sqrt(if_));\ndif_dv=(yk);\nVt_Vc=((Vt/Vc));\nVDSS_sqrt=(sqrt((0.25+(sqrt_if*Vt_Vc))));\nVDSS=((Vc*(VDSS_sqrt-0.5)));\nVds=((0.5*(VD-VS)));\ndeltaV_2=((Vt_Vt_16*((LAMBDA*(sqrt_if-(VDSS*inv_Vt)))+15.625e-3)));\nsqrt_VDSS_deltaV=(sqrt(((VDSS*VDSS)+deltaV_2)));\nsqrt_Vds_VDSS_deltaV=(sqrt((((Vds-VDSS)*(Vds-VDSS))+deltaV_2)));\nVip=((sqrt_VDSS_deltaV-sqrt_Vds_VDSS_deltaV));\nVDSSprime_sqrt=(sqrt((0.25+((sqrt_if-(0.75*ln(if_)))*Vt_Vc))));\nVDSSprime=(((Vc*(VDSSprime_sqrt-0.5))+log_Vc_Vt));\nVdsprime=((Vds-VDSSprime));\nsqrt_VDSSprime_deltaV=(sqrt(((VDSSprime*VDSSprime)+deltaV_2)));\nsqrt_Vds_VDSSprime_deltaV=(sqrt(((Vdsprime*Vdsprime)+deltaV_2)));\ntmp1=((((((VP-Vds)-VS)-sqrt_VDSSprime_deltaV)+sqrt_Vds_VDSSprime_deltaV)*inv_Vt));\nif(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n\nirprime=((yk*(1.0+yk)));\nsqrt_irprime=(sqrt(irprime));\ndirprime_dv=(yk);\ndeltaL=((Lc_LAMBDA*ln((1.0+((Vds-Vip)/Lc_UCRIT)))));\nLprime=(((Leff-deltaL)+((Vds+Vip)*inv_UCRIT)));\nLmin=((0.1*Leff));\nsqrt_Lprime_Lmin=(sqrt(((Lprime*Lprime)+(Lmin*Lmin))));\nLeq=((0.5*(Lprime+sqrt_Lprime_Lmin)));\ntmp1=(((VP-VD)*inv_Vt));\nif(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n\nir=((yk*(1.0+yk)));\nsqrt_ir=(sqrt(ir));\ndir_dv=(yk);\nsif2=((0.25+if_));\nsir2=((0.25+ir));\nsif=(sqrt(sif2));\nsir=(sqrt(sir2));\nsif_sir_2=(((sif+sir)*(sif+sir)));\nVP_PHI_eps=(((VP+PHI_T)+1.0e-6));\nsqrt_PHI_VP_2=((2.0*sqrt(VP_PHI_eps)));\nn_1=((GAMMA_S/sqrt_PHI_VP_2));\nn_1_n=((GAMMA_S/(sqrt_PHI_VP_2+GAMMA_S)));\nqi=((((-(1.0+n_1))*Vt)*((((0.66666666+0.66666666)*((sir2+(sir*sif))+sif2))/(sif+sir))-1.0)));\nqb=(((((-0.5)*GAMMA_S)*sqrt_PHI_VP_2)-(n_1_n*qi)));\nif(((E0==0.0))) begin :\nsqrt_VP_Vt=(sqrt(((VP*VP)+Vt_Vt_2)));\nVPprime=((0.5*(VP+sqrt_VP_Vt)));\nTHETA_VP_1=((1.0+(THETA*VPprime)));\nbeta=((KP_Weff/(Leq*THETA_VP_1)));end\n else begin :\nif((((qb+(eta_qi*qi))>0.0))) E0_Q_1=((1.0+(T0*(qb+(eta_qi*qi))))); else E0_Q_1=((1.0-(T0*(qb+(eta_qi*qi)))));\nT0_GAMMA_1=((1.0+(T0*GAMMA_sqrt_PHI)));\nbeta=(((KP_Weff*T0_GAMMA_1)/(Leq*E0_Q_1)));end\n\nsqrt_PHI_VP=(sqrt(((PHI_T+VP)+Vt_4)));\nn=((1.0+(GAMMA_S/(2.0*sqrt_PHI_VP))));\nif_ir=((if_-irprime));\nIspec=(((Vt_Vt_2*n)*beta));\nId=((Ispec*if_ir));\nVon=((VTO_S+(GAMMAprime*(sqrt_PHI_VS-sqrt_PHI))));\nVdsat=((Vt*((2.0*sqrt_if)+4.0)));\nGn=((beta*abs(qi)));\ntmp1=((GAMMAprime/(sqrt_GAMMAstar+sqrt_GAMMAstar)));\ntmp2=((VGprime/sqrt_VGstar));\ndGAMMAprime_dVD=(((((-LETA_L)*tmp1)*sqrt_PHI_VD)/sqrt_PHI_VD_Vt));\ndGAMMAprime_dVS=(((((-LETA_L)*tmp1)*sqrt_PHI_VS)/sqrt_PHI_VS_Vt));\ndGAMMAprime_dVG=(((((WETA_W*tmp1)*(big_sqrt_VP0-(0.5*GAMMA_S)))/(big_sqrt_VP0*sqrt_PHI_VP0))*tmp2));\ntmp3=(((VP+PHI_T)/big_sqrt_VP));\ndVP_dVD=(((-tmp3)*dGAMMAprime_dVD));\ndVP_dVS=(((-tmp3)*dGAMMAprime_dVS));\ndVP_dVG=((((-tmp3)*dGAMMAprime_dVG)+((1.0-(GAMMAprime/(big_sqrt_VP+big_sqrt_VP)))*tmp2)));\ntmp1=((dif_dv*inv_Vt));\ndif_dVD=((tmp1*dVP_dVD));\ndif_dVS=((tmp1*(dVP_dVS-1.0)));\ndif_dVG=((tmp1*dVP_dVG));\ntmp1=((Vt/((4.0*VDSS_sqrt)*sqrt_if)));\ndVDSS_dVD=((tmp1*dif_dVD));\ndVDSS_dVS=((tmp1*dif_dVS));\ndVDSS_dVG=((tmp1*dif_dVG));\ntmp1=(((Vt_4+Vt_4)*LAMBDA));\ntmp2=((Vt/(sqrt_if+sqrt_if)));\nddeltaV_dVD=((tmp1*((dif_dVD*tmp2)-dVDSS_dVD)));\nddeltaV_dVS=((tmp1*((dif_dVS*tmp2)-dVDSS_dVS)));\nddeltaV_dVG=((tmp1*((dif_dVG*tmp2)-dVDSS_dVG)));\ntmp1=((1.0/sqrt_VDSS_deltaV));\ntmp2=((1.0/sqrt_Vds_VDSS_deltaV));\ntmp3=((Vds-VDSS));\ndVip_dVD=(((((VDSS*dVDSS_dVD)+ddeltaV_dVD)*tmp1)-(((tmp3*(0.5-dVDSS_dVD))+ddeltaV_dVD)*tmp2)));\ndVip_dVS=(((((VDSS*dVDSS_dVS)+ddeltaV_dVS)*tmp1)-(((tmp3*((-0.5)-dVDSS_dVS))+ddeltaV_dVS)*tmp2)));\ndVip_dVG=(((((VDSS*dVDSS_dVG)+ddeltaV_dVG)*tmp1)-(((tmp3*(-dVDSS_dVG))+ddeltaV_dVG)*tmp2)));\ntmp1=(((Vt*(sqrt_if-1.5))/((4.0*VDSSprime_sqrt)*if_)));\ndVDSSprime_dVD=((tmp1*dif_dVD));\ndVDSSprime_dVS=((tmp1*dif_dVS));\ndVDSSprime_dVG=((tmp1*dif_dVG));\ntmp1=((dirprime_dv*inv_Vt));\ntmp2=((1.0/sqrt_VDSSprime_deltaV));\ntmp3=((1.0/sqrt_Vds_VDSSprime_deltaV));\ndirprime_dVD=((tmp1*(((dVP_dVD-0.5)-(((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)*tmp2))+(((Vdsprime*(0.5-dVDSSprime_dVD))+ddeltaV_dVD)*tmp3))));\ndirprime_dVS=((tmp1*(((dVP_dVS-0.5)-(((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)*tmp2))+(((Vdsprime*((-0.5)-dVDSSprime_dVS))+ddeltaV_dVS)*tmp3))));\ndirprime_dVG=((tmp1*((dVP_dVG-(((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)*tmp2))+(((Vdsprime*(-dVDSSprime_dVG))+ddeltaV_dVG)*tmp3))));\ntmp1=((Lc_LAMBDA/((Lc_UCRIT+Vds)-Vip)));\nddeltaL_dVD=((tmp1*(0.5-dVip_dVD)));\nddeltaL_dVS=((tmp1*((-0.5)-dVip_dVS)));\nddeltaL_dVG=(((-tmp1)*dVip_dVG));\ntmp1=((1.0/sqrt_Lprime_Lmin));\ndLeq_dVD=((tmp1*((-ddeltaL_dVD)+((0.5+dVip_dVD)*inv_UCRIT))));\ndLeq_dVS=((tmp1*((-ddeltaL_dVS)+(((-0.5)+dVip_dVS)*inv_UCRIT))));\ndLeq_dVG=((tmp1*((-ddeltaL_dVG)+(dVip_dVG*inv_UCRIT))));\ntmp1=((dir_dv*inv_Vt));\ndir_dVD=((tmp1*(dVP_dVD-1.0)));\ndir_dVS=((tmp1*dVP_dVS));\ndir_dVG=((tmp1*dVP_dVG));\ntmp1=(((((-(1.0+n_1))*Vt)*0.66666666)/sif_sir_2));\ntmp2=((tmp1*(sif+(2.0*sir))));\ntmp3=((tmp1*(sir+(2.0*sif))));\ntmp1=((((-n_1)*qi)/(((2.0+n_1)+n_1)*VP_PHI_eps)));\ndQI_dVD=((((tmp1*dVP_dVD)+(tmp2*dif_dVD))+(tmp3*dir_dVD)));\ndQI_dVS=((((tmp1*dVP_dVS)+(tmp2*dif_dVS))+(tmp3*dir_dVS)));\ndQI_dVG=((((tmp1*dVP_dVG)+(tmp2*dif_dVG))+(tmp3*dir_dVG)));\ntmp1=(((1.0+n_1)-(qi/((2.0*(1.0+n_1))*VP_PHI_eps))));\ndQB_dVD=(((-n_1_n)*((tmp1*dVP_dVD)+dQI_dVD)));\ndQB_dVS=(((-n_1_n)*((tmp1*dVP_dVS)+dQI_dVS)));\ndQB_dVG=(((-n_1_n)*((tmp1*dVP_dVG)+dQI_dVG)));\nif(((E0==0.0))) begin :\ntmp1=(((THETA*VPprime)/(THETA_VP_1*sqrt_VP_Vt)));\ndVPprime_dVD=((tmp1*dVP_dVD));\ndVPprime_dVS=((tmp1*dVP_dVS));\ndVPprime_dVG=((tmp1*dVP_dVG));\ndbeta_dVD=(((-dLeq_dVD)-dVPprime_dVD));\ndbeta_dVS=(((-dLeq_dVS)-dVPprime_dVS));\ndbeta_dVG=(((-dLeq_dVG)-dVPprime_dVG));end\n else begin :\ntmp1=((T0/E0_Q_1));\ndbeta_dVD=(((-dLeq_dVD)+(tmp1*(dQB_dVD+(eta_qi*dQI_dVD)))));\ndbeta_dVS=(((-dLeq_dVS)+(tmp1*(dQB_dVS+(eta_qi*dQI_dVS)))));\ndbeta_dVG=(((-dLeq_dVG)+(tmp1*(dQB_dVG+(eta_qi*dQI_dVG)))));end\n\ntmp1=(((-GAMMA_S)/(((4.0*n)*sqrt_PHI_VP)*((PHI_T+VP)+Vt_4))));\ndn_dVD=((tmp1*dVP_dVD));\ndn_dVS=((tmp1*dVP_dVS));\ndn_dVG=((tmp1*dVP_dVG));\ngds=((Ispec*((((dn_dVD+dbeta_dVD)*if_ir)+dif_dVD)-dirprime_dVD)));\ngms=(((-Ispec)*((((dn_dVS+dbeta_dVS)*if_ir)+dif_dVS)-dirprime_dVS)));\ngm=((Ispec*((((dn_dVG+dbeta_dVG)*if_ir)+dif_dVG)-dirprime_dVG)));\ngmbs=(((gms-gm)-gds));\nRSeff=(((RSH*HDIF)/(Weff-DW)));\nRDeff=(((RSH*HDIF)/(Weff-DW)));\ntmp1=((1.0/((1.0+(gms*RSeff))+(gds*RDeff))));\nId=((Id*tmp1));\nVib=(((VD-VS)-(IBN_2*VDSS)));\nif((((Vib>0.0)&&(IBA_IBB>0.0)))) begin :\ninv_Vib=((1.0/Vib));\nLc_IBB_Vib=(((-Lc_IBB)*inv_Vib));\nif(((Lc_IBB_Vib<=(-35.0)))) Lc_IBB_Vib=((-35.0));\nexp_ib=(exp(Lc_IBB_Vib));\nisub=(((IBA_IBB*Vib)*exp_ib));\nIsub=((isub*Id));\ndIsub_factor=(((Isub*inv_Vib)*(1.0-Lc_IBB_Vib)));end\n else begin :\nLc_IBB_Vib=(0.0);\nIsub=(0.0);end\n\nIbd=((Ibd-Isub));\nWLCox=(((Weff*Leff)*COX));\nsif3=((sif*sif2));\nsir3=((sir*sir2));\ntmp1=(sqrt((PHI_T+(0.5*VP))));\nsqrt_PHI_VP2_2=((tmp1+tmp1));\nn_Vt_COX=((((1.0+(GAMMAprime/sqrt_PHI_VP2_2))*Vt)*WLCox));\nQD=(((-n_Vt_COX)*(((0.266666666*((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3)))/sif_sir_2)-0.5)));\nQS=(((-n_Vt_COX)*(((0.266666666*((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3)))/sif_sir_2)-0.5)));\nQI=((QS+QD));\nQB=(((WLCox*(((((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)+VGprime)-VGstar))-((QI*GAMMAprime)/(GAMMAprime+sqrt_PHI_VP2_2))));\nQG=(((-QI)-QB));\nI(d,s)<+(((TYPE*Mode)*Id));\nddt_QD=(ddt(QD));\nddt_QS=(ddt(QS));\nif(((Mode==1))) begin :\nI(d,b)<+((TYPE*ddt_QD));\nI(s,b)<+((TYPE*ddt_QS));\nI(d,b)<+((TYPE*Isub));end\n else begin :\nI(s,b)<+((TYPE*ddt_QD));\nI(d,b)<+((TYPE*ddt_QS));\nI(s,b)<+((TYPE*Isub));end\n\nI(g,b)<+((TYPE*ddt(QG)));\nif((Noise)) begin :Noise_block\nreal S_flicker,S_thermal;\nS_thermal=((((4*1.3806226e-23)*T)*Gn));\nS_flicker=((((KF*gm)*gm)/(((Weff*NS)*Leff)*COX)));\nI(d,s)<+(white_noise(S_thermal,\"thermal\"));\nI(d,s)<+(flicker_noise(S_flicker,AF,\"flicker\"));end\n\nif((((AS==0.0)&&(HDIF>0.0)))) as_i=(((2.0*HDIF)*Weff)); else as_i=(AS);\nif((((PS==0.0)&&(HDIF>0.0)))) ps_i=(((4.0*HDIF)+(1.0*Weff))); else ps_i=(PS);\nif((((AD==0.0)&&(HDIF>0.0)))) ad_i=(((2.0*HDIF)*Weff)); else ad_i=(AD);\nif((((PD==0.0)&&(HDIF>0.0)))) pd_i=(((4.0*HDIF)+(1.0*Weff))); else pd_i=(PD);\ntemp_arg=(exp(((((refEg/$vt(Tnom))-(Eg/Vt))+(tp_xti*ln(ratioT)))/xd_n)));\njs_t=((xd_js*temp_arg));\njsw_t=((xd_jsw*temp_arg));\njswg_t=((xd_jswg*temp_arg));\npb_t=((xd_pb-(tp_pb*deltaT)));\npbsw_t=((xd_pbsw-(tp_pbsw*deltaT)));\npbswg_t=((xd_pbswg-(tp_pbswg*deltaT)));\ncj_t=((xd_cj*(1.0+(tp_cj*deltaT))));\ncjsw_t=((xd_cjsw*(1.0+(tp_cjsw*deltaT))));\ncjswg_t=((xd_cjswg*(1.0+(tp_cjswg*deltaT))));\nnjts_t=((xd_njts*(1.0+((ratioT-1.0)*tp_njts))));\nnjtssw_t=((xd_njtssw*(1.0+((ratioT-1.0)*tp_njtssw))));\nnjtsswg_t=((xd_njtsswg*(1.0+((ratioT-1.0)*tp_njtsswg))));\nv_di_b=((TYPE*V(b,d)));\nv_si_b=((TYPE*V(b,s)));\nis_d=((((js_t*ad_i)+(jsw_t*pd_i))+(jswg_t*Weff)));\narg_d=((((-v_di_b)*ratioT)/(Vt*xd_n)));\nif(((arg_d<=(-40.0)))) arg_d=((-40.0));\ntmp0=(((((-v_di_b)+xd_bv)*ratioT)/(Vt*xd_n)));\nif(((tmp0>70))) f_breakdown_d=(1.0); else f_breakdown_d=((1.0+(xd_xjbv*exp((-tmp0)))));\nidb_tun=((((-Weff)*jswg_t)*(exp(((((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_di_b),1.0e-3)))-1.0)));\nidb_tun=((idb_tun-((pd_i*jsw_t)*(exp(((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3)))-1.0))));\nidb_tun=((idb_tun-((ad_i*js_t)*(exp(((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3)))-1.0))));\nI(d,b)<+(((((((is_d*(1.0-exp(arg_d)))*f_breakdown_d)+(v_di_b*xd_gmin))+idb_tun)*TYPE)*M));\nis_s=((((js_t*as_i)+(jsw_t*ps_i))+(jswg_t*Weff)));\narg_s=((((-v_si_b)*ratioT)/(Vt*xd_n)));\nif(((arg_s<=(-40.0)))) arg_s=((-40.0));\ntmp0=(((((-v_si_b)+xd_bv)*ratioT)/(Vt*xd_n)));\nif(((tmp0>70))) f_breakdown_s=(1.0); else f_breakdown_s=((1.0+(xd_xjbv*exp((-tmp0)))));\nisb_tun=((((-Weff)*jswg_t)*(exp(((((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_si_b),1.0e-3)))-1.0)));\nisb_tun=((isb_tun-((ps_i*jsw_t)*(exp(((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3)))-1.0))));\nisb_tun=((isb_tun-((as_i*js_t)*(exp(((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3)))-1.0))));\nI(s,b)<+(((((((is_s*(1.0-exp(arg_s)))*f_breakdown_s)+(v_si_b*xd_gmin))+isb_tun)*TYPE)*M));\nif(((v_di_b>0.0))) begin :\ncsb_d=(((cj_t*ad_i)*exp(((-xd_mj)*ln((1.0+(v_di_b/pb_t)))))));\ncssw_d=(((cjsw_t*pd_i)*exp(((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t)))))));\ncsswg_d=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t)))))));end\n else begin :\ncsb_d=(((cj_t*ad_i)*(1.0-((xd_mj*v_di_b)/pb_t))));\ncssw_d=(((cjsw_t*pd_i)*(1.0-((xd_mjsw*v_di_b)/pbsw_t))));\ncsswg_d=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_di_b)/pbswg_t))));end\n\nqjd=((((csb_d+cssw_d)+csswg_d)*v_di_b));\nI(d,b)<+(((ddt(qjd)*TYPE)*M));\nif(((v_si_b>0.0))) begin :\ncsb_s=(((cj_t*as_i)*exp(((-xd_mj)*ln((1.0+(v_si_b/pb_t)))))));\ncssw_s=(((cjsw_t*ps_i)*exp(((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t)))))));\ncsswg_s=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t)))))));end\n else begin :\ncsb_s=(((cj_t*as_i)*(1.0-((xd_mj*v_si_b)/pb_t))));\ncssw_s=(((cjsw_t*ps_i)*(1.0-((xd_mjsw*v_si_b)/pbsw_t))));\ncsswg_s=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_si_b)/pbswg_t))));end\n\nqjs=((((csb_s+cssw_s)+csswg_s)*v_si_b));\nI(s,b)<+(((ddt(qjs)*TYPE)*M));end\n",
"datatypename" : "analog",
"attributes" : {},
"parameters" : {},
"references" : {
"code" : [4]
}
},
{
"id" : 4,
"uid" : "begin :\nEPSOX=((3.9*8.85418792394420013968e-12));\nepssil=((11.7*8.85418792394420013968e-12));\nIbd=(0.0);\nTHETA_VP_1=(0.0);\nVPprime=(0.0);\nsqrt_VP_Vt=(0.0);\neps_COX=((epssil/COX));\nLc=(sqrt((eps_COX*XJ)));\nLc_LAMBDA=((Lc*LAMBDA));\neps_COX_W=(((3.0*eps_COX)*WETA));\neps_COX_L=((eps_COX*LETA));\nIBN_2=((IBN+IBN));\nT0=((COX/(epssil*E0)));\nV0=(((Q0+Q0)/COX));\neta_qi=(((TYPE>0)?0.5:0.3333333333333));\nif(((TEMP==1.0e21))) T=(($temperature()+Trise)); else T=((TEMP+273.15));\nif(((TNOM==1.0e21))) Tnom=((25+273.15)); else Tnom=((TNOM+273.15));\nVt=($vt(T));\nVt_01=((0.1*Vt));\ninv_Vt=((1.0/Vt));\nVt_2=((Vt+Vt));\nVt_4=((Vt_2+Vt_2));\nVt_Vt=((Vt*Vt));\nVt_Vt_2=((Vt_Vt+Vt_Vt));\nVt_Vt_16=((16.0*Vt_Vt));\nEg=((1.16-(((7.02e-4*T)*T)/(T+1108.0))));\nrefEg=((1.16-(((7.02e-4*Tnom)*Tnom)/(Tnom+1108.0))));\ndeltaT=((T-Tnom));\nratioT=((T/Tnom));\nVTO_T=((VTO-(TCV*deltaT)));\nKP_T=((KP*pow(ratioT,BEX)));\nUCRIT_T=((UCRIT*pow(ratioT,UCEX)));\nIBB_T=((IBB*(1.0+(IBBT*deltaT))));\nPHI_T=(((((PHI*ratioT)-((3.0*Vt)*ln(ratioT)))-(refEg*ratioT))+Eg));\ntmp1=(0.2);\ntmp2=((PHI_T-tmp1));\nPHI_T=(((0.5*(tmp2+sqrt(((tmp2*tmp2)+(Vt*Vt)))))+tmp1));\nsqrt_PHI=(sqrt(PHI_T));\ninv_UCRIT=((1.0/UCRIT_T));\nLc_UCRIT=((Lc*UCRIT_T));\nLc_IBB=((Lc*IBB_T));\nIBA_IBB=((IBA/IBB_T));\nLeff=((L+DL));\nWeff=((W+DW));\nVc=((UCRIT_T*Leff));\nlog_Vc_Vt=((Vt*(ln(((0.5*Vc)*inv_Vt))-0.6)));\nAWL=((1.0/sqrt((Weff*Leff))));\nif(((TYPE>0))) VTO_S=(((AVTO!=1e-6)?((AWL*(AVTO-1e-6))+VTO_T):VTO_T)); else VTO_S=(((AVTO!=1e-6)?((AWL*(1e-6-AVTO))-VTO_T):(-VTO_T)));\nKP_Weff=((Weff*((AKP!=1e-6)?(KP_T*(1+((AKP-1e-6)*AWL))):KP_T)));\nGAMMA_S=(((AGAMMA!=1e-6)?(GAMMA+((AGAMMA-1e-6)*AWL)):GAMMA));\nGAMMA_sqrt_PHI=((GAMMA_S*sqrt_PHI));\nif(((V0==0.0))) deltaVFB=(0.0); else begin :VGprime_block\nreal sqv;\nvL=((0.28*((Leff/(LK*NS))-0.1)));\nsqv=((1.0/(1.0+(0.5*(vL+sqrt(((vL*vL)+1.936e-3)))))));\ndeltaVFB=(((V0*sqv)*sqv));end\n\nVG=((TYPE*V(b,g)));\nVS=((TYPE*V(b,s)));\nVD=((TYPE*V(b,d)));\nif((((VD-VS)<=0))) begin :\nMode=((-1));\nT1=(VS);\nVS=(VD);\nVD=(T1);end\n else Mode=(1);\nVGstar=(((((VG-VTO_S)-deltaVFB)+PHI_T)+GAMMA_sqrt_PHI));\nsqrt_VGstar=(sqrt(((VGstar*VGstar)+(2.0*Vt_Vt_16))));\nVGprime=((0.5*(VGstar+sqrt_VGstar)));\nPHI_VS=((PHI_T+VS));\nsqrt_PHI_VS_Vt=(sqrt(((PHI_VS*PHI_VS)+Vt_Vt_16)));\nsqrt_PHI_VS=(sqrt((0.5*(PHI_VS+sqrt_PHI_VS_Vt))));\nPHI_VD=((PHI_T+VD));\nsqrt_PHI_VD_Vt=(sqrt(((PHI_VD*PHI_VD)+Vt_Vt_16)));\nsqrt_PHI_VD=(sqrt((0.5*(PHI_VD+sqrt_PHI_VD_Vt))));\nWETA_W=(((eps_COX_W*M)/Weff));\nLETA_L=(((eps_COX_L*NS)/Leff));\nbig_sqrt_VP0=(sqrt((VGprime+((0.25*GAMMA_S)*GAMMA_S))));\nVP0=(((VGprime-PHI_T)-(GAMMA_S*(big_sqrt_VP0-(0.5*GAMMA_S)))));\nsqrt_PHI_VP0=(sqrt(((VP0+PHI_T)+Vt_01)));\nGAMMAstar=(((GAMMA_S-(LETA_L*(sqrt_PHI_VS+sqrt_PHI_VD)))+(WETA_W*sqrt_PHI_VP0)));\nsqrt_GAMMAstar=(sqrt(((GAMMAstar*GAMMAstar)+Vt_01)));\nGAMMAprime=((0.5*(GAMMAstar+sqrt_GAMMAstar)));\nbig_sqrt_VP=(sqrt((VGprime+((0.25*GAMMAprime)*GAMMAprime))));\nVP=(((VGprime-PHI_T)-(GAMMAprime*(big_sqrt_VP-(0.5*GAMMAprime)))));\ntmp1=(((VP-VS)*inv_Vt));\nif(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n\nif_=((yk*(1.0+yk)));\nsqrt_if=(sqrt(if_));\ndif_dv=(yk);\nVt_Vc=((Vt/Vc));\nVDSS_sqrt=(sqrt((0.25+(sqrt_if*Vt_Vc))));\nVDSS=((Vc*(VDSS_sqrt-0.5)));\nVds=((0.5*(VD-VS)));\ndeltaV_2=((Vt_Vt_16*((LAMBDA*(sqrt_if-(VDSS*inv_Vt)))+15.625e-3)));\nsqrt_VDSS_deltaV=(sqrt(((VDSS*VDSS)+deltaV_2)));\nsqrt_Vds_VDSS_deltaV=(sqrt((((Vds-VDSS)*(Vds-VDSS))+deltaV_2)));\nVip=((sqrt_VDSS_deltaV-sqrt_Vds_VDSS_deltaV));\nVDSSprime_sqrt=(sqrt((0.25+((sqrt_if-(0.75*ln(if_)))*Vt_Vc))));\nVDSSprime=(((Vc*(VDSSprime_sqrt-0.5))+log_Vc_Vt));\nVdsprime=((Vds-VDSSprime));\nsqrt_VDSSprime_deltaV=(sqrt(((VDSSprime*VDSSprime)+deltaV_2)));\nsqrt_Vds_VDSSprime_deltaV=(sqrt(((Vdsprime*Vdsprime)+deltaV_2)));\ntmp1=((((((VP-Vds)-VS)-sqrt_VDSSprime_deltaV)+sqrt_Vds_VDSSprime_deltaV)*inv_Vt));\nif(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n\nirprime=((yk*(1.0+yk)));\nsqrt_irprime=(sqrt(irprime));\ndirprime_dv=(yk);\ndeltaL=((Lc_LAMBDA*ln((1.0+((Vds-Vip)/Lc_UCRIT)))));\nLprime=(((Leff-deltaL)+((Vds+Vip)*inv_UCRIT)));\nLmin=((0.1*Leff));\nsqrt_Lprime_Lmin=(sqrt(((Lprime*Lprime)+(Lmin*Lmin))));\nLeq=((0.5*(Lprime+sqrt_Lprime_Lmin)));\ntmp1=(((VP-VD)*inv_Vt));\nif(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n\nir=((yk*(1.0+yk)));\nsqrt_ir=(sqrt(ir));\ndir_dv=(yk);\nsif2=((0.25+if_));\nsir2=((0.25+ir));\nsif=(sqrt(sif2));\nsir=(sqrt(sir2));\nsif_sir_2=(((sif+sir)*(sif+sir)));\nVP_PHI_eps=(((VP+PHI_T)+1.0e-6));\nsqrt_PHI_VP_2=((2.0*sqrt(VP_PHI_eps)));\nn_1=((GAMMA_S/sqrt_PHI_VP_2));\nn_1_n=((GAMMA_S/(sqrt_PHI_VP_2+GAMMA_S)));\nqi=((((-(1.0+n_1))*Vt)*((((0.66666666+0.66666666)*((sir2+(sir*sif))+sif2))/(sif+sir))-1.0)));\nqb=(((((-0.5)*GAMMA_S)*sqrt_PHI_VP_2)-(n_1_n*qi)));\nif(((E0==0.0))) begin :\nsqrt_VP_Vt=(sqrt(((VP*VP)+Vt_Vt_2)));\nVPprime=((0.5*(VP+sqrt_VP_Vt)));\nTHETA_VP_1=((1.0+(THETA*VPprime)));\nbeta=((KP_Weff/(Leq*THETA_VP_1)));end\n else begin :\nif((((qb+(eta_qi*qi))>0.0))) E0_Q_1=((1.0+(T0*(qb+(eta_qi*qi))))); else E0_Q_1=((1.0-(T0*(qb+(eta_qi*qi)))));\nT0_GAMMA_1=((1.0+(T0*GAMMA_sqrt_PHI)));\nbeta=(((KP_Weff*T0_GAMMA_1)/(Leq*E0_Q_1)));end\n\nsqrt_PHI_VP=(sqrt(((PHI_T+VP)+Vt_4)));\nn=((1.0+(GAMMA_S/(2.0*sqrt_PHI_VP))));\nif_ir=((if_-irprime));\nIspec=(((Vt_Vt_2*n)*beta));\nId=((Ispec*if_ir));\nVon=((VTO_S+(GAMMAprime*(sqrt_PHI_VS-sqrt_PHI))));\nVdsat=((Vt*((2.0*sqrt_if)+4.0)));\nGn=((beta*abs(qi)));\ntmp1=((GAMMAprime/(sqrt_GAMMAstar+sqrt_GAMMAstar)));\ntmp2=((VGprime/sqrt_VGstar));\ndGAMMAprime_dVD=(((((-LETA_L)*tmp1)*sqrt_PHI_VD)/sqrt_PHI_VD_Vt));\ndGAMMAprime_dVS=(((((-LETA_L)*tmp1)*sqrt_PHI_VS)/sqrt_PHI_VS_Vt));\ndGAMMAprime_dVG=(((((WETA_W*tmp1)*(big_sqrt_VP0-(0.5*GAMMA_S)))/(big_sqrt_VP0*sqrt_PHI_VP0))*tmp2));\ntmp3=(((VP+PHI_T)/big_sqrt_VP));\ndVP_dVD=(((-tmp3)*dGAMMAprime_dVD));\ndVP_dVS=(((-tmp3)*dGAMMAprime_dVS));\ndVP_dVG=((((-tmp3)*dGAMMAprime_dVG)+((1.0-(GAMMAprime/(big_sqrt_VP+big_sqrt_VP)))*tmp2)));\ntmp1=((dif_dv*inv_Vt));\ndif_dVD=((tmp1*dVP_dVD));\ndif_dVS=((tmp1*(dVP_dVS-1.0)));\ndif_dVG=((tmp1*dVP_dVG));\ntmp1=((Vt/((4.0*VDSS_sqrt)*sqrt_if)));\ndVDSS_dVD=((tmp1*dif_dVD));\ndVDSS_dVS=((tmp1*dif_dVS));\ndVDSS_dVG=((tmp1*dif_dVG));\ntmp1=(((Vt_4+Vt_4)*LAMBDA));\ntmp2=((Vt/(sqrt_if+sqrt_if)));\nddeltaV_dVD=((tmp1*((dif_dVD*tmp2)-dVDSS_dVD)));\nddeltaV_dVS=((tmp1*((dif_dVS*tmp2)-dVDSS_dVS)));\nddeltaV_dVG=((tmp1*((dif_dVG*tmp2)-dVDSS_dVG)));\ntmp1=((1.0/sqrt_VDSS_deltaV));\ntmp2=((1.0/sqrt_Vds_VDSS_deltaV));\ntmp3=((Vds-VDSS));\ndVip_dVD=(((((VDSS*dVDSS_dVD)+ddeltaV_dVD)*tmp1)-(((tmp3*(0.5-dVDSS_dVD))+ddeltaV_dVD)*tmp2)));\ndVip_dVS=(((((VDSS*dVDSS_dVS)+ddeltaV_dVS)*tmp1)-(((tmp3*((-0.5)-dVDSS_dVS))+ddeltaV_dVS)*tmp2)));\ndVip_dVG=(((((VDSS*dVDSS_dVG)+ddeltaV_dVG)*tmp1)-(((tmp3*(-dVDSS_dVG))+ddeltaV_dVG)*tmp2)));\ntmp1=(((Vt*(sqrt_if-1.5))/((4.0*VDSSprime_sqrt)*if_)));\ndVDSSprime_dVD=((tmp1*dif_dVD));\ndVDSSprime_dVS=((tmp1*dif_dVS));\ndVDSSprime_dVG=((tmp1*dif_dVG));\ntmp1=((dirprime_dv*inv_Vt));\ntmp2=((1.0/sqrt_VDSSprime_deltaV));\ntmp3=((1.0/sqrt_Vds_VDSSprime_deltaV));\ndirprime_dVD=((tmp1*(((dVP_dVD-0.5)-(((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)*tmp2))+(((Vdsprime*(0.5-dVDSSprime_dVD))+ddeltaV_dVD)*tmp3))));\ndirprime_dVS=((tmp1*(((dVP_dVS-0.5)-(((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)*tmp2))+(((Vdsprime*((-0.5)-dVDSSprime_dVS))+ddeltaV_dVS)*tmp3))));\ndirprime_dVG=((tmp1*((dVP_dVG-(((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)*tmp2))+(((Vdsprime*(-dVDSSprime_dVG))+ddeltaV_dVG)*tmp3))));\ntmp1=((Lc_LAMBDA/((Lc_UCRIT+Vds)-Vip)));\nddeltaL_dVD=((tmp1*(0.5-dVip_dVD)));\nddeltaL_dVS=((tmp1*((-0.5)-dVip_dVS)));\nddeltaL_dVG=(((-tmp1)*dVip_dVG));\ntmp1=((1.0/sqrt_Lprime_Lmin));\ndLeq_dVD=((tmp1*((-ddeltaL_dVD)+((0.5+dVip_dVD)*inv_UCRIT))));\ndLeq_dVS=((tmp1*((-ddeltaL_dVS)+(((-0.5)+dVip_dVS)*inv_UCRIT))));\ndLeq_dVG=((tmp1*((-ddeltaL_dVG)+(dVip_dVG*inv_UCRIT))));\ntmp1=((dir_dv*inv_Vt));\ndir_dVD=((tmp1*(dVP_dVD-1.0)));\ndir_dVS=((tmp1*dVP_dVS));\ndir_dVG=((tmp1*dVP_dVG));\ntmp1=(((((-(1.0+n_1))*Vt)*0.66666666)/sif_sir_2));\ntmp2=((tmp1*(sif+(2.0*sir))));\ntmp3=((tmp1*(sir+(2.0*sif))));\ntmp1=((((-n_1)*qi)/(((2.0+n_1)+n_1)*VP_PHI_eps)));\ndQI_dVD=((((tmp1*dVP_dVD)+(tmp2*dif_dVD))+(tmp3*dir_dVD)));\ndQI_dVS=((((tmp1*dVP_dVS)+(tmp2*dif_dVS))+(tmp3*dir_dVS)));\ndQI_dVG=((((tmp1*dVP_dVG)+(tmp2*dif_dVG))+(tmp3*dir_dVG)));\ntmp1=(((1.0+n_1)-(qi/((2.0*(1.0+n_1))*VP_PHI_eps))));\ndQB_dVD=(((-n_1_n)*((tmp1*dVP_dVD)+dQI_dVD)));\ndQB_dVS=(((-n_1_n)*((tmp1*dVP_dVS)+dQI_dVS)));\ndQB_dVG=(((-n_1_n)*((tmp1*dVP_dVG)+dQI_dVG)));\nif(((E0==0.0))) begin :\ntmp1=(((THETA*VPprime)/(THETA_VP_1*sqrt_VP_Vt)));\ndVPprime_dVD=((tmp1*dVP_dVD));\ndVPprime_dVS=((tmp1*dVP_dVS));\ndVPprime_dVG=((tmp1*dVP_dVG));\ndbeta_dVD=(((-dLeq_dVD)-dVPprime_dVD));\ndbeta_dVS=(((-dLeq_dVS)-dVPprime_dVS));\ndbeta_dVG=(((-dLeq_dVG)-dVPprime_dVG));end\n else begin :\ntmp1=((T0/E0_Q_1));\ndbeta_dVD=(((-dLeq_dVD)+(tmp1*(dQB_dVD+(eta_qi*dQI_dVD)))));\ndbeta_dVS=(((-dLeq_dVS)+(tmp1*(dQB_dVS+(eta_qi*dQI_dVS)))));\ndbeta_dVG=(((-dLeq_dVG)+(tmp1*(dQB_dVG+(eta_qi*dQI_dVG)))));end\n\ntmp1=(((-GAMMA_S)/(((4.0*n)*sqrt_PHI_VP)*((PHI_T+VP)+Vt_4))));\ndn_dVD=((tmp1*dVP_dVD));\ndn_dVS=((tmp1*dVP_dVS));\ndn_dVG=((tmp1*dVP_dVG));\ngds=((Ispec*((((dn_dVD+dbeta_dVD)*if_ir)+dif_dVD)-dirprime_dVD)));\ngms=(((-Ispec)*((((dn_dVS+dbeta_dVS)*if_ir)+dif_dVS)-dirprime_dVS)));\ngm=((Ispec*((((dn_dVG+dbeta_dVG)*if_ir)+dif_dVG)-dirprime_dVG)));\ngmbs=(((gms-gm)-gds));\nRSeff=(((RSH*HDIF)/(Weff-DW)));\nRDeff=(((RSH*HDIF)/(Weff-DW)));\ntmp1=((1.0/((1.0+(gms*RSeff))+(gds*RDeff))));\nId=((Id*tmp1));\nVib=(((VD-VS)-(IBN_2*VDSS)));\nif((((Vib>0.0)&&(IBA_IBB>0.0)))) begin :\ninv_Vib=((1.0/Vib));\nLc_IBB_Vib=(((-Lc_IBB)*inv_Vib));\nif(((Lc_IBB_Vib<=(-35.0)))) Lc_IBB_Vib=((-35.0));\nexp_ib=(exp(Lc_IBB_Vib));\nisub=(((IBA_IBB*Vib)*exp_ib));\nIsub=((isub*Id));\ndIsub_factor=(((Isub*inv_Vib)*(1.0-Lc_IBB_Vib)));end\n else begin :\nLc_IBB_Vib=(0.0);\nIsub=(0.0);end\n\nIbd=((Ibd-Isub));\nWLCox=(((Weff*Leff)*COX));\nsif3=((sif*sif2));\nsir3=((sir*sir2));\ntmp1=(sqrt((PHI_T+(0.5*VP))));\nsqrt_PHI_VP2_2=((tmp1+tmp1));\nn_Vt_COX=((((1.0+(GAMMAprime/sqrt_PHI_VP2_2))*Vt)*WLCox));\nQD=(((-n_Vt_COX)*(((0.266666666*((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3)))/sif_sir_2)-0.5)));\nQS=(((-n_Vt_COX)*(((0.266666666*((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3)))/sif_sir_2)-0.5)));\nQI=((QS+QD));\nQB=(((WLCox*(((((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)+VGprime)-VGstar))-((QI*GAMMAprime)/(GAMMAprime+sqrt_PHI_VP2_2))));\nQG=(((-QI)-QB));\nI(d,s)<+(((TYPE*Mode)*Id));\nddt_QD=(ddt(QD));\nddt_QS=(ddt(QS));\nif(((Mode==1))) begin :\nI(d,b)<+((TYPE*ddt_QD));\nI(s,b)<+((TYPE*ddt_QS));\nI(d,b)<+((TYPE*Isub));end\n else begin :\nI(s,b)<+((TYPE*ddt_QD));\nI(d,b)<+((TYPE*ddt_QS));\nI(s,b)<+((TYPE*Isub));end\n\nI(g,b)<+((TYPE*ddt(QG)));\nif((Noise)) begin :Noise_block\nreal S_flicker,S_thermal;\nS_thermal=((((4*1.3806226e-23)*T)*Gn));\nS_flicker=((((KF*gm)*gm)/(((Weff*NS)*Leff)*COX)));\nI(d,s)<+(white_noise(S_thermal,\"thermal\"));\nI(d,s)<+(flicker_noise(S_flicker,AF,\"flicker\"));end\n\nif((((AS==0.0)&&(HDIF>0.0)))) as_i=(((2.0*HDIF)*Weff)); else as_i=(AS);\nif((((PS==0.0)&&(HDIF>0.0)))) ps_i=(((4.0*HDIF)+(1.0*Weff))); else ps_i=(PS);\nif((((AD==0.0)&&(HDIF>0.0)))) ad_i=(((2.0*HDIF)*Weff)); else ad_i=(AD);\nif((((PD==0.0)&&(HDIF>0.0)))) pd_i=(((4.0*HDIF)+(1.0*Weff))); else pd_i=(PD);\ntemp_arg=(exp(((((refEg/$vt(Tnom))-(Eg/Vt))+(tp_xti*ln(ratioT)))/xd_n)));\njs_t=((xd_js*temp_arg));\njsw_t=((xd_jsw*temp_arg));\njswg_t=((xd_jswg*temp_arg));\npb_t=((xd_pb-(tp_pb*deltaT)));\npbsw_t=((xd_pbsw-(tp_pbsw*deltaT)));\npbswg_t=((xd_pbswg-(tp_pbswg*deltaT)));\ncj_t=((xd_cj*(1.0+(tp_cj*deltaT))));\ncjsw_t=((xd_cjsw*(1.0+(tp_cjsw*deltaT))));\ncjswg_t=((xd_cjswg*(1.0+(tp_cjswg*deltaT))));\nnjts_t=((xd_njts*(1.0+((ratioT-1.0)*tp_njts))));\nnjtssw_t=((xd_njtssw*(1.0+((ratioT-1.0)*tp_njtssw))));\nnjtsswg_t=((xd_njtsswg*(1.0+((ratioT-1.0)*tp_njtsswg))));\nv_di_b=((TYPE*V(b,d)));\nv_si_b=((TYPE*V(b,s)));\nis_d=((((js_t*ad_i)+(jsw_t*pd_i))+(jswg_t*Weff)));\narg_d=((((-v_di_b)*ratioT)/(Vt*xd_n)));\nif(((arg_d<=(-40.0)))) arg_d=((-40.0));\ntmp0=(((((-v_di_b)+xd_bv)*ratioT)/(Vt*xd_n)));\nif(((tmp0>70))) f_breakdown_d=(1.0); else f_breakdown_d=((1.0+(xd_xjbv*exp((-tmp0)))));\nidb_tun=((((-Weff)*jswg_t)*(exp(((((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_di_b),1.0e-3)))-1.0)));\nidb_tun=((idb_tun-((pd_i*jsw_t)*(exp(((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3)))-1.0))));\nidb_tun=((idb_tun-((ad_i*js_t)*(exp(((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3)))-1.0))));\nI(d,b)<+(((((((is_d*(1.0-exp(arg_d)))*f_breakdown_d)+(v_di_b*xd_gmin))+idb_tun)*TYPE)*M));\nis_s=((((js_t*as_i)+(jsw_t*ps_i))+(jswg_t*Weff)));\narg_s=((((-v_si_b)*ratioT)/(Vt*xd_n)));\nif(((arg_s<=(-40.0)))) arg_s=((-40.0));\ntmp0=(((((-v_si_b)+xd_bv)*ratioT)/(Vt*xd_n)));\nif(((tmp0>70))) f_breakdown_s=(1.0); else f_breakdown_s=((1.0+(xd_xjbv*exp((-tmp0)))));\nisb_tun=((((-Weff)*jswg_t)*(exp(((((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_si_b),1.0e-3)))-1.0)));\nisb_tun=((isb_tun-((ps_i*jsw_t)*(exp(((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3)))-1.0))));\nisb_tun=((isb_tun-((as_i*js_t)*(exp(((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3)))-1.0))));\nI(s,b)<+(((((((is_s*(1.0-exp(arg_s)))*f_breakdown_s)+(v_si_b*xd_gmin))+isb_tun)*TYPE)*M));\nif(((v_di_b>0.0))) begin :\ncsb_d=(((cj_t*ad_i)*exp(((-xd_mj)*ln((1.0+(v_di_b/pb_t)))))));\ncssw_d=(((cjsw_t*pd_i)*exp(((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t)))))));\ncsswg_d=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t)))))));end\n else begin :\ncsb_d=(((cj_t*ad_i)*(1.0-((xd_mj*v_di_b)/pb_t))));\ncssw_d=(((cjsw_t*pd_i)*(1.0-((xd_mjsw*v_di_b)/pbsw_t))));\ncsswg_d=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_di_b)/pbswg_t))));end\n\nqjd=((((csb_d+cssw_d)+csswg_d)*v_di_b));\nI(d,b)<+(((ddt(qjd)*TYPE)*M));\nif(((v_si_b>0.0))) begin :\ncsb_s=(((cj_t*as_i)*exp(((-xd_mj)*ln((1.0+(v_si_b/pb_t)))))));\ncssw_s=(((cjsw_t*ps_i)*exp(((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t)))))));\ncsswg_s=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t)))))));end\n else begin :\ncsb_s=(((cj_t*as_i)*(1.0-((xd_mj*v_si_b)/pb_t))));\ncssw_s=(((cjsw_t*ps_i)*(1.0-((xd_mjsw*v_si_b)/pbsw_t))));\ncsswg_s=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_si_b)/pbswg_t))));end\n\nqjs=((((csb_s+cssw_s)+csswg_s)*v_si_b));\nI(s,b)<+(((ddt(qjs)*TYPE)*M));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [5],
"block" : [2],
"item" : [6, 17, 30, 57, 1363, 1368, 1036, 1373, 1398, 1180, 1029, 1422, 1444, 421, 1464, 1484, 1508, 828, 1263, 1521, 1538, 1547, 979, 1344, 970, 1558, 1577, 335, 1596, 308, 1622, 1653, 1684, 1716, 1743, 1748, 536, 941, 1752, 1765, 1774, 1782, 266, 218, 1804, 1815, 206, 1832, 1849, 885, 878, 1884, 123, 1894, 1901, 1908, 113, 957, 103, 1076, 1120, 1064, 1147, 1157, 1135, 1172, 1021, 1243, 1233, 1223, 1012, 1279, 1002, 1304, 95, 1933, 1938, 695, 2126, 2142, 2149, 2158, 2172, 2192, 2210, 2227, 2239, 2253, 2263, 2283, 2300, 2312, 2324, 2336, 2344, 2470, 2482, 2490, 2497, 2512, 2525, 2536, 2549, 2561, 2566, 775, 2662, 2670, 686, 766, 678, 758, 2677, 2689, 2702, 2717, 2731, 2743, 2776, 2792, 2860, 2872, 2887, 2898, 2910, 2925, 2934, 2947, 2957, 2962, 2966, 2977, 2988, 3004, 3035, 3050, 3065, 3087, 3091, 3103, 3118, 3130, 3138, 3148, 3158, 3168, 3173, 3178, 3191, 3204, 3217, 3223, 3229, 3233, 3251, 3270, 3286, 3298, 3307, 3316, 3325, 3329, 3335, 3341, 3363, 3386, 3403, 3409, 3420, 3432, 3441, 3447, 3462, 3478, 3490, 3494, 3505, 3513, 3521, 547, 3008, 3533, 3544, 3557, 3570, 3583, 3598, 3609, 3620, 3631, 3728, 3740, 3748, 3756, 3764, 3777, 3791, 3805, 3813, 3859, 3869, 2914, 3881, 3893, 34, 3980, 3990, 3999, 554, 4008, 4017, 4031, 4065, 4099, 4108, 4127, 4136, 4144, 4154, 4164, 4203, 4212, 4295, 4336, 4380, 4421, 4465, 4516, 4540, 4564, 4588, 4626, 4664, 4702, 4743, 4784, 4825, 4867, 4909, 4951, 4975, 4999, 5011, 5030, 5036, 5074, 5113, 5195, 5117, 5232, 5261, 5273, 5292, 5040, 5298, 5323, 5373, 5327, 5394, 5409, 5556, 5566, 5573, 5672, 5682],
"variable" : []
}
},
{
"id" : 5,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "317",
"c" : "12"
},
"references" : {}
},
{
"id" : 6,
"uid" : "EPSOX=((3.9*8.85418792394420013968e-12));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [7],
"rhs" : [10],
"lexval" : [16]
}
},
{
"id" : 7,
"uid" : "EPSOX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [8]
}
},
{
"id" : 8,
"uid" : "EPSOX",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [9],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [6],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [7]
}
},
{
"id" : 9,
"uid" : "EPSOX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "EPSOX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "198",
"c" : "10"
},
"references" : {}
},
{
"id" : 10,
"uid" : "((3.9*8.85418792394420013968e-12))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [11]
}
},
{
"id" : 11,
"uid" : "(3.9*8.85418792394420013968e-12)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [12],
"arg2" : [14]
}
},
{
"id" : 12,
"uid" : "3.9",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [13]
}
},
{
"id" : 13,
"uid" : "3.9",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "3.9",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "319",
"c" : "18"
},
"references" : {}
},
{
"id" : 14,
"uid" : "8.85418792394420013968e-12",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [15]
}
},
{
"id" : 15,
"uid" : "8.85418792394420013968e-12",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "8.85418792394420013968e-12",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "319",
"c" : "25"
},
"references" : {}
},
{
"id" : 16,
"uid" : "EPSOX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "EPSOX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "319",
"c" : "9"
},
"references" : {}
},
{
"id" : 17,
"uid" : "epssil=((11.7*8.85418792394420013968e-12));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [18],
"rhs" : [23],
"lexval" : [29]
}
},
{
"id" : 18,
"uid" : "epssil",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [19]
}
},
{
"id" : 19,
"uid" : "epssil",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [20],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [17],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [18, 21, 22]
}
},
{
"id" : 20,
"uid" : "epssil",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "epssil",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "198",
"c" : "17"
},
"references" : {}
},
{
"id" : 21,
"uid" : "epssil",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [19]
}
},
{
"id" : 22,
"uid" : "epssil",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [19]
}
},
{
"id" : 23,
"uid" : "((11.7*8.85418792394420013968e-12))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [24]
}
},
{
"id" : 24,
"uid" : "(11.7*8.85418792394420013968e-12)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [25],
"arg2" : [27]
}
},
{
"id" : 25,
"uid" : "11.7",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [26]
}
},
{
"id" : 26,
"uid" : "11.7",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "11.7",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "320",
"c" : "18"
},
"references" : {}
},
{
"id" : 27,
"uid" : "8.85418792394420013968e-12",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [28]
}
},
{
"id" : 28,
"uid" : "8.85418792394420013968e-12",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "8.85418792394420013968e-12",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "320",
"c" : "26"
},
"references" : {}
},
{
"id" : 29,
"uid" : "epssil",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "epssil",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "320",
"c" : "9"
},
"references" : {}
},
{
"id" : 30,
"uid" : "Ibd=(0.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [31],
"rhs" : [53],
"lexval" : [56]
}
},
{
"id" : 31,
"uid" : "Ibd",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [32]
}
},
{
"id" : 32,
"uid" : "Ibd",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [33],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [34],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [31, 38, 35]
}
},
{
"id" : 33,
"uid" : "Ibd",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Ibd",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "183",
"c" : "26"
},
"references" : {}
},
{
"id" : 34,
"uid" : "Ibd=((Ibd-Isub));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [35],
"rhs" : [36],
"lexval" : [52]
}
},
{
"id" : 35,
"uid" : "Ibd",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [32]
}
},
{
"id" : 36,
"uid" : "((Ibd-Isub))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [37]
}
},
{
"id" : 37,
"uid" : "(Ibd-Isub)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [38],
"arg2" : [39]
}
},
{
"id" : 38,
"uid" : "Ibd",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [32]
}
},
{
"id" : 39,
"uid" : "Isub",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [40]
}
},
{
"id" : 40,
"uid" : "Isub",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [41],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [42],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [48, 49, 43, 39, 50, 51]
}
},
{
"id" : 41,
"uid" : "Isub",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Isub",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "138",
"c" : "16"
},
"references" : {}
},
{
"id" : 42,
"uid" : "Isub=(0.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [43],
"rhs" : [44],
"lexval" : [47]
}
},
{
"id" : 43,
"uid" : "Isub",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [40]
}
},
{
"id" : 44,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [45]
}
},
{
"id" : 45,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [46]
}
},
{
"id" : 46,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "734",
"c" : "20"
},
"references" : {}
},
{
"id" : 47,
"uid" : "Isub",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Isub",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "734",
"c" : "13"
},
"references" : {}
},
{
"id" : 48,
"uid" : "Isub",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [40]
}
},
{
"id" : 49,
"uid" : "Isub",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [40]
}
},
{
"id" : 50,
"uid" : "Isub",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [40]
}
},
{
"id" : 51,
"uid" : "Isub",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [40]
}
},
{
"id" : 52,
"uid" : "Ibd",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Ibd",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "737",
"c" : "9"
},
"references" : {}
},
{
"id" : 53,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [54]
}
},
{
"id" : 54,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [55]
}
},
{
"id" : 55,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "321",
"c" : "15"
},
"references" : {}
},
{
"id" : 56,
"uid" : "Ibd",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Ibd",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "321",
"c" : "9"
},
"references" : {}
},
{
"id" : 57,
"uid" : "THETA_VP_1=(0.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [58],
"rhs" : [1359],
"lexval" : [1362]
}
},
{
"id" : 58,
"uid" : "THETA_VP_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [59]
}
},
{
"id" : 59,
"uid" : "THETA_VP_1",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [60],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [61],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [58, 62, 1357, 1358]
}
},
{
"id" : 60,
"uid" : "THETA_VP_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "THETA_VP_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "185",
"c" : "52"
},
"references" : {}
},
{
"id" : 61,
"uid" : "THETA_VP_1=((1.0+(THETA*VPprime)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [62],
"rhs" : [63],
"lexval" : [1356]
}
},
{
"id" : 62,
"uid" : "THETA_VP_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [59]
}
},
{
"id" : 63,
"uid" : "((1.0+(THETA*VPprime)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [64]
}
},
{
"id" : 64,
"uid" : "(1.0+(THETA*VPprime))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [65],
"arg2" : [67]
}
},
{
"id" : 65,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [66]
}
},
{
"id" : 66,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "564",
"c" : "27"
},
"references" : {}
},
{
"id" : 67,
"uid" : "(THETA*VPprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [68],
"arg2" : [82]
}
},
{
"id" : 68,
"uid" : "THETA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [69]
}
},
{
"id" : 69,
"uid" : "THETA",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [70],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [71],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [74],
"instance" : [68, 81]
}
},
{
"id" : 70,
"uid" : "THETA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "THETA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "248",
"c" : "20"
},
"references" : {}
},
{
"id" : 71,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [72]
}
},
{
"id" : 72,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [73]
}
},
{
"id" : 73,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "248",
"c" : "28"
},
"references" : {}
},
{
"id" : 74,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [75],
"supexpr" : [78]
}
},
{
"id" : 75,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [76]
}
},
{
"id" : 76,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [77]
}
},
{
"id" : 77,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "248",
"c" : "38"
},
"references" : {}
},
{
"id" : 78,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [79]
}
},
{
"id" : 79,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [80]
}
},
{
"id" : 80,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "248",
"c" : "42"
},
"references" : {}
},
{
"id" : 81,
"uid" : "THETA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [69]
}
},
{
"id" : 82,
"uid" : "VPprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [83]
}
},
{
"id" : 83,
"uid" : "VPprime",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [84],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [85],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1354, 86, 82, 1355]
}
},
{
"id" : 84,
"uid" : "VPprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VPprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "129",
"c" : "14"
},
"references" : {}
},
{
"id" : 85,
"uid" : "VPprime=((0.5*(VP+sqrt_VP_Vt)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [86],
"rhs" : [87],
"lexval" : [1353]
}
},
{
"id" : 86,
"uid" : "VPprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [83]
}
},
{
"id" : 87,
"uid" : "((0.5*(VP+sqrt_VP_Vt)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [88]
}
},
{
"id" : 88,
"uid" : "(0.5*(VP+sqrt_VP_Vt))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [89],
"arg2" : [91]
}
},
{
"id" : 89,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [90]
}
},
{
"id" : 90,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "563",
"c" : "24"
},
"references" : {}
},
{
"id" : 91,
"uid" : "(VP+sqrt_VP_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [92],
"arg2" : [1331]
}
},
{
"id" : 92,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 93,
"uid" : "VP",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [94],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [95],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [96, 1322, 1323, 1324, 1325, 1326, 1327, 92, 1328, 1329, 1330, 564]
}
},
{
"id" : 94,
"uid" : "VP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "129",
"c" : "10"
},
"references" : {}
},
{
"id" : 95,
"uid" : "VP=(((VGprime-PHI_T)-(GAMMAprime*(big_sqrt_VP-(0.5*GAMMAprime)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [96],
"rhs" : [97],
"lexval" : [1321]
}
},
{
"id" : 96,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 97,
"uid" : "(((VGprime-PHI_T)-(GAMMAprime*(big_sqrt_VP-(0.5*GAMMAprime)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [98]
}
},
{
"id" : 98,
"uid" : "((VGprime-PHI_T)-(GAMMAprime*(big_sqrt_VP-(0.5*GAMMAprime))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [99],
"arg2" : [998]
}
},
{
"id" : 99,
"uid" : "(VGprime-PHI_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [100],
"arg2" : [870]
}
},
{
"id" : 100,
"uid" : "VGprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [101]
}
},
{
"id" : 101,
"uid" : "VGprime",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [102],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [103],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [104, 993, 994, 995, 100, 996, 997]
}
},
{
"id" : 102,
"uid" : "VGprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VGprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "128",
"c" : "10"
},
"references" : {}
},
{
"id" : 103,
"uid" : "VGprime=((0.5*(VGstar+sqrt_VGstar)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [104],
"rhs" : [105],
"lexval" : [992]
}
},
{
"id" : 104,
"uid" : "VGprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [101]
}
},
{
"id" : 105,
"uid" : "((0.5*(VGstar+sqrt_VGstar)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [106]
}
},
{
"id" : 106,
"uid" : "(0.5*(VGstar+sqrt_VGstar))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [107],
"arg2" : [109]
}
},
{
"id" : 107,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [108]
}
},
{
"id" : 108,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "426",
"c" : "19"
},
"references" : {}
},
{
"id" : 109,
"uid" : "(VGstar+sqrt_VGstar)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [110],
"arg2" : [954]
}
},
{
"id" : 110,
"uid" : "VGstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [111]
}
},
{
"id" : 111,
"uid" : "VGstar",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [112],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [113],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [114, 951, 952, 110, 953]
}
},
{
"id" : 112,
"uid" : "VGstar",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VGstar",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "181",
"c" : "10"
},
"references" : {}
},
{
"id" : 113,
"uid" : "VGstar=(((((VG-VTO_S)-deltaVFB)+PHI_T)+GAMMA_sqrt_PHI));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [114],
"rhs" : [115],
"lexval" : [950]
}
},
{
"id" : 114,
"uid" : "VGstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [111]
}
},
{
"id" : 115,
"uid" : "(((((VG-VTO_S)-deltaVFB)+PHI_T)+GAMMA_sqrt_PHI))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [116]
}
},
{
"id" : 116,
"uid" : "((((VG-VTO_S)-deltaVFB)+PHI_T)+GAMMA_sqrt_PHI)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [117],
"arg2" : [875]
}
},
{
"id" : 117,
"uid" : "(((VG-VTO_S)-deltaVFB)+PHI_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [118],
"arg2" : [533]
}
},
{
"id" : 118,
"uid" : "((VG-VTO_S)-deltaVFB)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [119],
"arg2" : [410]
}
},
{
"id" : 119,
"uid" : "(VG-VTO_S)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [120],
"arg2" : [175]
}
},
{
"id" : 120,
"uid" : "VG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [121]
}
},
{
"id" : 121,
"uid" : "VG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [122],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [123],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [124, 120]
}
},
{
"id" : 122,
"uid" : "VG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "182",
"c" : "10"
},
"references" : {}
},
{
"id" : 123,
"uid" : "VG=((TYPE*V(b,g)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [124],
"rhs" : [125],
"lexval" : [174]
}
},
{
"id" : 124,
"uid" : "VG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [121]
}
},
{
"id" : 125,
"uid" : "((TYPE*V(b,g)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [126]
}
},
{
"id" : 126,
"uid" : "(TYPE*V(b,g))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [127],
"arg2" : [163]
}
},
{
"id" : 127,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 128,
"uid" : "TYPE",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "integer",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [129],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [130],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [133, 141],
"instance" : [145, 146, 127, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162]
}
},
{
"id" : 129,
"uid" : "TYPE",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "TYPE",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "214",
"c" : "23"
},
"references" : {}
},
{
"id" : 130,
"uid" : "(1)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [131]
}
},
{
"id" : 131,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [132]
}
},
{
"id" : 132,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "214",
"c" : "30"
},
"references" : {}
},
{
"id" : 133,
"uid" : "from [((-1)):(1)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [134],
"supexpr" : [138]
}
},
{
"id" : 134,
"uid" : "((-1))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [135]
}
},
{
"id" : 135,
"uid" : "(-1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [136]
}
},
{
"id" : 136,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [137]
}
},
{
"id" : 137,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "214",
"c" : "39"
},
"references" : {}
},
{
"id" : 138,
"uid" : "(1)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [139]
}
},
{
"id" : 139,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [140]
}
},
{
"id" : 140,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "214",
"c" : "41"
},
"references" : {}
},
{
"id" : 141,
"uid" : "exclude [(0):(0)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_value",
"supboundtype" : "range_bound_value",
"type" : "exclude_value"
},
"references" : {
"module" : [2],
"infexpr" : [142],
"supexpr" : [142]
}
},
{
"id" : 142,
"uid" : "(0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [143]
}
},
{
"id" : 143,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [144]
}
},
{
"id" : 144,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "214",
"c" : "52"
},
"references" : {}
},
{
"id" : 145,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 146,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 147,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 148,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 149,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 150,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 151,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 152,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 153,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 154,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 155,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 156,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 157,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 158,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 159,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 160,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 161,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 162,
"uid" : "TYPE",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [128]
}
},
{
"id" : 163,
"uid" : "V(b,g)",
"datatypename" : "probe",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"branch" : [164],
"nature" : [170]
}
},
{
"id" : 164,
"uid" : "b,g",
"datatypename" : "branch",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"pnode" : [165],
"nnode" : [173],
"discipline" : []
}
},
{
"id" : 165,
"uid" : "b",
"datatypename" : "node",
"attributes" : {},
"parameters" : {
"name" : "b",
"direction" : "inout",
"location" : "external"
},
"references" : {
"module" : [2],
"discipline" : [166]
}
},
{
"id" : 166,
"uid" : "electrical",
"datatypename" : "discipline",
"attributes" : {},
"parameters" : {
"name" : "electrical",
"domain" : "continuous"
},
"references" : {
"flow" : [167],
"potential" : [170]
}
},
{
"id" : 167,
"uid" : "I",
"datatypename" : "nature",
"attributes" : {},
"parameters" : {
"access" : "I",
"name" : "Current",
"ddt_name" : "",
"idt_name" : "Charge",
"units" : "A"
},
"references" : {
"abstol" : [168],
"base" : [],
"ddt_nature" : [],
"idt_nature" : []
}
},
{
"id" : 168,
"uid" : "1e-12",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [169]
}
},
{
"id" : 169,
"uid" : "1e-12",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-12",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "47",
"c" : "15"
},
"references" : {}
},
{
"id" : 170,
"uid" : "V",
"datatypename" : "nature",
"attributes" : {},
"parameters" : {
"access" : "V",
"name" : "Voltage",
"ddt_name" : "",
"idt_name" : "Flux",
"units" : "V"
},
"references" : {
"abstol" : [171],
"base" : [],
"ddt_nature" : [],
"idt_nature" : []
}
},
{
"id" : 171,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [172]
}
},
{
"id" : 172,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "69",
"c" : "15"
},
"references" : {}
},
{
"id" : 173,
"uid" : "g",
"datatypename" : "node",
"attributes" : {},
"parameters" : {
"name" : "g",
"direction" : "inout",
"location" : "external"
},
"references" : {
"module" : [2],
"discipline" : [166]
}
},
{
"id" : 174,
"uid" : "VG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "411",
"c" : "9"
},
"references" : {}
},
{
"id" : 175,
"uid" : "VTO_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [176]
}
},
{
"id" : 176,
"uid" : "VTO_S",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [177],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [178],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [408, 179, 175, 409]
}
},
{
"id" : 177,
"uid" : "VTO_S",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VTO_S",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "148",
"c" : "17"
},
"references" : {}
},
{
"id" : 178,
"uid" : "VTO_S=(((AVTO!=1e-6)?((AWL*(1e-6-AVTO))-VTO_T):(-VTO_T)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [179],
"rhs" : [180],
"lexval" : [407]
}
},
{
"id" : 179,
"uid" : "VTO_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [176]
}
},
{
"id" : 180,
"uid" : "(((AVTO!=1e-6)?((AWL*(1e-6-AVTO))-VTO_T):(-VTO_T)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [181]
}
},
{
"id" : 181,
"uid" : "((AVTO!=1e-6)?((AWL*(1e-6-AVTO))-VTO_T):(-VTO_T))",
"datatypename" : "mapply_ternary",
"attributes" : {},
"parameters" : {
"name" : "conditional"
},
"references" : {
"arg1" : [182],
"arg2" : [201],
"arg3" : [406]
}
},
{
"id" : 182,
"uid" : "(AVTO!=1e-6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "notequ"
},
"references" : {
"arg1" : [183],
"arg2" : [199]
}
},
{
"id" : 183,
"uid" : "AVTO",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [184]
}
},
{
"id" : 184,
"uid" : "AVTO",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [185],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [186],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [189],
"instance" : [196, 197, 183, 198]
}
},
{
"id" : 185,
"uid" : "AVTO",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "AVTO",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "272",
"c" : "20"
},
"references" : {}
},
{
"id" : 186,
"uid" : "(1E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [187]
}
},
{
"id" : 187,
"uid" : "1E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [188]
}
},
{
"id" : 188,
"uid" : "1E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "272",
"c" : "27"
},
"references" : {}
},
{
"id" : 189,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [190],
"supexpr" : [193]
}
},
{
"id" : 190,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [191]
}
},
{
"id" : 191,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [192]
}
},
{
"id" : 192,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "272",
"c" : "38"
},
"references" : {}
},
{
"id" : 193,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [194]
}
},
{
"id" : 194,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [195]
}
},
{
"id" : 195,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "272",
"c" : "42"
},
"references" : {}
},
{
"id" : 196,
"uid" : "AVTO",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [184]
}
},
{
"id" : 197,
"uid" : "AVTO",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [184]
}
},
{
"id" : 198,
"uid" : "AVTO",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [184]
}
},
{
"id" : 199,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [200]
}
},
{
"id" : 200,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "393",
"c" : "32"
},
"references" : {}
},
{
"id" : 201,
"uid" : "((AWL*(1e-6-AVTO))-VTO_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [202],
"arg2" : [305]
}
},
{
"id" : 202,
"uid" : "(AWL*(1e-6-AVTO))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [203],
"arg2" : [302]
}
},
{
"id" : 203,
"uid" : "AWL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [204]
}
},
{
"id" : 204,
"uid" : "AWL",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [205],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [206],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [207, 299, 203, 300, 301]
}
},
{
"id" : 205,
"uid" : "AWL",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "AWL",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "145",
"c" : "18"
},
"references" : {}
},
{
"id" : 206,
"uid" : "AWL=((1.0/sqrt((Weff*Leff))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [207],
"rhs" : [208],
"lexval" : [298]
}
},
{
"id" : 207,
"uid" : "AWL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [204]
}
},
{
"id" : 208,
"uid" : "((1.0/sqrt((Weff*Leff))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [209]
}
},
{
"id" : 209,
"uid" : "(1.0/sqrt((Weff*Leff)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [210],
"arg2" : [212]
}
},
{
"id" : 210,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [211]
}
},
{
"id" : 211,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "389",
"c" : "15"
},
"references" : {}
},
{
"id" : 212,
"uid" : "sqrt((Weff*Leff))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "9"
},
"references" : {
"lexval" : [213],
"definition" : [],
"arguments" : [214]
}
},
{
"id" : 213,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "389",
"c" : "19"
},
"references" : {}
},
{
"id" : 214,
"uid" : "(Weff*Leff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [215],
"arg2" : [263]
}
},
{
"id" : 215,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 216,
"uid" : "Weff",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [217],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [218],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [219, 215, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262]
}
},
{
"id" : 217,
"uid" : "Weff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Weff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "195",
"c" : "16"
},
"references" : {}
},
{
"id" : 218,
"uid" : "Weff=((W+DW));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [219],
"rhs" : [220],
"lexval" : [244]
}
},
{
"id" : 219,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 220,
"uid" : "((W+DW))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [221]
}
},
{
"id" : 221,
"uid" : "(W+DW)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [222],
"arg2" : [235]
}
},
{
"id" : 222,
"uid" : "W",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [223]
}
},
{
"id" : 223,
"uid" : "W",
"datatypename" : "variableprototype",
"attributes" : {
"type" : "instance",
"xyceAlsoModel" : "yes"
},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [224],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [225],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [228],
"instance" : [222]
}
},
{
"id" : 224,
"uid" : "W",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "W",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "224",
"c" : "20"
},
"references" : {}
},
{
"id" : 225,
"uid" : "(10E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [226]
}
},
{
"id" : 226,
"uid" : "10E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [227]
}
},
{
"id" : 227,
"uid" : "10E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "10E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "224",
"c" : "24"
},
"references" : {}
},
{
"id" : 228,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [229],
"supexpr" : [232]
}
},
{
"id" : 229,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [230]
}
},
{
"id" : 230,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [231]
}
},
{
"id" : 231,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "224",
"c" : "36"
},
"references" : {}
},
{
"id" : 232,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [233]
}
},
{
"id" : 233,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [234]
}
},
{
"id" : 234,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "224",
"c" : "40"
},
"references" : {}
},
{
"id" : 235,
"uid" : "DW",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [236]
}
},
{
"id" : 236,
"uid" : "DW",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [237],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [238],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [235, 242, 243]
}
},
{
"id" : 237,
"uid" : "DW",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "DW",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "256",
"c" : "20"
},
"references" : {}
},
{
"id" : 238,
"uid" : "((-0.01E-6))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [239]
}
},
{
"id" : 239,
"uid" : "(-0.01E-6)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [240]
}
},
{
"id" : 240,
"uid" : "0.01E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [241]
}
},
{
"id" : 241,
"uid" : "0.01E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.01E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "256",
"c" : "26"
},
"references" : {}
},
{
"id" : 242,
"uid" : "DW",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [236]
}
},
{
"id" : 243,
"uid" : "DW",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [236]
}
},
{
"id" : 244,
"uid" : "Weff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Weff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "385",
"c" : "9"
},
"references" : {}
},
{
"id" : 245,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 246,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 247,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 248,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 249,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 250,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 251,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 252,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 253,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 254,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 255,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 256,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 257,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 258,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 259,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 260,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 261,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 262,
"uid" : "Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [216]
}
},
{
"id" : 263,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 264,
"uid" : "Leff",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [265],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [266],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [267, 291, 263, 292, 293, 294, 295, 296, 297]
}
},
{
"id" : 265,
"uid" : "Leff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Leff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "195",
"c" : "10"
},
"references" : {}
},
{
"id" : 266,
"uid" : "Leff=((L+DL));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [267],
"rhs" : [268],
"lexval" : [290]
}
},
{
"id" : 267,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 268,
"uid" : "((L+DL))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [269]
}
},
{
"id" : 269,
"uid" : "(L+DL)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [270],
"arg2" : [283]
}
},
{
"id" : 270,
"uid" : "L",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [271]
}
},
{
"id" : 271,
"uid" : "L",
"datatypename" : "variableprototype",
"attributes" : {
"type" : "instance",
"xyceAlsoModel" : "yes"
},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [272],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [273],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [276],
"instance" : [270]
}
},
{
"id" : 272,
"uid" : "L",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "L",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "222",
"c" : "20"
},
"references" : {}
},
{
"id" : 273,
"uid" : "(10E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [274]
}
},
{
"id" : 274,
"uid" : "10E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [275]
}
},
{
"id" : 275,
"uid" : "10E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "10E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "222",
"c" : "24"
},
"references" : {}
},
{
"id" : 276,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [277],
"supexpr" : [280]
}
},
{
"id" : 277,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [278]
}
},
{
"id" : 278,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [279]
}
},
{
"id" : 279,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "222",
"c" : "36"
},
"references" : {}
},
{
"id" : 280,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [281]
}
},
{
"id" : 281,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [282]
}
},
{
"id" : 282,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "222",
"c" : "40"
},
"references" : {}
},
{
"id" : 283,
"uid" : "DL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [284]
}
},
{
"id" : 284,
"uid" : "DL",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [285],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [286],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [283]
}
},
{
"id" : 285,
"uid" : "DL",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "DL",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "255",
"c" : "20"
},
"references" : {}
},
{
"id" : 286,
"uid" : "((-0.01E-6))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [287]
}
},
{
"id" : 287,
"uid" : "(-0.01E-6)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [288]
}
},
{
"id" : 288,
"uid" : "0.01E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [289]
}
},
{
"id" : 289,
"uid" : "0.01E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.01E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "255",
"c" : "26"
},
"references" : {}
},
{
"id" : 290,
"uid" : "Leff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Leff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "383",
"c" : "9"
},
"references" : {}
},
{
"id" : 291,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 292,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 293,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 294,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 295,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 296,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 297,
"uid" : "Leff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [264]
}
},
{
"id" : 298,
"uid" : "AWL",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "AWL",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "389",
"c" : "9"
},
"references" : {}
},
{
"id" : 299,
"uid" : "AWL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [204]
}
},
{
"id" : 300,
"uid" : "AWL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [204]
}
},
{
"id" : 301,
"uid" : "AWL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [204]
}
},
{
"id" : 302,
"uid" : "(1e-6-AVTO)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [303],
"arg2" : [198]
}
},
{
"id" : 303,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [304]
}
},
{
"id" : 304,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "393",
"c" : "45"
},
"references" : {}
},
{
"id" : 305,
"uid" : "VTO_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [306]
}
},
{
"id" : 306,
"uid" : "VTO_T",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [307],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [308],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [309, 403, 404, 305, 405]
}
},
{
"id" : 307,
"uid" : "VTO_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VTO_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "148",
"c" : "10"
},
"references" : {}
},
{
"id" : 308,
"uid" : "VTO_T=((VTO-(TCV*deltaT)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [309],
"rhs" : [310],
"lexval" : [402]
}
},
{
"id" : 309,
"uid" : "VTO_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [306]
}
},
{
"id" : 310,
"uid" : "((VTO-(TCV*deltaT)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [311]
}
},
{
"id" : 311,
"uid" : "(VTO-(TCV*deltaT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [312],
"arg2" : [325]
}
},
{
"id" : 312,
"uid" : "VTO",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [313]
}
},
{
"id" : 313,
"uid" : "VTO",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [314],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [315],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [318],
"instance" : [312]
}
},
{
"id" : 314,
"uid" : "VTO",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VTO",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "241",
"c" : "20"
},
"references" : {}
},
{
"id" : 315,
"uid" : "(0.5)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [316]
}
},
{
"id" : 316,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [317]
}
},
{
"id" : 317,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "241",
"c" : "26"
},
"references" : {}
},
{
"id" : 318,
"uid" : "from [(-inf):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [319],
"supexpr" : [322]
}
},
{
"id" : 319,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [320]
}
},
{
"id" : 320,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [321]
}
},
{
"id" : 321,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "241",
"c" : "37"
},
"references" : {}
},
{
"id" : 322,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [323]
}
},
{
"id" : 323,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [324]
}
},
{
"id" : 324,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "241",
"c" : "41"
},
"references" : {}
},
{
"id" : 325,
"uid" : "(TCV*deltaT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [326],
"arg2" : [332]
}
},
{
"id" : 326,
"uid" : "TCV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [327]
}
},
{
"id" : 327,
"uid" : "TCV",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [328],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [329],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [326]
}
},
{
"id" : 328,
"uid" : "TCV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "TCV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "242",
"c" : "20"
},
"references" : {}
},
{
"id" : 329,
"uid" : "(1.0e-3)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [330]
}
},
{
"id" : 330,
"uid" : "1.0e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [331]
}
},
{
"id" : 331,
"uid" : "1.0e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "242",
"c" : "26"
},
"references" : {}
},
{
"id" : 332,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 333,
"uid" : "deltaT",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [334],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [335],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [336, 332, 395, 396, 397, 398, 399, 400, 401]
}
},
{
"id" : 334,
"uid" : "deltaT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "147",
"c" : "21"
},
"references" : {}
},
{
"id" : 335,
"uid" : "deltaT=((T-Tnom));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [336],
"rhs" : [337],
"lexval" : [394]
}
},
{
"id" : 336,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 337,
"uid" : "((T-Tnom))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [338]
}
},
{
"id" : 338,
"uid" : "(T-Tnom)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [339],
"arg2" : [371]
}
},
{
"id" : 339,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 340,
"uid" : "T",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [341],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [342],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [364, 343, 365, 366, 367, 368, 339, 369, 370]
}
},
{
"id" : 341,
"uid" : "T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "146",
"c" : "10"
},
"references" : {}
},
{
"id" : 342,
"uid" : "T=((TEMP+273.15));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [343],
"rhs" : [344],
"lexval" : [363]
}
},
{
"id" : 343,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 344,
"uid" : "((TEMP+273.15))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [345]
}
},
{
"id" : 345,
"uid" : "(TEMP+273.15)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [346],
"arg2" : [361]
}
},
{
"id" : 346,
"uid" : "TEMP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [347]
}
},
{
"id" : 347,
"uid" : "TEMP",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [348],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [349],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [352],
"instance" : [360, 346]
}
},
{
"id" : 348,
"uid" : "TEMP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "TEMP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "219",
"c" : "20"
},
"references" : {}
},
{
"id" : 349,
"uid" : "(1.0e21)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [350]
}
},
{
"id" : 350,
"uid" : "1.0e21",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [351]
}
},
{
"id" : 351,
"uid" : "1.0e21",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e21",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "219",
"c" : "28"
},
"references" : {}
},
{
"id" : 352,
"uid" : "from [((-273.15)):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [353],
"supexpr" : [357]
}
},
{
"id" : 353,
"uid" : "((-273.15))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [354]
}
},
{
"id" : 354,
"uid" : "(-273.15)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [355]
}
},
{
"id" : 355,
"uid" : "273.15",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [356]
}
},
{
"id" : 356,
"uid" : "273.15",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "273.15",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "219",
"c" : "43"
},
"references" : {}
},
{
"id" : 357,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [358]
}
},
{
"id" : 358,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [359]
}
},
{
"id" : 359,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "219",
"c" : "50"
},
"references" : {}
},
{
"id" : 360,
"uid" : "TEMP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [347]
}
},
{
"id" : 361,
"uid" : "273.15",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [362]
}
},
{
"id" : 362,
"uid" : "273.15",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "273.15",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "345",
"c" : "25"
},
"references" : {}
},
{
"id" : 363,
"uid" : "T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "345",
"c" : "13"
},
"references" : {}
},
{
"id" : 364,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 365,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 366,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 367,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 368,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 369,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 370,
"uid" : "T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [340]
}
},
{
"id" : 371,
"uid" : "Tnom",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [372]
}
},
{
"id" : 372,
"uid" : "Tnom",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [373],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [374],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [388, 375, 389, 390, 391, 371, 392, 393]
}
},
{
"id" : 373,
"uid" : "Tnom",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Tnom",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "147",
"c" : "37"
},
"references" : {}
},
{
"id" : 374,
"uid" : "Tnom=((TNOM+273.15));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [375],
"rhs" : [376],
"lexval" : [387]
}
},
{
"id" : 375,
"uid" : "Tnom",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [372]
}
},
{
"id" : 376,
"uid" : "((TNOM+273.15))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [377]
}
},
{
"id" : 377,
"uid" : "(TNOM+273.15)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [378],
"arg2" : [385]
}
},
{
"id" : 378,
"uid" : "TNOM",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [379]
}
},
{
"id" : 379,
"uid" : "TNOM",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [380],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [381],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [384, 378]
}
},
{
"id" : 380,
"uid" : "TNOM",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "TNOM",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "220",
"c" : "20"
},
"references" : {}
},
{
"id" : 381,
"uid" : "(1.0e21)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [382]
}
},
{
"id" : 382,
"uid" : "1.0e21",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [383]
}
},
{
"id" : 383,
"uid" : "1.0e21",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e21",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "220",
"c" : "28"
},
"references" : {}
},
{
"id" : 384,
"uid" : "TNOM",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [379]
}
},
{
"id" : 385,
"uid" : "273.15",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [386]
}
},
{
"id" : 386,
"uid" : "273.15",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "273.15",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "349",
"c" : "28"
},
"references" : {}
},
{
"id" : 387,
"uid" : "Tnom",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Tnom",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "349",
"c" : "13"
},
"references" : {}
},
{
"id" : 388,
"uid" : "Tnom",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [372]
}
},
{
"id" : 389,
"uid" : "Tnom",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [372]
}
},
{
"id" : 390,
"uid" : "Tnom",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [372]
}
},
{
"id" : 391,
"uid" : "Tnom",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [372]
}
},
{
"id" : 392,
"uid" : "Tnom",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [372]
}
},
{
"id" : 393,
"uid" : "Tnom",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [372]
}
},
{
"id" : 394,
"uid" : "deltaT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "361",
"c" : "9"
},
"references" : {}
},
{
"id" : 395,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 396,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 397,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 398,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 399,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 400,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 401,
"uid" : "deltaT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [333]
}
},
{
"id" : 402,
"uid" : "VTO_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VTO_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "363",
"c" : "9"
},
"references" : {}
},
{
"id" : 403,
"uid" : "VTO_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [306]
}
},
{
"id" : 404,
"uid" : "VTO_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [306]
}
},
{
"id" : 405,
"uid" : "VTO_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [306]
}
},
{
"id" : 406,
"uid" : "(-VTO_T)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [405]
}
},
{
"id" : 407,
"uid" : "VTO_S",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VTO_S",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "393",
"c" : "13"
},
"references" : {}
},
{
"id" : 408,
"uid" : "VTO_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [176]
}
},
{
"id" : 409,
"uid" : "VTO_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [176]
}
},
{
"id" : 410,
"uid" : "deltaVFB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [411]
}
},
{
"id" : 411,
"uid" : "deltaVFB",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [412],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [413],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [532, 414, 410]
}
},
{
"id" : 412,
"uid" : "deltaVFB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaVFB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "192",
"c" : "14"
},
"references" : {}
},
{
"id" : 413,
"uid" : "deltaVFB=(((V0*sqv)*sqv));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [414],
"rhs" : [415],
"lexval" : [531]
}
},
{
"id" : 414,
"uid" : "deltaVFB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [411]
}
},
{
"id" : 415,
"uid" : "(((V0*sqv)*sqv))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [416]
}
},
{
"id" : 416,
"uid" : "((V0*sqv)*sqv)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [417],
"arg2" : [530]
}
},
{
"id" : 417,
"uid" : "(V0*sqv)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [418],
"arg2" : [459]
}
},
{
"id" : 418,
"uid" : "V0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [419]
}
},
{
"id" : 419,
"uid" : "V0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [420],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [421],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [422, 458, 418]
}
},
{
"id" : 420,
"uid" : "V0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "V0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "192",
"c" : "10"
},
"references" : {}
},
{
"id" : 421,
"uid" : "V0=(((Q0+Q0)/COX));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [422],
"rhs" : [423],
"lexval" : [457]
}
},
{
"id" : 422,
"uid" : "V0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [419]
}
},
{
"id" : 423,
"uid" : "(((Q0+Q0)/COX))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [424]
}
},
{
"id" : 424,
"uid" : "((Q0+Q0)/COX)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [425],
"arg2" : [440]
}
},
{
"id" : 425,
"uid" : "(Q0+Q0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [426],
"arg2" : [439]
}
},
{
"id" : 426,
"uid" : "Q0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [427]
}
},
{
"id" : 427,
"uid" : "Q0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [428],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [429],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [432],
"instance" : [426, 439]
}
},
{
"id" : 428,
"uid" : "Q0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Q0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "261",
"c" : "20"
},
"references" : {}
},
{
"id" : 429,
"uid" : "(230E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [430]
}
},
{
"id" : 430,
"uid" : "230E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [431]
}
},
{
"id" : 431,
"uid" : "230E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "230E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "261",
"c" : "25"
},
"references" : {}
},
{
"id" : 432,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [433],
"supexpr" : [436]
}
},
{
"id" : 433,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [434]
}
},
{
"id" : 434,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [435]
}
},
{
"id" : 435,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "261",
"c" : "38"
},
"references" : {}
},
{
"id" : 436,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [437]
}
},
{
"id" : 437,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [438]
}
},
{
"id" : 438,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "261",
"c" : "42"
},
"references" : {}
},
{
"id" : 439,
"uid" : "Q0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [427]
}
},
{
"id" : 440,
"uid" : "COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [441]
}
},
{
"id" : 441,
"uid" : "COX",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [442],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [443],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [446],
"instance" : [453, 454, 440, 455, 456]
}
},
{
"id" : 442,
"uid" : "COX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "COX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "238",
"c" : "20"
},
"references" : {}
},
{
"id" : 443,
"uid" : "(2.0E-3)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [444]
}
},
{
"id" : 444,
"uid" : "2.0E-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [445]
}
},
{
"id" : 445,
"uid" : "2.0E-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0E-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "238",
"c" : "26"
},
"references" : {}
},
{
"id" : 446,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [447],
"supexpr" : [450]
}
},
{
"id" : 447,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [448]
}
},
{
"id" : 448,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [449]
}
},
{
"id" : 449,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "238",
"c" : "39"
},
"references" : {}
},
{
"id" : 450,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [451]
}
},
{
"id" : 451,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [452]
}
},
{
"id" : 452,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "238",
"c" : "43"
},
"references" : {}
},
{
"id" : 453,
"uid" : "COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [441]
}
},
{
"id" : 454,
"uid" : "COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [441]
}
},
{
"id" : 455,
"uid" : "COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [441]
}
},
{
"id" : 456,
"uid" : "COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [441]
}
},
{
"id" : 457,
"uid" : "V0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "V0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "334",
"c" : "9"
},
"references" : {}
},
{
"id" : 458,
"uid" : "V0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [419]
}
},
{
"id" : 459,
"uid" : "sqv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [460]
}
},
{
"id" : 460,
"uid" : "sqv",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [461],
"block" : [462],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [510],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [511, 459, 530]
}
},
{
"id" : 461,
"uid" : "sqv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "405",
"c" : "18"
},
"references" : {}
},
{
"id" : 462,
"uid" : "begin :VGprime_block\nreal sqv;\nvL=((0.28*((Leff/(LK*NS))-0.1)));\nsqv=((1.0/(1.0+(0.5*(vL+sqrt(((vL*vL)+1.936e-3)))))));\ndeltaVFB=(((V0*sqv)*sqv));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [463],
"block" : [4],
"item" : [464, 465, 510, 413],
"variable" : [460]
}
},
{
"id" : 463,
"uid" : "VGprime_block",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VGprime_block",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "404",
"c" : "14"
},
"references" : {}
},
{
"id" : 464,
"uid" : "real sqv;",
"datatypename" : "blockvariable",
"attributes" : {},
"parameters" : {},
"references" : {
"block" : [462],
"variable" : [460]
}
},
{
"id" : 465,
"uid" : "vL=((0.28*((Leff/(LK*NS))-0.1)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [466],
"rhs" : [472],
"lexval" : [509]
}
},
{
"id" : 466,
"uid" : "vL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [467]
}
},
{
"id" : 467,
"uid" : "vL",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [468],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [465],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [466, 469, 470, 471]
}
},
{
"id" : 468,
"uid" : "vL",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "vL",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "192",
"c" : "24"
},
"references" : {}
},
{
"id" : 469,
"uid" : "vL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [467]
}
},
{
"id" : 470,
"uid" : "vL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [467]
}
},
{
"id" : 471,
"uid" : "vL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [467]
}
},
{
"id" : 472,
"uid" : "((0.28*((Leff/(LK*NS))-0.1)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [473]
}
},
{
"id" : 473,
"uid" : "(0.28*((Leff/(LK*NS))-0.1))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [474],
"arg2" : [476]
}
},
{
"id" : 474,
"uid" : "0.28",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [475]
}
},
{
"id" : 475,
"uid" : "0.28",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.28",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "407",
"c" : "18"
},
"references" : {}
},
{
"id" : 476,
"uid" : "((Leff/(LK*NS))-0.1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [477],
"arg2" : [507]
}
},
{
"id" : 477,
"uid" : "(Leff/(LK*NS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [292],
"arg2" : [478]
}
},
{
"id" : 478,
"uid" : "(LK*NS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [479],
"arg2" : [492]
}
},
{
"id" : 479,
"uid" : "LK",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [480]
}
},
{
"id" : 480,
"uid" : "LK",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [481],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [482],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [485],
"instance" : [479]
}
},
{
"id" : 481,
"uid" : "LK",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "LK",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "262",
"c" : "20"
},
"references" : {}
},
{
"id" : 482,
"uid" : "(0.4E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [483]
}
},
{
"id" : 483,
"uid" : "0.4E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [484]
}
},
{
"id" : 484,
"uid" : "0.4E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.4E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "262",
"c" : "25"
},
"references" : {}
},
{
"id" : 485,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [486],
"supexpr" : [489]
}
},
{
"id" : 486,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [487]
}
},
{
"id" : 487,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [488]
}
},
{
"id" : 488,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "262",
"c" : "38"
},
"references" : {}
},
{
"id" : 489,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [490]
}
},
{
"id" : 490,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [491]
}
},
{
"id" : 491,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "262",
"c" : "42"
},
"references" : {}
},
{
"id" : 492,
"uid" : "NS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [493]
}
},
{
"id" : 493,
"uid" : "NS",
"datatypename" : "variableprototype",
"attributes" : {
"type" : "instance",
"xyceAlsoModel" : "yes"
},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [494],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [495],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [498],
"instance" : [492, 505, 506]
}
},
{
"id" : 494,
"uid" : "NS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "NS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "228",
"c" : "20"
},
"references" : {}
},
{
"id" : 495,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [496]
}
},
{
"id" : 496,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [497]
}
},
{
"id" : 497,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "228",
"c" : "25"
},
"references" : {}
},
{
"id" : 498,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [499],
"supexpr" : [502]
}
},
{
"id" : 499,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [500]
}
},
{
"id" : 500,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [501]
}
},
{
"id" : 501,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "228",
"c" : "35"
},
"references" : {}
},
{
"id" : 502,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [503]
}
},
{
"id" : 503,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [504]
}
},
{
"id" : 504,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "228",
"c" : "39"
},
"references" : {}
},
{
"id" : 505,
"uid" : "NS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [493]
}
},
{
"id" : 506,
"uid" : "NS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [493]
}
},
{
"id" : 507,
"uid" : "0.1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [508]
}
},
{
"id" : 508,
"uid" : "0.1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "407",
"c" : "41"
},
"references" : {}
},
{
"id" : 509,
"uid" : "vL",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "vL",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "407",
"c" : "13"
},
"references" : {}
},
{
"id" : 510,
"uid" : "sqv=((1.0/(1.0+(0.5*(vL+sqrt(((vL*vL)+1.936e-3)))))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [511],
"rhs" : [512],
"lexval" : [529]
}
},
{
"id" : 511,
"uid" : "sqv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [460]
}
},
{
"id" : 512,
"uid" : "((1.0/(1.0+(0.5*(vL+sqrt(((vL*vL)+1.936e-3)))))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [513]
}
},
{
"id" : 513,
"uid" : "(1.0/(1.0+(0.5*(vL+sqrt(((vL*vL)+1.936e-3))))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [514],
"arg2" : [516]
}
},
{
"id" : 514,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [515]
}
},
{
"id" : 515,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "408",
"c" : "19"
},
"references" : {}
},
{
"id" : 516,
"uid" : "(1.0+(0.5*(vL+sqrt(((vL*vL)+1.936e-3)))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [517],
"arg2" : [519]
}
},
{
"id" : 517,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [518]
}
},
{
"id" : 518,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "408",
"c" : "26"
},
"references" : {}
},
{
"id" : 519,
"uid" : "(0.5*(vL+sqrt(((vL*vL)+1.936e-3))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [520],
"arg2" : [522]
}
},
{
"id" : 520,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [521]
}
},
{
"id" : 521,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "408",
"c" : "32"
},
"references" : {}
},
{
"id" : 522,
"uid" : "(vL+sqrt(((vL*vL)+1.936e-3)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [469],
"arg2" : [523]
}
},
{
"id" : 523,
"uid" : "sqrt(((vL*vL)+1.936e-3))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "10"
},
"references" : {
"lexval" : [524],
"definition" : [],
"arguments" : [525]
}
},
{
"id" : 524,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "408",
"c" : "42"
},
"references" : {}
},
{
"id" : 525,
"uid" : "((vL*vL)+1.936e-3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [526],
"arg2" : [527]
}
},
{
"id" : 526,
"uid" : "(vL*vL)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [470],
"arg2" : [471]
}
},
{
"id" : 527,
"uid" : "1.936e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [528]
}
},
{
"id" : 528,
"uid" : "1.936e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.936e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "408",
"c" : "55"
},
"references" : {}
},
{
"id" : 529,
"uid" : "sqv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "408",
"c" : "13"
},
"references" : {}
},
{
"id" : 530,
"uid" : "sqv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [460]
}
},
{
"id" : 531,
"uid" : "deltaVFB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaVFB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "409",
"c" : "13"
},
"references" : {}
},
{
"id" : 532,
"uid" : "deltaVFB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [411]
}
},
{
"id" : 533,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 534,
"uid" : "PHI_T",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [535],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [536],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [863, 864, 537, 865, 533, 866, 867, 868, 869, 870, 871, 872, 873, 874, 560]
}
},
{
"id" : 535,
"uid" : "PHI_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PHI_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "148",
"c" : "46"
},
"references" : {}
},
{
"id" : 536,
"uid" : "PHI_T=(((0.5*(tmp2+sqrt(((tmp2*tmp2)+(Vt*Vt)))))+tmp1));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [537],
"rhs" : [538],
"lexval" : [862]
}
},
{
"id" : 537,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 538,
"uid" : "(((0.5*(tmp2+sqrt(((tmp2*tmp2)+(Vt*Vt)))))+tmp1))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [539]
}
},
{
"id" : 539,
"uid" : "((0.5*(tmp2+sqrt(((tmp2*tmp2)+(Vt*Vt)))))+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [540],
"arg2" : [568]
}
},
{
"id" : 540,
"uid" : "(0.5*(tmp2+sqrt(((tmp2*tmp2)+(Vt*Vt)))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [541],
"arg2" : [543]
}
},
{
"id" : 541,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [542]
}
},
{
"id" : 542,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "371",
"c" : "17"
},
"references" : {}
},
{
"id" : 543,
"uid" : "(tmp2+sqrt(((tmp2*tmp2)+(Vt*Vt))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [544],
"arg2" : [820]
}
},
{
"id" : 544,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 545,
"uid" : "tmp2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "6"
},
"references" : {
"module" : [2],
"lexval" : [546],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [547],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [799, 544, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 548, 817, 818, 819]
}
},
{
"id" : 546,
"uid" : "tmp2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "127",
"c" : "16"
},
"references" : {}
},
{
"id" : 547,
"uid" : "tmp2=((tmp1*(sif+(2.0*sir))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [548],
"rhs" : [549],
"lexval" : [798]
}
},
{
"id" : 548,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 549,
"uid" : "((tmp1*(sif+(2.0*sir))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [550]
}
},
{
"id" : 550,
"uid" : "(tmp1*(sif+(2.0*sir)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [551],
"arg2" : [674]
}
},
{
"id" : 551,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 552,
"uid" : "tmp1",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "22"
},
"references" : {
"module" : [2],
"lexval" : [553],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [554],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 551, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 555, 672, 673]
}
},
{
"id" : 553,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "127",
"c" : "10"
},
"references" : {}
},
{
"id" : 554,
"uid" : "tmp1=(sqrt((PHI_T+(0.5*VP))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [555],
"rhs" : [556],
"lexval" : [565]
}
},
{
"id" : 555,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 556,
"uid" : "(sqrt((PHI_T+(0.5*VP))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [557]
}
},
{
"id" : 557,
"uid" : "sqrt((PHI_T+(0.5*VP)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "63"
},
"references" : {
"lexval" : [558],
"definition" : [],
"arguments" : [559]
}
},
{
"id" : 558,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "742",
"c" : "16"
},
"references" : {}
},
{
"id" : 559,
"uid" : "(PHI_T+(0.5*VP))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [560],
"arg2" : [561]
}
},
{
"id" : 560,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 561,
"uid" : "(0.5*VP)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [562],
"arg2" : [564]
}
},
{
"id" : 562,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [563]
}
},
{
"id" : 563,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "742",
"c" : "29"
},
"references" : {}
},
{
"id" : 564,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 565,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "742",
"c" : "9"
},
"references" : {}
},
{
"id" : 566,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 567,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 568,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 569,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 570,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 571,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 572,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 573,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 574,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 575,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 576,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 577,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 578,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 579,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 580,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 581,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 582,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 583,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 584,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 585,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 586,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 587,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 588,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 589,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 590,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 591,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 592,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 593,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 594,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 595,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 596,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 597,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 598,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 599,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 600,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 601,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 602,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 603,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 604,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 605,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 606,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 607,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 608,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 609,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 610,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 611,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 612,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 613,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 614,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 615,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 616,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 617,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 618,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 619,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 620,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 621,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 622,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 623,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 624,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 625,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 626,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 627,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 628,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 629,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 630,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 631,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 632,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 633,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 634,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 635,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 636,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 637,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 638,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 639,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 640,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 641,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 642,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 643,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 644,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 645,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 646,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 647,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 648,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 649,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 650,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 651,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 652,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 653,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 654,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 655,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 656,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 657,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 658,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 659,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 660,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 661,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 662,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 663,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 664,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 665,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 666,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 667,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 668,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 669,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 670,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 671,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 672,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 673,
"uid" : "tmp1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [552]
}
},
{
"id" : 674,
"uid" : "(sif+(2.0*sir))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [675],
"arg2" : [752]
}
},
{
"id" : 675,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 676,
"uid" : "sif",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [677],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [678],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [679, 744, 745, 746, 747, 675, 748, 749, 750, 751]
}
},
{
"id" : 677,
"uid" : "sif",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sif",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "164",
"c" : "10"
},
"references" : {}
},
{
"id" : 678,
"uid" : "sif=(sqrt(sif2));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [679],
"rhs" : [680],
"lexval" : [743]
}
},
{
"id" : 679,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 680,
"uid" : "(sqrt(sif2))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [681]
}
},
{
"id" : 681,
"uid" : "sqrt(sif2)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "56"
},
"references" : {
"lexval" : [682],
"definition" : [],
"arguments" : [683]
}
},
{
"id" : 682,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "542",
"c" : "15"
},
"references" : {}
},
{
"id" : 683,
"uid" : "sif2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [684]
}
},
{
"id" : 684,
"uid" : "sif2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [685],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [686],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [687, 683, 739, 740, 741, 742]
}
},
{
"id" : 685,
"uid" : "sif2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sif2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "164",
"c" : "20"
},
"references" : {}
},
{
"id" : 686,
"uid" : "sif2=((0.25+if_));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [687],
"rhs" : [688],
"lexval" : [738]
}
},
{
"id" : 687,
"uid" : "sif2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [684]
}
},
{
"id" : 688,
"uid" : "((0.25+if_))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [689]
}
},
{
"id" : 689,
"uid" : "(0.25+if_)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [690],
"arg2" : [692]
}
},
{
"id" : 690,
"uid" : "0.25",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [691]
}
},
{
"id" : 691,
"uid" : "0.25",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.25",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "540",
"c" : "16"
},
"references" : {}
},
{
"id" : 692,
"uid" : "if_",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [693]
}
},
{
"id" : 693,
"uid" : "if_",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [694],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [695],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [696, 734, 735, 692, 736, 737]
}
},
{
"id" : 694,
"uid" : "if_",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "if_",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "130",
"c" : "10"
},
"references" : {}
},
{
"id" : 695,
"uid" : "if_=((yk*(1.0+yk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [696],
"rhs" : [697],
"lexval" : [733]
}
},
{
"id" : 696,
"uid" : "if_",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [693]
}
},
{
"id" : 697,
"uid" : "((yk*(1.0+yk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [698]
}
},
{
"id" : 698,
"uid" : "(yk*(1.0+yk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [699],
"arg2" : [730]
}
},
{
"id" : 699,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 700,
"uid" : "yk",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "12"
},
"references" : {
"module" : [2],
"lexval" : [701],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [702],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [711, 712, 713, 714, 699, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 703, 727, 728, 729]
}
},
{
"id" : 701,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "197",
"c" : "10"
},
"references" : {}
},
{
"id" : 702,
"uid" : "yk=((exp(tmp1)+1E-64));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [703],
"rhs" : [704],
"lexval" : [710]
}
},
{
"id" : 703,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 704,
"uid" : "((exp(tmp1)+1E-64))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [705]
}
},
{
"id" : 705,
"uid" : "(exp(tmp1)+1E-64)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [706],
"arg2" : [708]
}
},
{
"id" : 706,
"uid" : "exp(tmp1)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "54"
},
"references" : {
"lexval" : [707],
"definition" : [],
"arguments" : [607]
}
},
{
"id" : 707,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "533",
"c" : "27"
},
"references" : {}
},
{
"id" : 708,
"uid" : "1E-64",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [709]
}
},
{
"id" : 709,
"uid" : "1E-64",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1E-64",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "533",
"c" : "39"
},
"references" : {}
},
{
"id" : 710,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "533",
"c" : "21"
},
"references" : {}
},
{
"id" : 711,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 712,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 713,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 714,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 715,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 716,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 717,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 718,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 719,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 720,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 721,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 722,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 723,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 724,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 725,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 726,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 727,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 728,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 729,
"uid" : "yk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [700]
}
},
{
"id" : 730,
"uid" : "(1.0+yk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [731],
"arg2" : [715]
}
},
{
"id" : 731,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [732]
}
},
{
"id" : 732,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "466",
"c" : "23"
},
"references" : {}
},
{
"id" : 733,
"uid" : "if_",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "if_",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "466",
"c" : "9"
},
"references" : {}
},
{
"id" : 734,
"uid" : "if_",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [693]
}
},
{
"id" : 735,
"uid" : "if_",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [693]
}
},
{
"id" : 736,
"uid" : "if_",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [693]
}
},
{
"id" : 737,
"uid" : "if_",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [693]
}
},
{
"id" : 738,
"uid" : "sif2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sif2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "540",
"c" : "9"
},
"references" : {}
},
{
"id" : 739,
"uid" : "sif2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [684]
}
},
{
"id" : 740,
"uid" : "sif2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [684]
}
},
{
"id" : 741,
"uid" : "sif2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [684]
}
},
{
"id" : 742,
"uid" : "sif2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [684]
}
},
{
"id" : 743,
"uid" : "sif",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sif",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "542",
"c" : "9"
},
"references" : {}
},
{
"id" : 744,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 745,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 746,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 747,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 748,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 749,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 750,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 751,
"uid" : "sif",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [676]
}
},
{
"id" : 752,
"uid" : "(2.0*sir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [753],
"arg2" : [755]
}
},
{
"id" : 753,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [754]
}
},
{
"id" : 754,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "672",
"c" : "26"
},
"references" : {}
},
{
"id" : 755,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 756,
"uid" : "sir",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [757],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [758],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [759, 790, 791, 792, 793, 755, 794, 795, 796, 797]
}
},
{
"id" : 757,
"uid" : "sir",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sir",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "164",
"c" : "15"
},
"references" : {}
},
{
"id" : 758,
"uid" : "sir=(sqrt(sir2));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [759],
"rhs" : [760],
"lexval" : [789]
}
},
{
"id" : 759,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 760,
"uid" : "(sqrt(sir2))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [761]
}
},
{
"id" : 761,
"uid" : "sqrt(sir2)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "57"
},
"references" : {
"lexval" : [762],
"definition" : [],
"arguments" : [763]
}
},
{
"id" : 762,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "543",
"c" : "15"
},
"references" : {}
},
{
"id" : 763,
"uid" : "sir2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [764]
}
},
{
"id" : 764,
"uid" : "sir2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [765],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [766],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [767, 763, 785, 786, 787, 788]
}
},
{
"id" : 765,
"uid" : "sir2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sir2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "164",
"c" : "26"
},
"references" : {}
},
{
"id" : 766,
"uid" : "sir2=((0.25+ir));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [767],
"rhs" : [768],
"lexval" : [784]
}
},
{
"id" : 767,
"uid" : "sir2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [764]
}
},
{
"id" : 768,
"uid" : "((0.25+ir))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [769]
}
},
{
"id" : 769,
"uid" : "(0.25+ir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [770],
"arg2" : [772]
}
},
{
"id" : 770,
"uid" : "0.25",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [771]
}
},
{
"id" : 771,
"uid" : "0.25",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.25",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "541",
"c" : "16"
},
"references" : {}
},
{
"id" : 772,
"uid" : "ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [773]
}
},
{
"id" : 773,
"uid" : "ir",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [774],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [775],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [776, 783, 772]
}
},
{
"id" : 774,
"uid" : "ir",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ir",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "130",
"c" : "15"
},
"references" : {}
},
{
"id" : 775,
"uid" : "ir=((yk*(1.0+yk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [776],
"rhs" : [777],
"lexval" : [782]
}
},
{
"id" : 776,
"uid" : "ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [773]
}
},
{
"id" : 777,
"uid" : "((yk*(1.0+yk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [778]
}
},
{
"id" : 778,
"uid" : "(yk*(1.0+yk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [727],
"arg2" : [779]
}
},
{
"id" : 779,
"uid" : "(1.0+yk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [780],
"arg2" : [728]
}
},
{
"id" : 780,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [781]
}
},
{
"id" : 781,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "537",
"c" : "23"
},
"references" : {}
},
{
"id" : 782,
"uid" : "ir",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ir",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "537",
"c" : "9"
},
"references" : {}
},
{
"id" : 783,
"uid" : "ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [773]
}
},
{
"id" : 784,
"uid" : "sir2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sir2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "541",
"c" : "9"
},
"references" : {}
},
{
"id" : 785,
"uid" : "sir2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [764]
}
},
{
"id" : 786,
"uid" : "sir2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [764]
}
},
{
"id" : 787,
"uid" : "sir2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [764]
}
},
{
"id" : 788,
"uid" : "sir2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [764]
}
},
{
"id" : 789,
"uid" : "sir",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sir",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "543",
"c" : "9"
},
"references" : {}
},
{
"id" : 790,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 791,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 792,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 793,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 794,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 795,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 796,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 797,
"uid" : "sir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [756]
}
},
{
"id" : 798,
"uid" : "tmp2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "672",
"c" : "9"
},
"references" : {}
},
{
"id" : 799,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 800,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 801,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 802,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 803,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 804,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 805,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 806,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 807,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 808,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 809,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 810,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 811,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 812,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 813,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 814,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 815,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 816,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 817,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 818,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 819,
"uid" : "tmp2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [545]
}
},
{
"id" : 820,
"uid" : "sqrt(((tmp2*tmp2)+(Vt*Vt)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "6"
},
"references" : {
"lexval" : [821],
"definition" : [],
"arguments" : [822]
}
},
{
"id" : 821,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "371",
"c" : "29"
},
"references" : {}
},
{
"id" : 822,
"uid" : "((tmp2*tmp2)+(Vt*Vt))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [823],
"arg2" : [824]
}
},
{
"id" : 823,
"uid" : "(tmp2*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [800],
"arg2" : [801]
}
},
{
"id" : 824,
"uid" : "(Vt*Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [825],
"arg2" : [841]
}
},
{
"id" : 825,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 826,
"uid" : "Vt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [827],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [828],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [829, 834, 835, 836, 837, 838, 839, 840, 825, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861]
}
},
{
"id" : 827,
"uid" : "Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "136",
"c" : "10"
},
"references" : {}
},
{
"id" : 828,
"uid" : "Vt=($vt(T));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [829],
"rhs" : [830],
"lexval" : [833]
}
},
{
"id" : 829,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 830,
"uid" : "($vt(T))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [831]
}
},
{
"id" : 831,
"uid" : "$vt(T)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "2"
},
"references" : {
"lexval" : [832],
"definition" : [],
"arguments" : [365]
}
},
{
"id" : 832,
"uid" : "$vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "$vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "350",
"c" : "14"
},
"references" : {}
},
{
"id" : 833,
"uid" : "Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "350",
"c" : "9"
},
"references" : {}
},
{
"id" : 834,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 835,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 836,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 837,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 838,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 839,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 840,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 841,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 842,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 843,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 844,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 845,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 846,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 847,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 848,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 849,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 850,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 851,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 852,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 853,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 854,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 855,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 856,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 857,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 858,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 859,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 860,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 861,
"uid" : "Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [826]
}
},
{
"id" : 862,
"uid" : "PHI_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PHI_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "371",
"c" : "9"
},
"references" : {}
},
{
"id" : 863,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 864,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 865,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 866,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 867,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 868,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 869,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 870,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 871,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 872,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 873,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 874,
"uid" : "PHI_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [534]
}
},
{
"id" : 875,
"uid" : "GAMMA_sqrt_PHI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [876]
}
},
{
"id" : 876,
"uid" : "GAMMA_sqrt_PHI",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [877],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [878],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [879, 875, 949]
}
},
{
"id" : 877,
"uid" : "GAMMA_sqrt_PHI",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMA_sqrt_PHI",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "185",
"c" : "10"
},
"references" : {}
},
{
"id" : 878,
"uid" : "GAMMA_sqrt_PHI=((GAMMA_S*sqrt_PHI));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [879],
"rhs" : [880],
"lexval" : [948]
}
},
{
"id" : 879,
"uid" : "GAMMA_sqrt_PHI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [876]
}
},
{
"id" : 880,
"uid" : "((GAMMA_S*sqrt_PHI))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [881]
}
},
{
"id" : 881,
"uid" : "(GAMMA_S*sqrt_PHI)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [882],
"arg2" : [938]
}
},
{
"id" : 882,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 883,
"uid" : "GAMMA_S",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [884],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [885],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [886, 882, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937]
}
},
{
"id" : 884,
"uid" : "GAMMA_S",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMA_S",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "148",
"c" : "53"
},
"references" : {}
},
{
"id" : 885,
"uid" : "GAMMA_S=(((AGAMMA!=1e-6)?(GAMMA+((AGAMMA-1e-6)*AWL)):GAMMA));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [886],
"rhs" : [887],
"lexval" : [925]
}
},
{
"id" : 886,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 887,
"uid" : "(((AGAMMA!=1e-6)?(GAMMA+((AGAMMA-1e-6)*AWL)):GAMMA))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [888]
}
},
{
"id" : 888,
"uid" : "((AGAMMA!=1e-6)?(GAMMA+((AGAMMA-1e-6)*AWL)):GAMMA)",
"datatypename" : "mapply_ternary",
"attributes" : {},
"parameters" : {
"name" : "conditional"
},
"references" : {
"arg1" : [889],
"arg2" : [906],
"arg3" : [920]
}
},
{
"id" : 889,
"uid" : "(AGAMMA!=1e-6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "notequ"
},
"references" : {
"arg1" : [890],
"arg2" : [904]
}
},
{
"id" : 890,
"uid" : "AGAMMA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [891]
}
},
{
"id" : 891,
"uid" : "AGAMMA",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [892],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [893],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [896],
"instance" : [890, 903]
}
},
{
"id" : 892,
"uid" : "AGAMMA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "AGAMMA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "274",
"c" : "20"
},
"references" : {}
},
{
"id" : 893,
"uid" : "(1E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [894]
}
},
{
"id" : 894,
"uid" : "1E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [895]
}
},
{
"id" : 895,
"uid" : "1E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "274",
"c" : "29"
},
"references" : {}
},
{
"id" : 896,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [897],
"supexpr" : [900]
}
},
{
"id" : 897,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [898]
}
},
{
"id" : 898,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [899]
}
},
{
"id" : 899,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "274",
"c" : "40"
},
"references" : {}
},
{
"id" : 900,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [901]
}
},
{
"id" : 901,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [902]
}
},
{
"id" : 902,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "274",
"c" : "44"
},
"references" : {}
},
{
"id" : 903,
"uid" : "AGAMMA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [891]
}
},
{
"id" : 904,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [905]
}
},
{
"id" : 905,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "395",
"c" : "30"
},
"references" : {}
},
{
"id" : 906,
"uid" : "(GAMMA+((AGAMMA-1e-6)*AWL))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [907],
"arg2" : [921]
}
},
{
"id" : 907,
"uid" : "GAMMA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [908]
}
},
{
"id" : 908,
"uid" : "GAMMA",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [909],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [910],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [913],
"instance" : [907, 920]
}
},
{
"id" : 909,
"uid" : "GAMMA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "243",
"c" : "20"
},
"references" : {}
},
{
"id" : 910,
"uid" : "(0.7)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [911]
}
},
{
"id" : 911,
"uid" : "0.7",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [912]
}
},
{
"id" : 912,
"uid" : "0.7",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.7",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "243",
"c" : "28"
},
"references" : {}
},
{
"id" : 913,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [914],
"supexpr" : [917]
}
},
{
"id" : 914,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [915]
}
},
{
"id" : 915,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [916]
}
},
{
"id" : 916,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "243",
"c" : "38"
},
"references" : {}
},
{
"id" : 917,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [918]
}
},
{
"id" : 918,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [919]
}
},
{
"id" : 919,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "243",
"c" : "42"
},
"references" : {}
},
{
"id" : 920,
"uid" : "GAMMA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [908]
}
},
{
"id" : 921,
"uid" : "((AGAMMA-1e-6)*AWL)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [922],
"arg2" : [301]
}
},
{
"id" : 922,
"uid" : "(AGAMMA-1e-6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [903],
"arg2" : [923]
}
},
{
"id" : 923,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [924]
}
},
{
"id" : 924,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "395",
"c" : "56"
},
"references" : {}
},
{
"id" : 925,
"uid" : "GAMMA_S",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMA_S",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "395",
"c" : "9"
},
"references" : {}
},
{
"id" : 926,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 927,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 928,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 929,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 930,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 931,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 932,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 933,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 934,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 935,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 936,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 937,
"uid" : "GAMMA_S",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [883]
}
},
{
"id" : 938,
"uid" : "sqrt_PHI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [939]
}
},
{
"id" : 939,
"uid" : "sqrt_PHI",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [940],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [941],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [942, 938, 947]
}
},
{
"id" : 940,
"uid" : "sqrt_PHI",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "154",
"c" : "10"
},
"references" : {}
},
{
"id" : 941,
"uid" : "sqrt_PHI=(sqrt(PHI_T));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [942],
"rhs" : [943],
"lexval" : [946]
}
},
{
"id" : 942,
"uid" : "sqrt_PHI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [939]
}
},
{
"id" : 943,
"uid" : "(sqrt(PHI_T))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [944]
}
},
{
"id" : 944,
"uid" : "sqrt(PHI_T)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "7"
},
"references" : {
"lexval" : [945],
"definition" : [],
"arguments" : [865]
}
},
{
"id" : 945,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "372",
"c" : "20"
},
"references" : {}
},
{
"id" : 946,
"uid" : "sqrt_PHI",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "372",
"c" : "9"
},
"references" : {}
},
{
"id" : 947,
"uid" : "sqrt_PHI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [939]
}
},
{
"id" : 948,
"uid" : "GAMMA_sqrt_PHI",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMA_sqrt_PHI",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "396",
"c" : "9"
},
"references" : {}
},
{
"id" : 949,
"uid" : "GAMMA_sqrt_PHI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [876]
}
},
{
"id" : 950,
"uid" : "VGstar",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VGstar",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "424",
"c" : "9"
},
"references" : {}
},
{
"id" : 951,
"uid" : "VGstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [111]
}
},
{
"id" : 952,
"uid" : "VGstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [111]
}
},
{
"id" : 953,
"uid" : "VGstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [111]
}
},
{
"id" : 954,
"uid" : "sqrt_VGstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [955]
}
},
{
"id" : 955,
"uid" : "sqrt_VGstar",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [956],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [957],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [958, 954, 991]
}
},
{
"id" : 956,
"uid" : "sqrt_VGstar",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VGstar",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "181",
"c" : "18"
},
"references" : {}
},
{
"id" : 957,
"uid" : "sqrt_VGstar=(sqrt(((VGstar*VGstar)+(2.0*Vt_Vt_16))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [958],
"rhs" : [959],
"lexval" : [990]
}
},
{
"id" : 958,
"uid" : "sqrt_VGstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [955]
}
},
{
"id" : 959,
"uid" : "(sqrt(((VGstar*VGstar)+(2.0*Vt_Vt_16))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [960]
}
},
{
"id" : 960,
"uid" : "sqrt(((VGstar*VGstar)+(2.0*Vt_Vt_16)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "11"
},
"references" : {
"lexval" : [961],
"definition" : [],
"arguments" : [962]
}
},
{
"id" : 961,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "425",
"c" : "23"
},
"references" : {}
},
{
"id" : 962,
"uid" : "((VGstar*VGstar)+(2.0*Vt_Vt_16))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [963],
"arg2" : [964]
}
},
{
"id" : 963,
"uid" : "(VGstar*VGstar)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [951],
"arg2" : [952]
}
},
{
"id" : 964,
"uid" : "(2.0*Vt_Vt_16)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [965],
"arg2" : [967]
}
},
{
"id" : 965,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [966]
}
},
{
"id" : 966,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "425",
"c" : "44"
},
"references" : {}
},
{
"id" : 967,
"uid" : "Vt_Vt_16",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [968]
}
},
{
"id" : 968,
"uid" : "Vt_Vt_16",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [969],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [970],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [971, 967, 987, 988, 989]
}
},
{
"id" : 969,
"uid" : "Vt_Vt_16",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_Vt_16",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "139",
"c" : "53"
},
"references" : {}
},
{
"id" : 970,
"uid" : "Vt_Vt_16=((16.0*Vt_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [971],
"rhs" : [972],
"lexval" : [986]
}
},
{
"id" : 971,
"uid" : "Vt_Vt_16",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [968]
}
},
{
"id" : 972,
"uid" : "((16.0*Vt_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [973]
}
},
{
"id" : 973,
"uid" : "(16.0*Vt_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [974],
"arg2" : [976]
}
},
{
"id" : 974,
"uid" : "16.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [975]
}
},
{
"id" : 975,
"uid" : "16.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "16.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "357",
"c" : "20"
},
"references" : {}
},
{
"id" : 976,
"uid" : "Vt_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [977]
}
},
{
"id" : 977,
"uid" : "Vt_Vt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [978],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [979],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [980, 984, 985, 976]
}
},
{
"id" : 978,
"uid" : "Vt_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "139",
"c" : "37"
},
"references" : {}
},
{
"id" : 979,
"uid" : "Vt_Vt=((Vt*Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [980],
"rhs" : [981],
"lexval" : [983]
}
},
{
"id" : 980,
"uid" : "Vt_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [977]
}
},
{
"id" : 981,
"uid" : "((Vt*Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [982]
}
},
{
"id" : 982,
"uid" : "(Vt*Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [838],
"arg2" : [839]
}
},
{
"id" : 983,
"uid" : "Vt_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "355",
"c" : "9"
},
"references" : {}
},
{
"id" : 984,
"uid" : "Vt_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [977]
}
},
{
"id" : 985,
"uid" : "Vt_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [977]
}
},
{
"id" : 986,
"uid" : "Vt_Vt_16",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_Vt_16",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "357",
"c" : "9"
},
"references" : {}
},
{
"id" : 987,
"uid" : "Vt_Vt_16",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [968]
}
},
{
"id" : 988,
"uid" : "Vt_Vt_16",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [968]
}
},
{
"id" : 989,
"uid" : "Vt_Vt_16",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [968]
}
},
{
"id" : 990,
"uid" : "sqrt_VGstar",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VGstar",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "425",
"c" : "9"
},
"references" : {}
},
{
"id" : 991,
"uid" : "sqrt_VGstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [955]
}
},
{
"id" : 992,
"uid" : "VGprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VGprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "426",
"c" : "9"
},
"references" : {}
},
{
"id" : 993,
"uid" : "VGprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [101]
}
},
{
"id" : 994,
"uid" : "VGprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [101]
}
},
{
"id" : 995,
"uid" : "VGprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [101]
}
},
{
"id" : 996,
"uid" : "VGprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [101]
}
},
{
"id" : 997,
"uid" : "VGprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [101]
}
},
{
"id" : 998,
"uid" : "(GAMMAprime*(big_sqrt_VP-(0.5*GAMMAprime)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [999],
"arg2" : [1300]
}
},
{
"id" : 999,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1000,
"uid" : "GAMMAprime",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1001],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1002],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1003, 1290, 1291, 999, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299]
}
},
{
"id" : 1001,
"uid" : "GAMMAprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMAprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "128",
"c" : "19"
},
"references" : {}
},
{
"id" : 1002,
"uid" : "GAMMAprime=((0.5*(GAMMAstar+sqrt_GAMMAstar)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1003],
"rhs" : [1004],
"lexval" : [1289]
}
},
{
"id" : 1003,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1004,
"uid" : "((0.5*(GAMMAstar+sqrt_GAMMAstar)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1005]
}
},
{
"id" : 1005,
"uid" : "(0.5*(GAMMAstar+sqrt_GAMMAstar))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1006],
"arg2" : [1008]
}
},
{
"id" : 1006,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1007]
}
},
{
"id" : 1007,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "444",
"c" : "22"
},
"references" : {}
},
{
"id" : 1008,
"uid" : "(GAMMAstar+sqrt_GAMMAstar)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1009],
"arg2" : [1276]
}
},
{
"id" : 1009,
"uid" : "GAMMAstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1010]
}
},
{
"id" : 1010,
"uid" : "GAMMAstar",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1011],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1012],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1013, 1274, 1275, 1009]
}
},
{
"id" : 1011,
"uid" : "GAMMAstar",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMAstar",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "150",
"c" : "10"
},
"references" : {}
},
{
"id" : 1012,
"uid" : "GAMMAstar=(((GAMMA_S-(LETA_L*(sqrt_PHI_VS+sqrt_PHI_VD)))+(WETA_W*sqrt_PHI_VP0)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1013],
"rhs" : [1014],
"lexval" : [1273]
}
},
{
"id" : 1013,
"uid" : "GAMMAstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1010]
}
},
{
"id" : 1014,
"uid" : "(((GAMMA_S-(LETA_L*(sqrt_PHI_VS+sqrt_PHI_VD)))+(WETA_W*sqrt_PHI_VP0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1015]
}
},
{
"id" : 1015,
"uid" : "((GAMMA_S-(LETA_L*(sqrt_PHI_VS+sqrt_PHI_VD)))+(WETA_W*sqrt_PHI_VP0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1016],
"arg2" : [1168]
}
},
{
"id" : 1016,
"uid" : "(GAMMA_S-(LETA_L*(sqrt_PHI_VS+sqrt_PHI_VD)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [930],
"arg2" : [1017]
}
},
{
"id" : 1017,
"uid" : "(LETA_L*(sqrt_PHI_VS+sqrt_PHI_VD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1018],
"arg2" : [1060]
}
},
{
"id" : 1018,
"uid" : "LETA_L",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1019]
}
},
{
"id" : 1019,
"uid" : "LETA_L",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1020],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1021],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1022, 1018, 1058, 1059]
}
},
{
"id" : 1020,
"uid" : "LETA_L",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "LETA_L",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "144",
"c" : "18"
},
"references" : {}
},
{
"id" : 1021,
"uid" : "LETA_L=(((eps_COX_L*NS)/Leff));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1022],
"rhs" : [1023],
"lexval" : [1057]
}
},
{
"id" : 1022,
"uid" : "LETA_L",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1019]
}
},
{
"id" : 1023,
"uid" : "(((eps_COX_L*NS)/Leff))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1024]
}
},
{
"id" : 1024,
"uid" : "((eps_COX_L*NS)/Leff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1025],
"arg2" : [293]
}
},
{
"id" : 1025,
"uid" : "(eps_COX_L*NS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1026],
"arg2" : [505]
}
},
{
"id" : 1026,
"uid" : "eps_COX_L",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1027]
}
},
{
"id" : 1027,
"uid" : "eps_COX_L",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1028],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1029],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1030, 1026]
}
},
{
"id" : 1028,
"uid" : "eps_COX_L",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "eps_COX_L",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "140",
"c" : "30"
},
"references" : {}
},
{
"id" : 1029,
"uid" : "eps_COX_L=((eps_COX*LETA));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1030],
"rhs" : [1031],
"lexval" : [1056]
}
},
{
"id" : 1030,
"uid" : "eps_COX_L",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1027]
}
},
{
"id" : 1031,
"uid" : "((eps_COX*LETA))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1032]
}
},
{
"id" : 1032,
"uid" : "(eps_COX*LETA)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1033],
"arg2" : [1043]
}
},
{
"id" : 1033,
"uid" : "eps_COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1034]
}
},
{
"id" : 1034,
"uid" : "eps_COX",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1035],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1036],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1037, 1041, 1042, 1033]
}
},
{
"id" : 1035,
"uid" : "eps_COX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "eps_COX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "140",
"c" : "10"
},
"references" : {}
},
{
"id" : 1036,
"uid" : "eps_COX=((epssil/COX));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1037],
"rhs" : [1038],
"lexval" : [1040]
}
},
{
"id" : 1037,
"uid" : "eps_COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1034]
}
},
{
"id" : 1038,
"uid" : "((epssil/COX))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1039]
}
},
{
"id" : 1039,
"uid" : "(epssil/COX)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [21],
"arg2" : [453]
}
},
{
"id" : 1040,
"uid" : "eps_COX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "eps_COX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "327",
"c" : "9"
},
"references" : {}
},
{
"id" : 1041,
"uid" : "eps_COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1034]
}
},
{
"id" : 1042,
"uid" : "eps_COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1034]
}
},
{
"id" : 1043,
"uid" : "LETA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1044]
}
},
{
"id" : 1044,
"uid" : "LETA",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1045],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1046],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1049],
"instance" : [1043]
}
},
{
"id" : 1045,
"uid" : "LETA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "LETA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "260",
"c" : "20"
},
"references" : {}
},
{
"id" : 1046,
"uid" : "(0.3)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1047]
}
},
{
"id" : 1047,
"uid" : "0.3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1048]
}
},
{
"id" : 1048,
"uid" : "0.3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "260",
"c" : "27"
},
"references" : {}
},
{
"id" : 1049,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1050],
"supexpr" : [1053]
}
},
{
"id" : 1050,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1051]
}
},
{
"id" : 1051,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1052]
}
},
{
"id" : 1052,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "260",
"c" : "37"
},
"references" : {}
},
{
"id" : 1053,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1054]
}
},
{
"id" : 1054,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1055]
}
},
{
"id" : 1055,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "260",
"c" : "41"
},
"references" : {}
},
{
"id" : 1056,
"uid" : "eps_COX_L",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "eps_COX_L",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "331",
"c" : "9"
},
"references" : {}
},
{
"id" : 1057,
"uid" : "LETA_L",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "LETA_L",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "435",
"c" : "9"
},
"references" : {}
},
{
"id" : 1058,
"uid" : "LETA_L",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1019]
}
},
{
"id" : 1059,
"uid" : "LETA_L",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1019]
}
},
{
"id" : 1060,
"uid" : "(sqrt_PHI_VS+sqrt_PHI_VD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1061],
"arg2" : [1132]
}
},
{
"id" : 1061,
"uid" : "sqrt_PHI_VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1062]
}
},
{
"id" : 1062,
"uid" : "sqrt_PHI_VS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1063],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1064],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1065, 1061, 1130, 1131]
}
},
{
"id" : 1063,
"uid" : "sqrt_PHI_VS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "155",
"c" : "36"
},
"references" : {}
},
{
"id" : 1064,
"uid" : "sqrt_PHI_VS=(sqrt((0.5*(PHI_VS+sqrt_PHI_VS_Vt))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1065],
"rhs" : [1066],
"lexval" : [1129]
}
},
{
"id" : 1065,
"uid" : "sqrt_PHI_VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1062]
}
},
{
"id" : 1066,
"uid" : "(sqrt((0.5*(PHI_VS+sqrt_PHI_VS_Vt))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1067]
}
},
{
"id" : 1067,
"uid" : "sqrt((0.5*(PHI_VS+sqrt_PHI_VS_Vt)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "13"
},
"references" : {
"lexval" : [1068],
"definition" : [],
"arguments" : [1069]
}
},
{
"id" : 1068,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "430",
"c" : "23"
},
"references" : {}
},
{
"id" : 1069,
"uid" : "(0.5*(PHI_VS+sqrt_PHI_VS_Vt))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1070],
"arg2" : [1072]
}
},
{
"id" : 1070,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1071]
}
},
{
"id" : 1071,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "430",
"c" : "28"
},
"references" : {}
},
{
"id" : 1072,
"uid" : "(PHI_VS+sqrt_PHI_VS_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1073],
"arg2" : [1117]
}
},
{
"id" : 1073,
"uid" : "PHI_VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1074]
}
},
{
"id" : 1074,
"uid" : "PHI_VS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1075],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1076],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1077, 1115, 1116, 1073]
}
},
{
"id" : 1075,
"uid" : "PHI_VS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PHI_VS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "153",
"c" : "18"
},
"references" : {}
},
{
"id" : 1076,
"uid" : "PHI_VS=((PHI_T+VS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1077],
"rhs" : [1078],
"lexval" : [1114]
}
},
{
"id" : 1077,
"uid" : "PHI_VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1074]
}
},
{
"id" : 1078,
"uid" : "((PHI_T+VS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1079]
}
},
{
"id" : 1079,
"uid" : "(PHI_T+VS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [866],
"arg2" : [1080]
}
},
{
"id" : 1080,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1081,
"uid" : "VS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [1082],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1083],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1108, 1109, 1098, 1084, 1080, 1110, 1111, 1112, 1113]
}
},
{
"id" : 1082,
"uid" : "VS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "182",
"c" : "18"
},
"references" : {}
},
{
"id" : 1083,
"uid" : "VS=(VD);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1084],
"rhs" : [1085],
"lexval" : [1107]
}
},
{
"id" : 1084,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1085,
"uid" : "(VD)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1086]
}
},
{
"id" : 1086,
"uid" : "VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1087]
}
},
{
"id" : 1087,
"uid" : "VD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [1088],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1089],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1101, 1102, 1086, 1090, 1103, 1104, 1105, 1106]
}
},
{
"id" : 1088,
"uid" : "VD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "182",
"c" : "14"
},
"references" : {}
},
{
"id" : 1089,
"uid" : "VD=(T1);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1090],
"rhs" : [1091],
"lexval" : [1100]
}
},
{
"id" : 1090,
"uid" : "VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1087]
}
},
{
"id" : 1091,
"uid" : "(T1)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1092]
}
},
{
"id" : 1092,
"uid" : "T1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1093]
}
},
{
"id" : 1093,
"uid" : "T1",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1094],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1095],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1096, 1092]
}
},
{
"id" : 1094,
"uid" : "T1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "141",
"c" : "36"
},
"references" : {}
},
{
"id" : 1095,
"uid" : "T1=(VS);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1096],
"rhs" : [1097],
"lexval" : [1099]
}
},
{
"id" : 1096,
"uid" : "T1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1093]
}
},
{
"id" : 1097,
"uid" : "(VS)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1098]
}
},
{
"id" : 1098,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1099,
"uid" : "T1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "416",
"c" : "13"
},
"references" : {}
},
{
"id" : 1100,
"uid" : "VD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "418",
"c" : "13"
},
"references" : {}
},
{
"id" : 1101,
"uid" : "VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1087]
}
},
{
"id" : 1102,
"uid" : "VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1087]
}
},
{
"id" : 1103,
"uid" : "VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1087]
}
},
{
"id" : 1104,
"uid" : "VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1087]
}
},
{
"id" : 1105,
"uid" : "VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1087]
}
},
{
"id" : 1106,
"uid" : "VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1087]
}
},
{
"id" : 1107,
"uid" : "VS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "417",
"c" : "13"
},
"references" : {}
},
{
"id" : 1108,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1109,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1110,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1111,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1112,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1113,
"uid" : "VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1081]
}
},
{
"id" : 1114,
"uid" : "PHI_VS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PHI_VS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "428",
"c" : "9"
},
"references" : {}
},
{
"id" : 1115,
"uid" : "PHI_VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1074]
}
},
{
"id" : 1116,
"uid" : "PHI_VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1074]
}
},
{
"id" : 1117,
"uid" : "sqrt_PHI_VS_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1118]
}
},
{
"id" : 1118,
"uid" : "sqrt_PHI_VS_Vt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1119],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1120],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1121, 1117, 1128]
}
},
{
"id" : 1119,
"uid" : "sqrt_PHI_VS_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VS_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "156",
"c" : "26"
},
"references" : {}
},
{
"id" : 1120,
"uid" : "sqrt_PHI_VS_Vt=(sqrt(((PHI_VS*PHI_VS)+Vt_Vt_16)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1121],
"rhs" : [1122],
"lexval" : [1127]
}
},
{
"id" : 1121,
"uid" : "sqrt_PHI_VS_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1118]
}
},
{
"id" : 1122,
"uid" : "(sqrt(((PHI_VS*PHI_VS)+Vt_Vt_16)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1123]
}
},
{
"id" : 1123,
"uid" : "sqrt(((PHI_VS*PHI_VS)+Vt_Vt_16))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "12"
},
"references" : {
"lexval" : [1124],
"definition" : [],
"arguments" : [1125]
}
},
{
"id" : 1124,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "429",
"c" : "26"
},
"references" : {}
},
{
"id" : 1125,
"uid" : "((PHI_VS*PHI_VS)+Vt_Vt_16)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1126],
"arg2" : [987]
}
},
{
"id" : 1126,
"uid" : "(PHI_VS*PHI_VS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1115],
"arg2" : [1116]
}
},
{
"id" : 1127,
"uid" : "sqrt_PHI_VS_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VS_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "429",
"c" : "9"
},
"references" : {}
},
{
"id" : 1128,
"uid" : "sqrt_PHI_VS_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1118]
}
},
{
"id" : 1129,
"uid" : "sqrt_PHI_VS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "430",
"c" : "9"
},
"references" : {}
},
{
"id" : 1130,
"uid" : "sqrt_PHI_VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1062]
}
},
{
"id" : 1131,
"uid" : "sqrt_PHI_VS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1062]
}
},
{
"id" : 1132,
"uid" : "sqrt_PHI_VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1133]
}
},
{
"id" : 1133,
"uid" : "sqrt_PHI_VD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1134],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1135],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1136, 1132, 1167]
}
},
{
"id" : 1134,
"uid" : "sqrt_PHI_VD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "155",
"c" : "23"
},
"references" : {}
},
{
"id" : 1135,
"uid" : "sqrt_PHI_VD=(sqrt((0.5*(PHI_VD+sqrt_PHI_VD_Vt))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1136],
"rhs" : [1137],
"lexval" : [1166]
}
},
{
"id" : 1136,
"uid" : "sqrt_PHI_VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1133]
}
},
{
"id" : 1137,
"uid" : "(sqrt((0.5*(PHI_VD+sqrt_PHI_VD_Vt))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1138]
}
},
{
"id" : 1138,
"uid" : "sqrt((0.5*(PHI_VD+sqrt_PHI_VD_Vt)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "15"
},
"references" : {
"lexval" : [1139],
"definition" : [],
"arguments" : [1140]
}
},
{
"id" : 1139,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "433",
"c" : "23"
},
"references" : {}
},
{
"id" : 1140,
"uid" : "(0.5*(PHI_VD+sqrt_PHI_VD_Vt))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1141],
"arg2" : [1143]
}
},
{
"id" : 1141,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1142]
}
},
{
"id" : 1142,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "433",
"c" : "28"
},
"references" : {}
},
{
"id" : 1143,
"uid" : "(PHI_VD+sqrt_PHI_VD_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1144],
"arg2" : [1154]
}
},
{
"id" : 1144,
"uid" : "PHI_VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1145]
}
},
{
"id" : 1145,
"uid" : "PHI_VD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1146],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1147],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1148, 1152, 1153, 1144]
}
},
{
"id" : 1146,
"uid" : "PHI_VD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PHI_VD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "153",
"c" : "10"
},
"references" : {}
},
{
"id" : 1147,
"uid" : "PHI_VD=((PHI_T+VD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1148],
"rhs" : [1149],
"lexval" : [1151]
}
},
{
"id" : 1148,
"uid" : "PHI_VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1145]
}
},
{
"id" : 1149,
"uid" : "((PHI_T+VD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1150]
}
},
{
"id" : 1150,
"uid" : "(PHI_T+VD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [867],
"arg2" : [1103]
}
},
{
"id" : 1151,
"uid" : "PHI_VD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PHI_VD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "431",
"c" : "9"
},
"references" : {}
},
{
"id" : 1152,
"uid" : "PHI_VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1145]
}
},
{
"id" : 1153,
"uid" : "PHI_VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1145]
}
},
{
"id" : 1154,
"uid" : "sqrt_PHI_VD_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1155]
}
},
{
"id" : 1155,
"uid" : "sqrt_PHI_VD_Vt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1156],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1157],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1158, 1154, 1165]
}
},
{
"id" : 1156,
"uid" : "sqrt_PHI_VD_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VD_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "156",
"c" : "10"
},
"references" : {}
},
{
"id" : 1157,
"uid" : "sqrt_PHI_VD_Vt=(sqrt(((PHI_VD*PHI_VD)+Vt_Vt_16)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1158],
"rhs" : [1159],
"lexval" : [1164]
}
},
{
"id" : 1158,
"uid" : "sqrt_PHI_VD_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1155]
}
},
{
"id" : 1159,
"uid" : "(sqrt(((PHI_VD*PHI_VD)+Vt_Vt_16)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1160]
}
},
{
"id" : 1160,
"uid" : "sqrt(((PHI_VD*PHI_VD)+Vt_Vt_16))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "14"
},
"references" : {
"lexval" : [1161],
"definition" : [],
"arguments" : [1162]
}
},
{
"id" : 1161,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "432",
"c" : "26"
},
"references" : {}
},
{
"id" : 1162,
"uid" : "((PHI_VD*PHI_VD)+Vt_Vt_16)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1163],
"arg2" : [988]
}
},
{
"id" : 1163,
"uid" : "(PHI_VD*PHI_VD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1152],
"arg2" : [1153]
}
},
{
"id" : 1164,
"uid" : "sqrt_PHI_VD_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VD_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "432",
"c" : "9"
},
"references" : {}
},
{
"id" : 1165,
"uid" : "sqrt_PHI_VD_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1155]
}
},
{
"id" : 1166,
"uid" : "sqrt_PHI_VD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "433",
"c" : "9"
},
"references" : {}
},
{
"id" : 1167,
"uid" : "sqrt_PHI_VD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1133]
}
},
{
"id" : 1168,
"uid" : "(WETA_W*sqrt_PHI_VP0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1169],
"arg2" : [1220]
}
},
{
"id" : 1169,
"uid" : "WETA_W",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1170]
}
},
{
"id" : 1170,
"uid" : "WETA_W",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1171],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1172],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1173, 1169, 1219]
}
},
{
"id" : 1171,
"uid" : "WETA_W",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "WETA_W",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "144",
"c" : "10"
},
"references" : {}
},
{
"id" : 1172,
"uid" : "WETA_W=(((eps_COX_W*M)/Weff));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1173],
"rhs" : [1174],
"lexval" : [1218]
}
},
{
"id" : 1173,
"uid" : "WETA_W",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1170]
}
},
{
"id" : 1174,
"uid" : "(((eps_COX_W*M)/Weff))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1175]
}
},
{
"id" : 1175,
"uid" : "((eps_COX_W*M)/Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1176],
"arg2" : [246]
}
},
{
"id" : 1176,
"uid" : "(eps_COX_W*M)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1177],
"arg2" : [1201]
}
},
{
"id" : 1177,
"uid" : "eps_COX_W",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1178]
}
},
{
"id" : 1178,
"uid" : "eps_COX_W",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1179],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1180],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1181, 1177]
}
},
{
"id" : 1179,
"uid" : "eps_COX_W",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "eps_COX_W",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "140",
"c" : "19"
},
"references" : {}
},
{
"id" : 1180,
"uid" : "eps_COX_W=(((3.0*eps_COX)*WETA));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1181],
"rhs" : [1182],
"lexval" : [1200]
}
},
{
"id" : 1181,
"uid" : "eps_COX_W",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1178]
}
},
{
"id" : 1182,
"uid" : "(((3.0*eps_COX)*WETA))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1183]
}
},
{
"id" : 1183,
"uid" : "((3.0*eps_COX)*WETA)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1184],
"arg2" : [1187]
}
},
{
"id" : 1184,
"uid" : "(3.0*eps_COX)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1185],
"arg2" : [1042]
}
},
{
"id" : 1185,
"uid" : "3.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1186]
}
},
{
"id" : 1186,
"uid" : "3.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "3.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "330",
"c" : "21"
},
"references" : {}
},
{
"id" : 1187,
"uid" : "WETA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1188]
}
},
{
"id" : 1188,
"uid" : "WETA",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1189],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1190],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1193],
"instance" : [1187]
}
},
{
"id" : 1189,
"uid" : "WETA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "WETA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "258",
"c" : "20"
},
"references" : {}
},
{
"id" : 1190,
"uid" : "(0.2)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1191]
}
},
{
"id" : 1191,
"uid" : "0.2",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1192]
}
},
{
"id" : 1192,
"uid" : "0.2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "258",
"c" : "27"
},
"references" : {}
},
{
"id" : 1193,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1194],
"supexpr" : [1197]
}
},
{
"id" : 1194,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1195]
}
},
{
"id" : 1195,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1196]
}
},
{
"id" : 1196,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "258",
"c" : "37"
},
"references" : {}
},
{
"id" : 1197,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1198]
}
},
{
"id" : 1198,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1199]
}
},
{
"id" : 1199,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "258",
"c" : "41"
},
"references" : {}
},
{
"id" : 1200,
"uid" : "eps_COX_W",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "eps_COX_W",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "330",
"c" : "9"
},
"references" : {}
},
{
"id" : 1201,
"uid" : "M",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1202]
}
},
{
"id" : 1202,
"uid" : "M",
"datatypename" : "variableprototype",
"attributes" : {
"type" : "instance",
"xyceAlsoModel" : "yes"
},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1203],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1204],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1207],
"instance" : [1201, 1214, 1215, 1216, 1217]
}
},
{
"id" : 1203,
"uid" : "M",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "M",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "226",
"c" : "20"
},
"references" : {}
},
{
"id" : 1204,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1205]
}
},
{
"id" : 1205,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1206]
}
},
{
"id" : 1206,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "226",
"c" : "24"
},
"references" : {}
},
{
"id" : 1207,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1208],
"supexpr" : [1211]
}
},
{
"id" : 1208,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1209]
}
},
{
"id" : 1209,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1210]
}
},
{
"id" : 1210,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "226",
"c" : "34"
},
"references" : {}
},
{
"id" : 1211,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1212]
}
},
{
"id" : 1212,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1213]
}
},
{
"id" : 1213,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "226",
"c" : "38"
},
"references" : {}
},
{
"id" : 1214,
"uid" : "M",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1202]
}
},
{
"id" : 1215,
"uid" : "M",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1202]
}
},
{
"id" : 1216,
"uid" : "M",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1202]
}
},
{
"id" : 1217,
"uid" : "M",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1202]
}
},
{
"id" : 1218,
"uid" : "WETA_W",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "WETA_W",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "434",
"c" : "9"
},
"references" : {}
},
{
"id" : 1219,
"uid" : "WETA_W",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1170]
}
},
{
"id" : 1220,
"uid" : "sqrt_PHI_VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1221]
}
},
{
"id" : 1221,
"uid" : "sqrt_PHI_VP0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1222],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1223],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1224, 1220, 1272]
}
},
{
"id" : 1222,
"uid" : "sqrt_PHI_VP0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VP0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "189",
"c" : "21"
},
"references" : {}
},
{
"id" : 1223,
"uid" : "sqrt_PHI_VP0=(sqrt(((VP0+PHI_T)+Vt_01)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1224],
"rhs" : [1225],
"lexval" : [1271]
}
},
{
"id" : 1224,
"uid" : "sqrt_PHI_VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1221]
}
},
{
"id" : 1225,
"uid" : "(sqrt(((VP0+PHI_T)+Vt_01)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1226]
}
},
{
"id" : 1226,
"uid" : "sqrt(((VP0+PHI_T)+Vt_01))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "17"
},
"references" : {
"lexval" : [1227],
"definition" : [],
"arguments" : [1228]
}
},
{
"id" : 1227,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "439",
"c" : "24"
},
"references" : {}
},
{
"id" : 1228,
"uid" : "((VP0+PHI_T)+Vt_01)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1229],
"arg2" : [1260]
}
},
{
"id" : 1229,
"uid" : "(VP0+PHI_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1230],
"arg2" : [869]
}
},
{
"id" : 1230,
"uid" : "VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1231]
}
},
{
"id" : 1231,
"uid" : "VP0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1232],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1233],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1234, 1230]
}
},
{
"id" : 1232,
"uid" : "VP0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VP0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "152",
"c" : "24"
},
"references" : {}
},
{
"id" : 1233,
"uid" : "VP0=(((VGprime-PHI_T)-(GAMMA_S*(big_sqrt_VP0-(0.5*GAMMA_S)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1234],
"rhs" : [1235],
"lexval" : [1259]
}
},
{
"id" : 1234,
"uid" : "VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1231]
}
},
{
"id" : 1235,
"uid" : "(((VGprime-PHI_T)-(GAMMA_S*(big_sqrt_VP0-(0.5*GAMMA_S)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1236]
}
},
{
"id" : 1236,
"uid" : "((VGprime-PHI_T)-(GAMMA_S*(big_sqrt_VP0-(0.5*GAMMA_S))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1237],
"arg2" : [1238]
}
},
{
"id" : 1237,
"uid" : "(VGprime-PHI_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [994],
"arg2" : [868]
}
},
{
"id" : 1238,
"uid" : "(GAMMA_S*(big_sqrt_VP0-(0.5*GAMMA_S)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [928],
"arg2" : [1239]
}
},
{
"id" : 1239,
"uid" : "(big_sqrt_VP0-(0.5*GAMMA_S))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1240],
"arg2" : [1256]
}
},
{
"id" : 1240,
"uid" : "big_sqrt_VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1241]
}
},
{
"id" : 1241,
"uid" : "big_sqrt_VP0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1242],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1243],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1244, 1240, 1254, 1255]
}
},
{
"id" : 1242,
"uid" : "big_sqrt_VP0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "big_sqrt_VP0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "152",
"c" : "10"
},
"references" : {}
},
{
"id" : 1243,
"uid" : "big_sqrt_VP0=(sqrt((VGprime+((0.25*GAMMA_S)*GAMMA_S))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1244],
"rhs" : [1245],
"lexval" : [1253]
}
},
{
"id" : 1244,
"uid" : "big_sqrt_VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1241]
}
},
{
"id" : 1245,
"uid" : "(sqrt((VGprime+((0.25*GAMMA_S)*GAMMA_S))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1246]
}
},
{
"id" : 1246,
"uid" : "sqrt((VGprime+((0.25*GAMMA_S)*GAMMA_S)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "16"
},
"references" : {
"lexval" : [1247],
"definition" : [],
"arguments" : [1248]
}
},
{
"id" : 1247,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "437",
"c" : "24"
},
"references" : {}
},
{
"id" : 1248,
"uid" : "(VGprime+((0.25*GAMMA_S)*GAMMA_S))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [993],
"arg2" : [1249]
}
},
{
"id" : 1249,
"uid" : "((0.25*GAMMA_S)*GAMMA_S)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1250],
"arg2" : [927]
}
},
{
"id" : 1250,
"uid" : "(0.25*GAMMA_S)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1251],
"arg2" : [926]
}
},
{
"id" : 1251,
"uid" : "0.25",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1252]
}
},
{
"id" : 1252,
"uid" : "0.25",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.25",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "437",
"c" : "39"
},
"references" : {}
},
{
"id" : 1253,
"uid" : "big_sqrt_VP0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "big_sqrt_VP0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "437",
"c" : "9"
},
"references" : {}
},
{
"id" : 1254,
"uid" : "big_sqrt_VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1241]
}
},
{
"id" : 1255,
"uid" : "big_sqrt_VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1241]
}
},
{
"id" : 1256,
"uid" : "(0.5*GAMMA_S)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1257],
"arg2" : [929]
}
},
{
"id" : 1257,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1258]
}
},
{
"id" : 1258,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "438",
"c" : "57"
},
"references" : {}
},
{
"id" : 1259,
"uid" : "VP0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VP0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "438",
"c" : "9"
},
"references" : {}
},
{
"id" : 1260,
"uid" : "Vt_01",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1261]
}
},
{
"id" : 1261,
"uid" : "Vt_01",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1262],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1263],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1264, 1260, 1270]
}
},
{
"id" : 1262,
"uid" : "Vt_01",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_01",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "139",
"c" : "18"
},
"references" : {}
},
{
"id" : 1263,
"uid" : "Vt_01=((0.1*Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1264],
"rhs" : [1265],
"lexval" : [1269]
}
},
{
"id" : 1264,
"uid" : "Vt_01",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1261]
}
},
{
"id" : 1265,
"uid" : "((0.1*Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1266]
}
},
{
"id" : 1266,
"uid" : "(0.1*Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1267],
"arg2" : [834]
}
},
{
"id" : 1267,
"uid" : "0.1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1268]
}
},
{
"id" : 1268,
"uid" : "0.1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "351",
"c" : "17"
},
"references" : {}
},
{
"id" : 1269,
"uid" : "Vt_01",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_01",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "351",
"c" : "9"
},
"references" : {}
},
{
"id" : 1270,
"uid" : "Vt_01",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1261]
}
},
{
"id" : 1271,
"uid" : "sqrt_PHI_VP0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VP0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "439",
"c" : "9"
},
"references" : {}
},
{
"id" : 1272,
"uid" : "sqrt_PHI_VP0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1221]
}
},
{
"id" : 1273,
"uid" : "GAMMAstar",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMAstar",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "440",
"c" : "9"
},
"references" : {}
},
{
"id" : 1274,
"uid" : "GAMMAstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1010]
}
},
{
"id" : 1275,
"uid" : "GAMMAstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1010]
}
},
{
"id" : 1276,
"uid" : "sqrt_GAMMAstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1277]
}
},
{
"id" : 1277,
"uid" : "sqrt_GAMMAstar",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1278],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1279],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1280, 1276, 1287, 1288]
}
},
{
"id" : 1278,
"uid" : "sqrt_GAMMAstar",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_GAMMAstar",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "150",
"c" : "21"
},
"references" : {}
},
{
"id" : 1279,
"uid" : "sqrt_GAMMAstar=(sqrt(((GAMMAstar*GAMMAstar)+Vt_01)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1280],
"rhs" : [1281],
"lexval" : [1286]
}
},
{
"id" : 1280,
"uid" : "sqrt_GAMMAstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1277]
}
},
{
"id" : 1281,
"uid" : "(sqrt(((GAMMAstar*GAMMAstar)+Vt_01)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1282]
}
},
{
"id" : 1282,
"uid" : "sqrt(((GAMMAstar*GAMMAstar)+Vt_01))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "18"
},
"references" : {
"lexval" : [1283],
"definition" : [],
"arguments" : [1284]
}
},
{
"id" : 1283,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "443",
"c" : "26"
},
"references" : {}
},
{
"id" : 1284,
"uid" : "((GAMMAstar*GAMMAstar)+Vt_01)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1285],
"arg2" : [1270]
}
},
{
"id" : 1285,
"uid" : "(GAMMAstar*GAMMAstar)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1274],
"arg2" : [1275]
}
},
{
"id" : 1286,
"uid" : "sqrt_GAMMAstar",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_GAMMAstar",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "443",
"c" : "9"
},
"references" : {}
},
{
"id" : 1287,
"uid" : "sqrt_GAMMAstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1277]
}
},
{
"id" : 1288,
"uid" : "sqrt_GAMMAstar",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1277]
}
},
{
"id" : 1289,
"uid" : "GAMMAprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "GAMMAprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "444",
"c" : "9"
},
"references" : {}
},
{
"id" : 1290,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1291,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1292,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1293,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1294,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1295,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1296,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1297,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1298,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1299,
"uid" : "GAMMAprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1000]
}
},
{
"id" : 1300,
"uid" : "(big_sqrt_VP-(0.5*GAMMAprime))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1301],
"arg2" : [1318]
}
},
{
"id" : 1301,
"uid" : "big_sqrt_VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1302]
}
},
{
"id" : 1302,
"uid" : "big_sqrt_VP",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1303],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1304],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1305, 1301, 1315, 1316, 1317]
}
},
{
"id" : 1303,
"uid" : "big_sqrt_VP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "big_sqrt_VP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "151",
"c" : "10"
},
"references" : {}
},
{
"id" : 1304,
"uid" : "big_sqrt_VP=(sqrt((VGprime+((0.25*GAMMAprime)*GAMMAprime))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1305],
"rhs" : [1306],
"lexval" : [1314]
}
},
{
"id" : 1305,
"uid" : "big_sqrt_VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1302]
}
},
{
"id" : 1306,
"uid" : "(sqrt((VGprime+((0.25*GAMMAprime)*GAMMAprime))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1307]
}
},
{
"id" : 1307,
"uid" : "sqrt((VGprime+((0.25*GAMMAprime)*GAMMAprime)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "19"
},
"references" : {
"lexval" : [1308],
"definition" : [],
"arguments" : [1309]
}
},
{
"id" : 1308,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "445",
"c" : "23"
},
"references" : {}
},
{
"id" : 1309,
"uid" : "(VGprime+((0.25*GAMMAprime)*GAMMAprime))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [995],
"arg2" : [1310]
}
},
{
"id" : 1310,
"uid" : "((0.25*GAMMAprime)*GAMMAprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1311],
"arg2" : [1291]
}
},
{
"id" : 1311,
"uid" : "(0.25*GAMMAprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1312],
"arg2" : [1290]
}
},
{
"id" : 1312,
"uid" : "0.25",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1313]
}
},
{
"id" : 1313,
"uid" : "0.25",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.25",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "445",
"c" : "36"
},
"references" : {}
},
{
"id" : 1314,
"uid" : "big_sqrt_VP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "big_sqrt_VP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "445",
"c" : "9"
},
"references" : {}
},
{
"id" : 1315,
"uid" : "big_sqrt_VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1302]
}
},
{
"id" : 1316,
"uid" : "big_sqrt_VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1302]
}
},
{
"id" : 1317,
"uid" : "big_sqrt_VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1302]
}
},
{
"id" : 1318,
"uid" : "(0.5*GAMMAprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1319],
"arg2" : [1292]
}
},
{
"id" : 1319,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1320]
}
},
{
"id" : 1320,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "446",
"c" : "52"
},
"references" : {}
},
{
"id" : 1321,
"uid" : "VP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "446",
"c" : "9"
},
"references" : {}
},
{
"id" : 1322,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1323,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1324,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1325,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1326,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1327,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1328,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1329,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1330,
"uid" : "VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [93]
}
},
{
"id" : 1331,
"uid" : "sqrt_VP_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1332]
}
},
{
"id" : 1332,
"uid" : "sqrt_VP_Vt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [1333],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1334],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1351, 1335, 1331, 1352]
}
},
{
"id" : 1333,
"uid" : "sqrt_VP_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VP_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "189",
"c" : "35"
},
"references" : {}
},
{
"id" : 1334,
"uid" : "sqrt_VP_Vt=(sqrt(((VP*VP)+Vt_Vt_2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1335],
"rhs" : [1336],
"lexval" : [1350]
}
},
{
"id" : 1335,
"uid" : "sqrt_VP_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1332]
}
},
{
"id" : 1336,
"uid" : "(sqrt(((VP*VP)+Vt_Vt_2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1337]
}
},
{
"id" : 1337,
"uid" : "sqrt(((VP*VP)+Vt_Vt_2))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "59"
},
"references" : {
"lexval" : [1338],
"definition" : [],
"arguments" : [1339]
}
},
{
"id" : 1338,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "562",
"c" : "27"
},
"references" : {}
},
{
"id" : 1339,
"uid" : "((VP*VP)+Vt_Vt_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1340],
"arg2" : [1341]
}
},
{
"id" : 1340,
"uid" : "(VP*VP)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1326],
"arg2" : [1327]
}
},
{
"id" : 1341,
"uid" : "Vt_Vt_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1342]
}
},
{
"id" : 1342,
"uid" : "Vt_Vt_2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1343],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1344],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1345, 1341, 1349]
}
},
{
"id" : 1343,
"uid" : "Vt_Vt_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_Vt_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "139",
"c" : "44"
},
"references" : {}
},
{
"id" : 1344,
"uid" : "Vt_Vt_2=((Vt_Vt+Vt_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1345],
"rhs" : [1346],
"lexval" : [1348]
}
},
{
"id" : 1345,
"uid" : "Vt_Vt_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1342]
}
},
{
"id" : 1346,
"uid" : "((Vt_Vt+Vt_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1347]
}
},
{
"id" : 1347,
"uid" : "(Vt_Vt+Vt_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [984],
"arg2" : [985]
}
},
{
"id" : 1348,
"uid" : "Vt_Vt_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_Vt_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "356",
"c" : "9"
},
"references" : {}
},
{
"id" : 1349,
"uid" : "Vt_Vt_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1342]
}
},
{
"id" : 1350,
"uid" : "sqrt_VP_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VP_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "562",
"c" : "14"
},
"references" : {}
},
{
"id" : 1351,
"uid" : "sqrt_VP_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1332]
}
},
{
"id" : 1352,
"uid" : "sqrt_VP_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1332]
}
},
{
"id" : 1353,
"uid" : "VPprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VPprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "563",
"c" : "14"
},
"references" : {}
},
{
"id" : 1354,
"uid" : "VPprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [83]
}
},
{
"id" : 1355,
"uid" : "VPprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [83]
}
},
{
"id" : 1356,
"uid" : "THETA_VP_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "THETA_VP_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "564",
"c" : "14"
},
"references" : {}
},
{
"id" : 1357,
"uid" : "THETA_VP_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [59]
}
},
{
"id" : 1358,
"uid" : "THETA_VP_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [59]
}
},
{
"id" : 1359,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1360]
}
},
{
"id" : 1360,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1361]
}
},
{
"id" : 1361,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "323",
"c" : "22"
},
"references" : {}
},
{
"id" : 1362,
"uid" : "THETA_VP_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "THETA_VP_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "323",
"c" : "9"
},
"references" : {}
},
{
"id" : 1363,
"uid" : "VPprime=(0.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1354],
"rhs" : [1364],
"lexval" : [1367]
}
},
{
"id" : 1364,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1365]
}
},
{
"id" : 1365,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1366]
}
},
{
"id" : 1366,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "324",
"c" : "19"
},
"references" : {}
},
{
"id" : 1367,
"uid" : "VPprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VPprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "324",
"c" : "9"
},
"references" : {}
},
{
"id" : 1368,
"uid" : "sqrt_VP_Vt=(0.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1351],
"rhs" : [1369],
"lexval" : [1372]
}
},
{
"id" : 1369,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1370]
}
},
{
"id" : 1370,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1371]
}
},
{
"id" : 1371,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "325",
"c" : "22"
},
"references" : {}
},
{
"id" : 1372,
"uid" : "sqrt_VP_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VP_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "325",
"c" : "9"
},
"references" : {}
},
{
"id" : 1373,
"uid" : "Lc=(sqrt((eps_COX*XJ)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1374],
"rhs" : [1380],
"lexval" : [1397]
}
},
{
"id" : 1374,
"uid" : "Lc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1375]
}
},
{
"id" : 1375,
"uid" : "Lc",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1376],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1373],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1374, 1377, 1378, 1379]
}
},
{
"id" : 1376,
"uid" : "Lc",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "141",
"c" : "10"
},
"references" : {}
},
{
"id" : 1377,
"uid" : "Lc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1375]
}
},
{
"id" : 1378,
"uid" : "Lc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1375]
}
},
{
"id" : 1379,
"uid" : "Lc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1375]
}
},
{
"id" : 1380,
"uid" : "(sqrt((eps_COX*XJ)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1381]
}
},
{
"id" : 1381,
"uid" : "sqrt((eps_COX*XJ))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "0"
},
"references" : {
"lexval" : [1382],
"definition" : [],
"arguments" : [1383]
}
},
{
"id" : 1382,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "328",
"c" : "15"
},
"references" : {}
},
{
"id" : 1383,
"uid" : "(eps_COX*XJ)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1041],
"arg2" : [1384]
}
},
{
"id" : 1384,
"uid" : "XJ",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1385]
}
},
{
"id" : 1385,
"uid" : "XJ",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1386],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1387],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1390],
"instance" : [1384]
}
},
{
"id" : 1386,
"uid" : "XJ",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "XJ",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "239",
"c" : "20"
},
"references" : {}
},
{
"id" : 1387,
"uid" : "(300E-9)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1388]
}
},
{
"id" : 1388,
"uid" : "300E-9",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1389]
}
},
{
"id" : 1389,
"uid" : "300E-9",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "300E-9",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "239",
"c" : "25"
},
"references" : {}
},
{
"id" : 1390,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1391],
"supexpr" : [1394]
}
},
{
"id" : 1391,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1392]
}
},
{
"id" : 1392,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1393]
}
},
{
"id" : 1393,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "239",
"c" : "38"
},
"references" : {}
},
{
"id" : 1394,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1395]
}
},
{
"id" : 1395,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1396]
}
},
{
"id" : 1396,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "239",
"c" : "42"
},
"references" : {}
},
{
"id" : 1397,
"uid" : "Lc",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "328",
"c" : "9"
},
"references" : {}
},
{
"id" : 1398,
"uid" : "Lc_LAMBDA=((Lc*LAMBDA));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1399],
"rhs" : [1404],
"lexval" : [1421]
}
},
{
"id" : 1399,
"uid" : "Lc_LAMBDA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1400]
}
},
{
"id" : 1400,
"uid" : "Lc_LAMBDA",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1401],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1398],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1399, 1402, 1403]
}
},
{
"id" : 1401,
"uid" : "Lc_LAMBDA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_LAMBDA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "141",
"c" : "14"
},
"references" : {}
},
{
"id" : 1402,
"uid" : "Lc_LAMBDA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1400]
}
},
{
"id" : 1403,
"uid" : "Lc_LAMBDA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1400]
}
},
{
"id" : 1404,
"uid" : "((Lc*LAMBDA))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1405]
}
},
{
"id" : 1405,
"uid" : "(Lc*LAMBDA)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1377],
"arg2" : [1406]
}
},
{
"id" : 1406,
"uid" : "LAMBDA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1407]
}
},
{
"id" : 1407,
"uid" : "LAMBDA",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1408],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1409],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1412],
"instance" : [1406, 1419, 1420]
}
},
{
"id" : 1408,
"uid" : "LAMBDA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "LAMBDA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "253",
"c" : "20"
},
"references" : {}
},
{
"id" : 1409,
"uid" : "(0.8)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1410]
}
},
{
"id" : 1410,
"uid" : "0.8",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1411]
}
},
{
"id" : 1411,
"uid" : "0.8",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.8",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "253",
"c" : "29"
},
"references" : {}
},
{
"id" : 1412,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1413],
"supexpr" : [1416]
}
},
{
"id" : 1413,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1414]
}
},
{
"id" : 1414,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1415]
}
},
{
"id" : 1415,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "253",
"c" : "39"
},
"references" : {}
},
{
"id" : 1416,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1417]
}
},
{
"id" : 1417,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1418]
}
},
{
"id" : 1418,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "253",
"c" : "43"
},
"references" : {}
},
{
"id" : 1419,
"uid" : "LAMBDA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1407]
}
},
{
"id" : 1420,
"uid" : "LAMBDA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1407]
}
},
{
"id" : 1421,
"uid" : "Lc_LAMBDA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_LAMBDA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "329",
"c" : "9"
},
"references" : {}
},
{
"id" : 1422,
"uid" : "IBN_2=((IBN+IBN));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1423],
"rhs" : [1427],
"lexval" : [1443]
}
},
{
"id" : 1423,
"uid" : "IBN_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1424]
}
},
{
"id" : 1424,
"uid" : "IBN_2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1425],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1422],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1423, 1426]
}
},
{
"id" : 1425,
"uid" : "IBN_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBN_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "141",
"c" : "25"
},
"references" : {}
},
{
"id" : 1426,
"uid" : "IBN_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1424]
}
},
{
"id" : 1427,
"uid" : "((IBN+IBN))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1428]
}
},
{
"id" : 1428,
"uid" : "(IBN+IBN)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1429],
"arg2" : [1442]
}
},
{
"id" : 1429,
"uid" : "IBN",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1430]
}
},
{
"id" : 1430,
"uid" : "IBN",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1431],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1432],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1435],
"instance" : [1429, 1442]
}
},
{
"id" : 1431,
"uid" : "IBN",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBN",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "267",
"c" : "20"
},
"references" : {}
},
{
"id" : 1432,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1433]
}
},
{
"id" : 1433,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1434]
}
},
{
"id" : 1434,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "267",
"c" : "26"
},
"references" : {}
},
{
"id" : 1435,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1436],
"supexpr" : [1439]
}
},
{
"id" : 1436,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1437]
}
},
{
"id" : 1437,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1438]
}
},
{
"id" : 1438,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "267",
"c" : "36"
},
"references" : {}
},
{
"id" : 1439,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1440]
}
},
{
"id" : 1440,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1441]
}
},
{
"id" : 1441,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "267",
"c" : "40"
},
"references" : {}
},
{
"id" : 1442,
"uid" : "IBN",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1430]
}
},
{
"id" : 1443,
"uid" : "IBN_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBN_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "332",
"c" : "9"
},
"references" : {}
},
{
"id" : 1444,
"uid" : "T0=((COX/(epssil*E0)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1445],
"rhs" : [1452],
"lexval" : [1463]
}
},
{
"id" : 1445,
"uid" : "T0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1446]
}
},
{
"id" : 1446,
"uid" : "T0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1447],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1444],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1445, 1448, 1449, 1450, 1451]
}
},
{
"id" : 1447,
"uid" : "T0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "141",
"c" : "32"
},
"references" : {}
},
{
"id" : 1448,
"uid" : "T0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1446]
}
},
{
"id" : 1449,
"uid" : "T0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1446]
}
},
{
"id" : 1450,
"uid" : "T0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1446]
}
},
{
"id" : 1451,
"uid" : "T0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1446]
}
},
{
"id" : 1452,
"uid" : "((COX/(epssil*E0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1453]
}
},
{
"id" : 1453,
"uid" : "(COX/(epssil*E0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [454],
"arg2" : [1454]
}
},
{
"id" : 1454,
"uid" : "(epssil*E0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [22],
"arg2" : [1455]
}
},
{
"id" : 1455,
"uid" : "E0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1456]
}
},
{
"id" : 1456,
"uid" : "E0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1457],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1458],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1455, 1461, 1462]
}
},
{
"id" : 1457,
"uid" : "E0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "E0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "249",
"c" : "20"
},
"references" : {}
},
{
"id" : 1458,
"uid" : "(1.0E8)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1459]
}
},
{
"id" : 1459,
"uid" : "1.0E8",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1460]
}
},
{
"id" : 1460,
"uid" : "1.0E8",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0E8",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "249",
"c" : "25"
},
"references" : {}
},
{
"id" : 1461,
"uid" : "E0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1456]
}
},
{
"id" : 1462,
"uid" : "E0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1456]
}
},
{
"id" : 1463,
"uid" : "T0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "333",
"c" : "9"
},
"references" : {}
},
{
"id" : 1464,
"uid" : "eta_qi=(((TYPE>0)?0.5:0.3333333333333));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1465],
"rhs" : [1474],
"lexval" : [1483]
}
},
{
"id" : 1465,
"uid" : "eta_qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1466]
}
},
{
"id" : 1466,
"uid" : "eta_qi",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1467],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1464],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1465, 1468, 1469, 1470, 1471, 1472, 1473]
}
},
{
"id" : 1467,
"uid" : "eta_qi",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "eta_qi",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "141",
"c" : "40"
},
"references" : {}
},
{
"id" : 1468,
"uid" : "eta_qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1466]
}
},
{
"id" : 1469,
"uid" : "eta_qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1466]
}
},
{
"id" : 1470,
"uid" : "eta_qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1466]
}
},
{
"id" : 1471,
"uid" : "eta_qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1466]
}
},
{
"id" : 1472,
"uid" : "eta_qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1466]
}
},
{
"id" : 1473,
"uid" : "eta_qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1466]
}
},
{
"id" : 1474,
"uid" : "(((TYPE>0)?0.5:0.3333333333333))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1475]
}
},
{
"id" : 1475,
"uid" : "((TYPE>0)?0.5:0.3333333333333)",
"datatypename" : "mapply_ternary",
"attributes" : {},
"parameters" : {
"name" : "conditional"
},
"references" : {
"arg1" : [1476],
"arg2" : [1479],
"arg3" : [1481]
}
},
{
"id" : 1476,
"uid" : "(TYPE>0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [145],
"arg2" : [1477]
}
},
{
"id" : 1477,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [1478]
}
},
{
"id" : 1478,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "335",
"c" : "25"
},
"references" : {}
},
{
"id" : 1479,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1480]
}
},
{
"id" : 1480,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "335",
"c" : "29"
},
"references" : {}
},
{
"id" : 1481,
"uid" : "0.3333333333333",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1482]
}
},
{
"id" : 1482,
"uid" : "0.3333333333333",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.3333333333333",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "335",
"c" : "35"
},
"references" : {}
},
{
"id" : 1483,
"uid" : "eta_qi",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "eta_qi",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "335",
"c" : "9"
},
"references" : {}
},
{
"id" : 1484,
"uid" : "if(((TEMP==1.0e21))) T=(($temperature()+Trise)); else T=((TEMP+273.15));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [1485],
"then" : [1489],
"else" : [342]
}
},
{
"id" : 1485,
"uid" : "((TEMP==1.0e21))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1486]
}
},
{
"id" : 1486,
"uid" : "(TEMP==1.0e21)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [360],
"arg2" : [1487]
}
},
{
"id" : 1487,
"uid" : "1.0e21",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1488]
}
},
{
"id" : 1488,
"uid" : "1.0e21",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e21",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "342",
"c" : "22"
},
"references" : {}
},
{
"id" : 1489,
"uid" : "T=(($temperature()+Trise));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [364],
"rhs" : [1490],
"lexval" : [1507]
}
},
{
"id" : 1490,
"uid" : "(($temperature()+Trise))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1491]
}
},
{
"id" : 1491,
"uid" : "($temperature()+Trise)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1492],
"arg2" : [1494]
}
},
{
"id" : 1492,
"uid" : "$temperature()",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "1"
},
"references" : {
"lexval" : [1493],
"definition" : [],
"arguments" : []
}
},
{
"id" : 1493,
"uid" : "$temperature",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "$temperature",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "343",
"c" : "17"
},
"references" : {}
},
{
"id" : 1494,
"uid" : "Trise",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1495]
}
},
{
"id" : 1495,
"uid" : "Trise",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1496],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1497],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1500],
"instance" : [1494]
}
},
{
"id" : 1496,
"uid" : "Trise",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Trise",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "216",
"c" : "20"
},
"references" : {}
},
{
"id" : 1497,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1498]
}
},
{
"id" : 1498,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1499]
}
},
{
"id" : 1499,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "216",
"c" : "28"
},
"references" : {}
},
{
"id" : 1500,
"uid" : "from [(-inf):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1501],
"supexpr" : [1504]
}
},
{
"id" : 1501,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [1502]
}
},
{
"id" : 1502,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1503]
}
},
{
"id" : 1503,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "216",
"c" : "39"
},
"references" : {}
},
{
"id" : 1504,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1505]
}
},
{
"id" : 1505,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1506]
}
},
{
"id" : 1506,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "216",
"c" : "43"
},
"references" : {}
},
{
"id" : 1507,
"uid" : "T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "343",
"c" : "13"
},
"references" : {}
},
{
"id" : 1508,
"uid" : "if(((TNOM==1.0e21))) Tnom=((25+273.15)); else Tnom=((TNOM+273.15));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [1509],
"then" : [1513],
"else" : [374]
}
},
{
"id" : 1509,
"uid" : "((TNOM==1.0e21))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1510]
}
},
{
"id" : 1510,
"uid" : "(TNOM==1.0e21)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [384],
"arg2" : [1511]
}
},
{
"id" : 1511,
"uid" : "1.0e21",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1512]
}
},
{
"id" : 1512,
"uid" : "1.0e21",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e21",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "346",
"c" : "22"
},
"references" : {}
},
{
"id" : 1513,
"uid" : "Tnom=((25+273.15));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [388],
"rhs" : [1514],
"lexval" : [1520]
}
},
{
"id" : 1514,
"uid" : "((25+273.15))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1515]
}
},
{
"id" : 1515,
"uid" : "(25+273.15)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1516],
"arg2" : [1518]
}
},
{
"id" : 1516,
"uid" : "25",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [1517]
}
},
{
"id" : 1517,
"uid" : "25",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "25",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "347",
"c" : "21"
},
"references" : {}
},
{
"id" : 1518,
"uid" : "273.15",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1519]
}
},
{
"id" : 1519,
"uid" : "273.15",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "273.15",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "347",
"c" : "27"
},
"references" : {}
},
{
"id" : 1520,
"uid" : "Tnom",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Tnom",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "347",
"c" : "13"
},
"references" : {}
},
{
"id" : 1521,
"uid" : "inv_Vt=((1.0/Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1522],
"rhs" : [1533],
"lexval" : [1537]
}
},
{
"id" : 1522,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1523,
"uid" : "inv_Vt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1524],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1521],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1522, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532]
}
},
{
"id" : 1524,
"uid" : "inv_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "inv_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "139",
"c" : "10"
},
"references" : {}
},
{
"id" : 1525,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1526,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1527,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1528,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1529,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1530,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1531,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1532,
"uid" : "inv_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1523]
}
},
{
"id" : 1533,
"uid" : "((1.0/Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1534]
}
},
{
"id" : 1534,
"uid" : "(1.0/Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1535],
"arg2" : [835]
}
},
{
"id" : 1535,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1536]
}
},
{
"id" : 1536,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "352",
"c" : "18"
},
"references" : {}
},
{
"id" : 1537,
"uid" : "inv_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "inv_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "352",
"c" : "9"
},
"references" : {}
},
{
"id" : 1538,
"uid" : "Vt_2=((Vt+Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1539],
"rhs" : [1544],
"lexval" : [1546]
}
},
{
"id" : 1539,
"uid" : "Vt_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1540]
}
},
{
"id" : 1540,
"uid" : "Vt_2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1541],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1538],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1539, 1542, 1543]
}
},
{
"id" : 1541,
"uid" : "Vt_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "139",
"c" : "25"
},
"references" : {}
},
{
"id" : 1542,
"uid" : "Vt_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1540]
}
},
{
"id" : 1543,
"uid" : "Vt_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1540]
}
},
{
"id" : 1544,
"uid" : "((Vt+Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1545]
}
},
{
"id" : 1545,
"uid" : "(Vt+Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [836],
"arg2" : [837]
}
},
{
"id" : 1546,
"uid" : "Vt_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "353",
"c" : "9"
},
"references" : {}
},
{
"id" : 1547,
"uid" : "Vt_4=((Vt_2+Vt_2));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1548],
"rhs" : [1555],
"lexval" : [1557]
}
},
{
"id" : 1548,
"uid" : "Vt_4",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1549]
}
},
{
"id" : 1549,
"uid" : "Vt_4",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1550],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1547],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1548, 1551, 1552, 1553, 1554]
}
},
{
"id" : 1550,
"uid" : "Vt_4",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_4",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "139",
"c" : "31"
},
"references" : {}
},
{
"id" : 1551,
"uid" : "Vt_4",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1549]
}
},
{
"id" : 1552,
"uid" : "Vt_4",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1549]
}
},
{
"id" : 1553,
"uid" : "Vt_4",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1549]
}
},
{
"id" : 1554,
"uid" : "Vt_4",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1549]
}
},
{
"id" : 1555,
"uid" : "((Vt_2+Vt_2))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1556]
}
},
{
"id" : 1556,
"uid" : "(Vt_2+Vt_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1542],
"arg2" : [1543]
}
},
{
"id" : 1557,
"uid" : "Vt_4",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_4",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "354",
"c" : "9"
},
"references" : {}
},
{
"id" : 1558,
"uid" : "Eg=((1.16-(((7.02e-4*T)*T)/(T+1108.0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1559],
"rhs" : [1564],
"lexval" : [1576]
}
},
{
"id" : 1559,
"uid" : "Eg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1560]
}
},
{
"id" : 1560,
"uid" : "Eg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1561],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1558],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1559, 1562, 1563]
}
},
{
"id" : 1561,
"uid" : "Eg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Eg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "147",
"c" : "10"
},
"references" : {}
},
{
"id" : 1562,
"uid" : "Eg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1560]
}
},
{
"id" : 1563,
"uid" : "Eg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1560]
}
},
{
"id" : 1564,
"uid" : "((1.16-(((7.02e-4*T)*T)/(T+1108.0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1565]
}
},
{
"id" : 1565,
"uid" : "(1.16-(((7.02e-4*T)*T)/(T+1108.0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1566],
"arg2" : [1568]
}
},
{
"id" : 1566,
"uid" : "1.16",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1567]
}
},
{
"id" : 1567,
"uid" : "1.16",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.16",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "359",
"c" : "14"
},
"references" : {}
},
{
"id" : 1568,
"uid" : "(((7.02e-4*T)*T)/(T+1108.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1569],
"arg2" : [1573]
}
},
{
"id" : 1569,
"uid" : "((7.02e-4*T)*T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1570],
"arg2" : [367]
}
},
{
"id" : 1570,
"uid" : "(7.02e-4*T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1571],
"arg2" : [366]
}
},
{
"id" : 1571,
"uid" : "7.02e-4",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1572]
}
},
{
"id" : 1572,
"uid" : "7.02e-4",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "7.02e-4",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "359",
"c" : "21"
},
"references" : {}
},
{
"id" : 1573,
"uid" : "(T+1108.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [368],
"arg2" : [1574]
}
},
{
"id" : 1574,
"uid" : "1108.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1575]
}
},
{
"id" : 1575,
"uid" : "1108.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1108.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "359",
"c" : "44"
},
"references" : {}
},
{
"id" : 1576,
"uid" : "Eg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Eg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "359",
"c" : "9"
},
"references" : {}
},
{
"id" : 1577,
"uid" : "refEg=((1.16-(((7.02e-4*Tnom)*Tnom)/(Tnom+1108.0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1578],
"rhs" : [1583],
"lexval" : [1595]
}
},
{
"id" : 1578,
"uid" : "refEg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1579]
}
},
{
"id" : 1579,
"uid" : "refEg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1580],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1577],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1578, 1581, 1582]
}
},
{
"id" : 1580,
"uid" : "refEg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "refEg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "147",
"c" : "14"
},
"references" : {}
},
{
"id" : 1581,
"uid" : "refEg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1579]
}
},
{
"id" : 1582,
"uid" : "refEg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1579]
}
},
{
"id" : 1583,
"uid" : "((1.16-(((7.02e-4*Tnom)*Tnom)/(Tnom+1108.0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1584]
}
},
{
"id" : 1584,
"uid" : "(1.16-(((7.02e-4*Tnom)*Tnom)/(Tnom+1108.0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1585],
"arg2" : [1587]
}
},
{
"id" : 1585,
"uid" : "1.16",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1586]
}
},
{
"id" : 1586,
"uid" : "1.16",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.16",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "360",
"c" : "17"
},
"references" : {}
},
{
"id" : 1587,
"uid" : "(((7.02e-4*Tnom)*Tnom)/(Tnom+1108.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1588],
"arg2" : [1592]
}
},
{
"id" : 1588,
"uid" : "((7.02e-4*Tnom)*Tnom)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1589],
"arg2" : [390]
}
},
{
"id" : 1589,
"uid" : "(7.02e-4*Tnom)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1590],
"arg2" : [389]
}
},
{
"id" : 1590,
"uid" : "7.02e-4",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1591]
}
},
{
"id" : 1591,
"uid" : "7.02e-4",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "7.02e-4",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "360",
"c" : "25"
},
"references" : {}
},
{
"id" : 1592,
"uid" : "(Tnom+1108.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [391],
"arg2" : [1593]
}
},
{
"id" : 1593,
"uid" : "1108.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1594]
}
},
{
"id" : 1594,
"uid" : "1108.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1108.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "360",
"c" : "54"
},
"references" : {}
},
{
"id" : 1595,
"uid" : "refEg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "refEg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "360",
"c" : "9"
},
"references" : {}
},
{
"id" : 1596,
"uid" : "ratioT=((T/Tnom));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1597],
"rhs" : [1619],
"lexval" : [1621]
}
},
{
"id" : 1597,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1598,
"uid" : "ratioT",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1599],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1596],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1597, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618]
}
},
{
"id" : 1599,
"uid" : "ratioT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ratioT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "147",
"c" : "29"
},
"references" : {}
},
{
"id" : 1600,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1601,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1602,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1603,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1604,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1605,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1606,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1607,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1608,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1609,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1610,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1611,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1612,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1613,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1614,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1615,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1616,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1617,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1618,
"uid" : "ratioT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1598]
}
},
{
"id" : 1619,
"uid" : "((T/Tnom))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1620]
}
},
{
"id" : 1620,
"uid" : "(T/Tnom)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [369],
"arg2" : [392]
}
},
{
"id" : 1621,
"uid" : "ratioT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ratioT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "362",
"c" : "9"
},
"references" : {}
},
{
"id" : 1622,
"uid" : "KP_T=((KP*pow(ratioT,BEX)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1623],
"rhs" : [1628],
"lexval" : [1652]
}
},
{
"id" : 1623,
"uid" : "KP_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1624]
}
},
{
"id" : 1624,
"uid" : "KP_T",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1625],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1622],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1623, 1626, 1627]
}
},
{
"id" : 1625,
"uid" : "KP_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "KP_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "148",
"c" : "24"
},
"references" : {}
},
{
"id" : 1626,
"uid" : "KP_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1624]
}
},
{
"id" : 1627,
"uid" : "KP_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1624]
}
},
{
"id" : 1628,
"uid" : "((KP*pow(ratioT,BEX)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1629]
}
},
{
"id" : 1629,
"uid" : "(KP*pow(ratioT,BEX))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1630],
"arg2" : [1643]
}
},
{
"id" : 1630,
"uid" : "KP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1631]
}
},
{
"id" : 1631,
"uid" : "KP",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1632],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1633],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1636],
"instance" : [1630]
}
},
{
"id" : 1632,
"uid" : "KP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "KP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "246",
"c" : "20"
},
"references" : {}
},
{
"id" : 1633,
"uid" : "(150E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1634]
}
},
{
"id" : 1634,
"uid" : "150E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1635]
}
},
{
"id" : 1635,
"uid" : "150E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "150E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "246",
"c" : "25"
},
"references" : {}
},
{
"id" : 1636,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1637],
"supexpr" : [1640]
}
},
{
"id" : 1637,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1638]
}
},
{
"id" : 1638,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1639]
}
},
{
"id" : 1639,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "246",
"c" : "38"
},
"references" : {}
},
{
"id" : 1640,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1641]
}
},
{
"id" : 1641,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1642]
}
},
{
"id" : 1642,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "246",
"c" : "42"
},
"references" : {}
},
{
"id" : 1643,
"uid" : "pow(ratioT,BEX)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "3"
},
"references" : {
"lexval" : [1644],
"definition" : [],
"arguments" : [1600, 1645]
}
},
{
"id" : 1644,
"uid" : "pow",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pow",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "364",
"c" : "21"
},
"references" : {}
},
{
"id" : 1645,
"uid" : "BEX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1646]
}
},
{
"id" : 1646,
"uid" : "BEX",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1647],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1648],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1645]
}
},
{
"id" : 1647,
"uid" : "BEX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "BEX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "247",
"c" : "20"
},
"references" : {}
},
{
"id" : 1648,
"uid" : "((-1.5))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1649]
}
},
{
"id" : 1649,
"uid" : "(-1.5)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [1650]
}
},
{
"id" : 1650,
"uid" : "1.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1651]
}
},
{
"id" : 1651,
"uid" : "1.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "247",
"c" : "27"
},
"references" : {}
},
{
"id" : 1652,
"uid" : "KP_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "KP_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "364",
"c" : "9"
},
"references" : {}
},
{
"id" : 1653,
"uid" : "UCRIT_T=((UCRIT*pow(ratioT,UCEX)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1654],
"rhs" : [1660],
"lexval" : [1683]
}
},
{
"id" : 1654,
"uid" : "UCRIT_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1655]
}
},
{
"id" : 1655,
"uid" : "UCRIT_T",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1656],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1653],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1654, 1657, 1658, 1659]
}
},
{
"id" : 1656,
"uid" : "UCRIT_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "UCRIT_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "148",
"c" : "30"
},
"references" : {}
},
{
"id" : 1657,
"uid" : "UCRIT_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1655]
}
},
{
"id" : 1658,
"uid" : "UCRIT_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1655]
}
},
{
"id" : 1659,
"uid" : "UCRIT_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1655]
}
},
{
"id" : 1660,
"uid" : "((UCRIT*pow(ratioT,UCEX)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1661]
}
},
{
"id" : 1661,
"uid" : "(UCRIT*pow(ratioT,UCEX))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1662],
"arg2" : [1675]
}
},
{
"id" : 1662,
"uid" : "UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1663]
}
},
{
"id" : 1663,
"uid" : "UCRIT",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1664],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1665],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1668],
"instance" : [1662]
}
},
{
"id" : 1664,
"uid" : "UCRIT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "UCRIT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "251",
"c" : "20"
},
"references" : {}
},
{
"id" : 1665,
"uid" : "(2.0E6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1666]
}
},
{
"id" : 1666,
"uid" : "2.0E6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1667]
}
},
{
"id" : 1667,
"uid" : "2.0E6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0E6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "251",
"c" : "28"
},
"references" : {}
},
{
"id" : 1668,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1669],
"supexpr" : [1672]
}
},
{
"id" : 1669,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1670]
}
},
{
"id" : 1670,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1671]
}
},
{
"id" : 1671,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "251",
"c" : "40"
},
"references" : {}
},
{
"id" : 1672,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1673]
}
},
{
"id" : 1673,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1674]
}
},
{
"id" : 1674,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "251",
"c" : "44"
},
"references" : {}
},
{
"id" : 1675,
"uid" : "pow(ratioT,UCEX)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "4"
},
"references" : {
"lexval" : [1676],
"definition" : [],
"arguments" : [1601, 1677]
}
},
{
"id" : 1676,
"uid" : "pow",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pow",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "365",
"c" : "27"
},
"references" : {}
},
{
"id" : 1677,
"uid" : "UCEX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1678]
}
},
{
"id" : 1678,
"uid" : "UCEX",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1679],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1680],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1677]
}
},
{
"id" : 1679,
"uid" : "UCEX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "UCEX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "252",
"c" : "20"
},
"references" : {}
},
{
"id" : 1680,
"uid" : "(0.8)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1681]
}
},
{
"id" : 1681,
"uid" : "0.8",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1682]
}
},
{
"id" : 1682,
"uid" : "0.8",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.8",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "252",
"c" : "27"
},
"references" : {}
},
{
"id" : 1683,
"uid" : "UCRIT_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "UCRIT_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "365",
"c" : "9"
},
"references" : {}
},
{
"id" : 1684,
"uid" : "IBB_T=((IBB*(1.0+(IBBT*deltaT))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1685],
"rhs" : [1690],
"lexval" : [1715]
}
},
{
"id" : 1685,
"uid" : "IBB_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1686]
}
},
{
"id" : 1686,
"uid" : "IBB_T",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1687],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1684],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1685, 1688, 1689]
}
},
{
"id" : 1687,
"uid" : "IBB_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBB_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "148",
"c" : "39"
},
"references" : {}
},
{
"id" : 1688,
"uid" : "IBB_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1686]
}
},
{
"id" : 1689,
"uid" : "IBB_T",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1686]
}
},
{
"id" : 1690,
"uid" : "((IBB*(1.0+(IBBT*deltaT))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1691]
}
},
{
"id" : 1691,
"uid" : "(IBB*(1.0+(IBBT*deltaT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1692],
"arg2" : [1705]
}
},
{
"id" : 1692,
"uid" : "IBB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1693]
}
},
{
"id" : 1693,
"uid" : "IBB",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1694],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1695],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1698],
"instance" : [1692]
}
},
{
"id" : 1694,
"uid" : "IBB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "265",
"c" : "20"
},
"references" : {}
},
{
"id" : 1695,
"uid" : "(4.0E8)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1696]
}
},
{
"id" : 1696,
"uid" : "4.0E8",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1697]
}
},
{
"id" : 1697,
"uid" : "4.0E8",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0E8",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "265",
"c" : "26"
},
"references" : {}
},
{
"id" : 1698,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1699],
"supexpr" : [1702]
}
},
{
"id" : 1699,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1700]
}
},
{
"id" : 1700,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1701]
}
},
{
"id" : 1701,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "265",
"c" : "38"
},
"references" : {}
},
{
"id" : 1702,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1703]
}
},
{
"id" : 1703,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1704]
}
},
{
"id" : 1704,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "265",
"c" : "42"
},
"references" : {}
},
{
"id" : 1705,
"uid" : "(1.0+(IBBT*deltaT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1706],
"arg2" : [1708]
}
},
{
"id" : 1706,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1707]
}
},
{
"id" : 1707,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "366",
"c" : "24"
},
"references" : {}
},
{
"id" : 1708,
"uid" : "(IBBT*deltaT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1709],
"arg2" : [395]
}
},
{
"id" : 1709,
"uid" : "IBBT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1710]
}
},
{
"id" : 1710,
"uid" : "IBBT",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1711],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1712],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1709]
}
},
{
"id" : 1711,
"uid" : "IBBT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBBT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "266",
"c" : "20"
},
"references" : {}
},
{
"id" : 1712,
"uid" : "(9.0e-4)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1713]
}
},
{
"id" : 1713,
"uid" : "9.0e-4",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1714]
}
},
{
"id" : 1714,
"uid" : "9.0e-4",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "9.0e-4",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "266",
"c" : "27"
},
"references" : {}
},
{
"id" : 1715,
"uid" : "IBB_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBB_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "366",
"c" : "9"
},
"references" : {}
},
{
"id" : 1716,
"uid" : "PHI_T=(((((PHI*ratioT)-((3.0*Vt)*ln(ratioT)))-(refEg*ratioT))+Eg));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [863],
"rhs" : [1717],
"lexval" : [1742]
}
},
{
"id" : 1717,
"uid" : "(((((PHI*ratioT)-((3.0*Vt)*ln(ratioT)))-(refEg*ratioT))+Eg))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1718]
}
},
{
"id" : 1718,
"uid" : "((((PHI*ratioT)-((3.0*Vt)*ln(ratioT)))-(refEg*ratioT))+Eg)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1719],
"arg2" : [1562]
}
},
{
"id" : 1719,
"uid" : "(((PHI*ratioT)-((3.0*Vt)*ln(ratioT)))-(refEg*ratioT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1720],
"arg2" : [1741]
}
},
{
"id" : 1720,
"uid" : "((PHI*ratioT)-((3.0*Vt)*ln(ratioT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1721],
"arg2" : [1735]
}
},
{
"id" : 1721,
"uid" : "(PHI*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1722],
"arg2" : [1602]
}
},
{
"id" : 1722,
"uid" : "PHI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1723]
}
},
{
"id" : 1723,
"uid" : "PHI",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1724],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1725],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1728],
"instance" : [1722]
}
},
{
"id" : 1724,
"uid" : "PHI",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PHI",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "244",
"c" : "20"
},
"references" : {}
},
{
"id" : 1725,
"uid" : "(0.5)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1726]
}
},
{
"id" : 1726,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1727]
}
},
{
"id" : 1727,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "244",
"c" : "26"
},
"references" : {}
},
{
"id" : 1728,
"uid" : "from [(0.2):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1729],
"supexpr" : [1732]
}
},
{
"id" : 1729,
"uid" : "(0.2)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1730]
}
},
{
"id" : 1730,
"uid" : "0.2",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1731]
}
},
{
"id" : 1731,
"uid" : "0.2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "244",
"c" : "36"
},
"references" : {}
},
{
"id" : 1732,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1733]
}
},
{
"id" : 1733,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1734]
}
},
{
"id" : 1734,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "244",
"c" : "40"
},
"references" : {}
},
{
"id" : 1735,
"uid" : "((3.0*Vt)*ln(ratioT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1736],
"arg2" : [1739]
}
},
{
"id" : 1736,
"uid" : "(3.0*Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1737],
"arg2" : [840]
}
},
{
"id" : 1737,
"uid" : "3.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1738]
}
},
{
"id" : 1738,
"uid" : "3.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "3.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "367",
"c" : "32"
},
"references" : {}
},
{
"id" : 1739,
"uid" : "ln(ratioT)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "5"
},
"references" : {
"lexval" : [1740],
"definition" : [],
"arguments" : [1603]
}
},
{
"id" : 1740,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "367",
"c" : "43"
},
"references" : {}
},
{
"id" : 1741,
"uid" : "(refEg*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1581],
"arg2" : [1604]
}
},
{
"id" : 1742,
"uid" : "PHI_T",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PHI_T",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "367",
"c" : "9"
},
"references" : {}
},
{
"id" : 1743,
"uid" : "tmp1=(0.2);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [566],
"rhs" : [1744],
"lexval" : [1747]
}
},
{
"id" : 1744,
"uid" : "(0.2)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1745]
}
},
{
"id" : 1745,
"uid" : "0.2",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1746]
}
},
{
"id" : 1746,
"uid" : "0.2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "369",
"c" : "16"
},
"references" : {}
},
{
"id" : 1747,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "369",
"c" : "9"
},
"references" : {}
},
{
"id" : 1748,
"uid" : "tmp2=((PHI_T-tmp1));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [799],
"rhs" : [1749],
"lexval" : [1751]
}
},
{
"id" : 1749,
"uid" : "((PHI_T-tmp1))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1750]
}
},
{
"id" : 1750,
"uid" : "(PHI_T-tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [864],
"arg2" : [567]
}
},
{
"id" : 1751,
"uid" : "tmp2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "370",
"c" : "9"
},
"references" : {}
},
{
"id" : 1752,
"uid" : "inv_UCRIT=((1.0/UCRIT_T));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1753],
"rhs" : [1760],
"lexval" : [1764]
}
},
{
"id" : 1753,
"uid" : "inv_UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1754]
}
},
{
"id" : 1754,
"uid" : "inv_UCRIT",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1755],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1752],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1753, 1756, 1757, 1758, 1759]
}
},
{
"id" : 1755,
"uid" : "inv_UCRIT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "inv_UCRIT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "142",
"c" : "10"
},
"references" : {}
},
{
"id" : 1756,
"uid" : "inv_UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1754]
}
},
{
"id" : 1757,
"uid" : "inv_UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1754]
}
},
{
"id" : 1758,
"uid" : "inv_UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1754]
}
},
{
"id" : 1759,
"uid" : "inv_UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1754]
}
},
{
"id" : 1760,
"uid" : "((1.0/UCRIT_T))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1761]
}
},
{
"id" : 1761,
"uid" : "(1.0/UCRIT_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1762],
"arg2" : [1657]
}
},
{
"id" : 1762,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1763]
}
},
{
"id" : 1763,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "373",
"c" : "21"
},
"references" : {}
},
{
"id" : 1764,
"uid" : "inv_UCRIT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "inv_UCRIT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "373",
"c" : "9"
},
"references" : {}
},
{
"id" : 1765,
"uid" : "Lc_UCRIT=((Lc*UCRIT_T));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1766],
"rhs" : [1771],
"lexval" : [1773]
}
},
{
"id" : 1766,
"uid" : "Lc_UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1767]
}
},
{
"id" : 1767,
"uid" : "Lc_UCRIT",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1768],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1765],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1766, 1769, 1770]
}
},
{
"id" : 1768,
"uid" : "Lc_UCRIT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_UCRIT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "142",
"c" : "21"
},
"references" : {}
},
{
"id" : 1769,
"uid" : "Lc_UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1767]
}
},
{
"id" : 1770,
"uid" : "Lc_UCRIT",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1767]
}
},
{
"id" : 1771,
"uid" : "((Lc*UCRIT_T))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1772]
}
},
{
"id" : 1772,
"uid" : "(Lc*UCRIT_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1378],
"arg2" : [1658]
}
},
{
"id" : 1773,
"uid" : "Lc_UCRIT",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_UCRIT",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "374",
"c" : "9"
},
"references" : {}
},
{
"id" : 1774,
"uid" : "Lc_IBB=((Lc*IBB_T));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1775],
"rhs" : [1779],
"lexval" : [1781]
}
},
{
"id" : 1775,
"uid" : "Lc_IBB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1776]
}
},
{
"id" : 1776,
"uid" : "Lc_IBB",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1777],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1774],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1775, 1778]
}
},
{
"id" : 1777,
"uid" : "Lc_IBB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_IBB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "142",
"c" : "31"
},
"references" : {}
},
{
"id" : 1778,
"uid" : "Lc_IBB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1776]
}
},
{
"id" : 1779,
"uid" : "((Lc*IBB_T))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1780]
}
},
{
"id" : 1780,
"uid" : "(Lc*IBB_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1379],
"arg2" : [1688]
}
},
{
"id" : 1781,
"uid" : "Lc_IBB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_IBB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "375",
"c" : "9"
},
"references" : {}
},
{
"id" : 1782,
"uid" : "IBA_IBB=((IBA/IBB_T));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1783],
"rhs" : [1788],
"lexval" : [1803]
}
},
{
"id" : 1783,
"uid" : "IBA_IBB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1784]
}
},
{
"id" : 1784,
"uid" : "IBA_IBB",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1785],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1782],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1783, 1786, 1787]
}
},
{
"id" : 1785,
"uid" : "IBA_IBB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBA_IBB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "142",
"c" : "39"
},
"references" : {}
},
{
"id" : 1786,
"uid" : "IBA_IBB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1784]
}
},
{
"id" : 1787,
"uid" : "IBA_IBB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1784]
}
},
{
"id" : 1788,
"uid" : "((IBA/IBB_T))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1789]
}
},
{
"id" : 1789,
"uid" : "(IBA/IBB_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1790],
"arg2" : [1689]
}
},
{
"id" : 1790,
"uid" : "IBA",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1791]
}
},
{
"id" : 1791,
"uid" : "IBA",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1792],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1793],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1796],
"instance" : [1790]
}
},
{
"id" : 1792,
"uid" : "IBA",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBA",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "264",
"c" : "20"
},
"references" : {}
},
{
"id" : 1793,
"uid" : "(5.0E8)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1794]
}
},
{
"id" : 1794,
"uid" : "5.0E8",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1795]
}
},
{
"id" : 1795,
"uid" : "5.0E8",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "5.0E8",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "264",
"c" : "26"
},
"references" : {}
},
{
"id" : 1796,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1797],
"supexpr" : [1800]
}
},
{
"id" : 1797,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1798]
}
},
{
"id" : 1798,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1799]
}
},
{
"id" : 1799,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "264",
"c" : "38"
},
"references" : {}
},
{
"id" : 1800,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1801]
}
},
{
"id" : 1801,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1802]
}
},
{
"id" : 1802,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "264",
"c" : "42"
},
"references" : {}
},
{
"id" : 1803,
"uid" : "IBA_IBB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "IBA_IBB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "376",
"c" : "9"
},
"references" : {}
},
{
"id" : 1804,
"uid" : "Vc=((UCRIT_T*Leff));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1805],
"rhs" : [1812],
"lexval" : [1814]
}
},
{
"id" : 1805,
"uid" : "Vc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1806]
}
},
{
"id" : 1806,
"uid" : "Vc",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1807],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1804],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1805, 1808, 1809, 1810, 1811]
}
},
{
"id" : 1807,
"uid" : "Vc",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vc",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "185",
"c" : "64"
},
"references" : {}
},
{
"id" : 1808,
"uid" : "Vc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1806]
}
},
{
"id" : 1809,
"uid" : "Vc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1806]
}
},
{
"id" : 1810,
"uid" : "Vc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1806]
}
},
{
"id" : 1811,
"uid" : "Vc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1806]
}
},
{
"id" : 1812,
"uid" : "((UCRIT_T*Leff))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1813]
}
},
{
"id" : 1813,
"uid" : "(UCRIT_T*Leff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1659],
"arg2" : [291]
}
},
{
"id" : 1814,
"uid" : "Vc",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vc",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "386",
"c" : "9"
},
"references" : {}
},
{
"id" : 1815,
"uid" : "log_Vc_Vt=((Vt*(ln(((0.5*Vc)*inv_Vt))-0.6)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1816],
"rhs" : [1820],
"lexval" : [1831]
}
},
{
"id" : 1816,
"uid" : "log_Vc_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1817]
}
},
{
"id" : 1817,
"uid" : "log_Vc_Vt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1818],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1815],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1816, 1819]
}
},
{
"id" : 1818,
"uid" : "log_Vc_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "log_Vc_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "189",
"c" : "10"
},
"references" : {}
},
{
"id" : 1819,
"uid" : "log_Vc_Vt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1817]
}
},
{
"id" : 1820,
"uid" : "((Vt*(ln(((0.5*Vc)*inv_Vt))-0.6)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1821]
}
},
{
"id" : 1821,
"uid" : "(Vt*(ln(((0.5*Vc)*inv_Vt))-0.6))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [842],
"arg2" : [1822]
}
},
{
"id" : 1822,
"uid" : "(ln(((0.5*Vc)*inv_Vt))-0.6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1823],
"arg2" : [1829]
}
},
{
"id" : 1823,
"uid" : "ln(((0.5*Vc)*inv_Vt))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "8"
},
"references" : {
"lexval" : [1824],
"definition" : [],
"arguments" : [1825]
}
},
{
"id" : 1824,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "387",
"c" : "25"
},
"references" : {}
},
{
"id" : 1825,
"uid" : "((0.5*Vc)*inv_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1826],
"arg2" : [1525]
}
},
{
"id" : 1826,
"uid" : "(0.5*Vc)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1827],
"arg2" : [1808]
}
},
{
"id" : 1827,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1828]
}
},
{
"id" : 1828,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "387",
"c" : "28"
},
"references" : {}
},
{
"id" : 1829,
"uid" : "0.6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1830]
}
},
{
"id" : 1830,
"uid" : "0.6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "387",
"c" : "43"
},
"references" : {}
},
{
"id" : 1831,
"uid" : "log_Vc_Vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "log_Vc_Vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "387",
"c" : "9"
},
"references" : {}
},
{
"id" : 1832,
"uid" : "if(((TYPE>0))) VTO_S=(((AVTO!=1e-6)?((AWL*(AVTO-1e-6))+VTO_T):VTO_T)); else VTO_S=(((AVTO!=1e-6)?((AWL*(1e-6-AVTO))-VTO_T):(-VTO_T)));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [1833],
"then" : [1837],
"else" : [178]
}
},
{
"id" : 1833,
"uid" : "((TYPE>0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1834]
}
},
{
"id" : 1834,
"uid" : "(TYPE>0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [146],
"arg2" : [1835]
}
},
{
"id" : 1835,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [1836]
}
},
{
"id" : 1836,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "390",
"c" : "20"
},
"references" : {}
},
{
"id" : 1837,
"uid" : "VTO_S=(((AVTO!=1e-6)?((AWL*(AVTO-1e-6))+VTO_T):VTO_T));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [408],
"rhs" : [1838],
"lexval" : [1848]
}
},
{
"id" : 1838,
"uid" : "(((AVTO!=1e-6)?((AWL*(AVTO-1e-6))+VTO_T):VTO_T))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1839]
}
},
{
"id" : 1839,
"uid" : "((AVTO!=1e-6)?((AWL*(AVTO-1e-6))+VTO_T):VTO_T)",
"datatypename" : "mapply_ternary",
"attributes" : {},
"parameters" : {
"name" : "conditional"
},
"references" : {
"arg1" : [1840],
"arg2" : [1843],
"arg3" : [404]
}
},
{
"id" : 1840,
"uid" : "(AVTO!=1e-6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "notequ"
},
"references" : {
"arg1" : [196],
"arg2" : [1841]
}
},
{
"id" : 1841,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1842]
}
},
{
"id" : 1842,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "391",
"c" : "32"
},
"references" : {}
},
{
"id" : 1843,
"uid" : "((AWL*(AVTO-1e-6))+VTO_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1844],
"arg2" : [403]
}
},
{
"id" : 1844,
"uid" : "(AWL*(AVTO-1e-6))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [299],
"arg2" : [1845]
}
},
{
"id" : 1845,
"uid" : "(AVTO-1e-6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [197],
"arg2" : [1846]
}
},
{
"id" : 1846,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1847]
}
},
{
"id" : 1847,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "391",
"c" : "52"
},
"references" : {}
},
{
"id" : 1848,
"uid" : "VTO_S",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VTO_S",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "391",
"c" : "13"
},
"references" : {}
},
{
"id" : 1849,
"uid" : "KP_Weff=((Weff*((AKP!=1e-6)?(KP_T*(1+((AKP-1e-6)*AWL))):KP_T)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1850],
"rhs" : [1855],
"lexval" : [1883]
}
},
{
"id" : 1850,
"uid" : "KP_Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1851]
}
},
{
"id" : 1851,
"uid" : "KP_Weff",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [1852],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1849],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1850, 1853, 1854]
}
},
{
"id" : 1852,
"uid" : "KP_Weff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "KP_Weff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "146",
"c" : "13"
},
"references" : {}
},
{
"id" : 1853,
"uid" : "KP_Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1851]
}
},
{
"id" : 1854,
"uid" : "KP_Weff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1851]
}
},
{
"id" : 1855,
"uid" : "((Weff*((AKP!=1e-6)?(KP_T*(1+((AKP-1e-6)*AWL))):KP_T)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1856]
}
},
{
"id" : 1856,
"uid" : "(Weff*((AKP!=1e-6)?(KP_T*(1+((AKP-1e-6)*AWL))):KP_T))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [245],
"arg2" : [1857]
}
},
{
"id" : 1857,
"uid" : "((AKP!=1e-6)?(KP_T*(1+((AKP-1e-6)*AWL))):KP_T)",
"datatypename" : "mapply_ternary",
"attributes" : {},
"parameters" : {
"name" : "conditional"
},
"references" : {
"arg1" : [1858],
"arg2" : [1875],
"arg3" : [1627]
}
},
{
"id" : 1858,
"uid" : "(AKP!=1e-6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "notequ"
},
"references" : {
"arg1" : [1859],
"arg2" : [1873]
}
},
{
"id" : 1859,
"uid" : "AKP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1860]
}
},
{
"id" : 1860,
"uid" : "AKP",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [1861],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [1862],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [1865],
"instance" : [1859, 1872]
}
},
{
"id" : 1861,
"uid" : "AKP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "AKP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "273",
"c" : "20"
},
"references" : {}
},
{
"id" : 1862,
"uid" : "(1E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1863]
}
},
{
"id" : 1863,
"uid" : "1E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1864]
}
},
{
"id" : 1864,
"uid" : "1E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "273",
"c" : "26"
},
"references" : {}
},
{
"id" : 1865,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [1866],
"supexpr" : [1869]
}
},
{
"id" : 1866,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1867]
}
},
{
"id" : 1867,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1868]
}
},
{
"id" : 1868,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "273",
"c" : "37"
},
"references" : {}
},
{
"id" : 1869,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [1870]
}
},
{
"id" : 1870,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1871]
}
},
{
"id" : 1871,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "273",
"c" : "41"
},
"references" : {}
},
{
"id" : 1872,
"uid" : "AKP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1860]
}
},
{
"id" : 1873,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1874]
}
},
{
"id" : 1874,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "394",
"c" : "35"
},
"references" : {}
},
{
"id" : 1875,
"uid" : "(KP_T*(1+((AKP-1e-6)*AWL)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1626],
"arg2" : [1876]
}
},
{
"id" : 1876,
"uid" : "(1+((AKP-1e-6)*AWL))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1877],
"arg2" : [1879]
}
},
{
"id" : 1877,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [1878]
}
},
{
"id" : 1878,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "394",
"c" : "49"
},
"references" : {}
},
{
"id" : 1879,
"uid" : "((AKP-1e-6)*AWL)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1880],
"arg2" : [300]
}
},
{
"id" : 1880,
"uid" : "(AKP-1e-6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1872],
"arg2" : [1881]
}
},
{
"id" : 1881,
"uid" : "1e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1882]
}
},
{
"id" : 1882,
"uid" : "1e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "394",
"c" : "60"
},
"references" : {}
},
{
"id" : 1883,
"uid" : "KP_Weff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "KP_Weff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "394",
"c" : "9"
},
"references" : {}
},
{
"id" : 1884,
"uid" : "if(((V0==0.0))) deltaVFB=(0.0); else begin :VGprime_block\nreal sqv;\nvL=((0.28*((Leff/(LK*NS))-0.1)));\nsqv=((1.0/(1.0+(0.5*(vL+sqrt(((vL*vL)+1.936e-3)))))));\ndeltaVFB=(((V0*sqv)*sqv));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [1885],
"then" : [1889],
"else" : [462]
}
},
{
"id" : 1885,
"uid" : "((V0==0.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1886]
}
},
{
"id" : 1886,
"uid" : "(V0==0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [458],
"arg2" : [1887]
}
},
{
"id" : 1887,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1888]
}
},
{
"id" : 1888,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "401",
"c" : "19"
},
"references" : {}
},
{
"id" : 1889,
"uid" : "deltaVFB=(0.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [532],
"rhs" : [1890],
"lexval" : [1893]
}
},
{
"id" : 1890,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1891]
}
},
{
"id" : 1891,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1892]
}
},
{
"id" : 1892,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "402",
"c" : "24"
},
"references" : {}
},
{
"id" : 1893,
"uid" : "deltaVFB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaVFB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "402",
"c" : "13"
},
"references" : {}
},
{
"id" : 1894,
"uid" : "VS=((TYPE*V(b,s)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1108],
"rhs" : [1895],
"lexval" : [1900]
}
},
{
"id" : 1895,
"uid" : "((TYPE*V(b,s)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1896]
}
},
{
"id" : 1896,
"uid" : "(TYPE*V(b,s))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [147],
"arg2" : [1897]
}
},
{
"id" : 1897,
"uid" : "V(b,s)",
"datatypename" : "probe",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"branch" : [1898],
"nature" : [170]
}
},
{
"id" : 1898,
"uid" : "b,s",
"datatypename" : "branch",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"pnode" : [165],
"nnode" : [1899],
"discipline" : []
}
},
{
"id" : 1899,
"uid" : "s",
"datatypename" : "node",
"attributes" : {},
"parameters" : {
"name" : "s",
"direction" : "inout",
"location" : "external"
},
"references" : {
"module" : [2],
"discipline" : [166]
}
},
{
"id" : 1900,
"uid" : "VS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "412",
"c" : "9"
},
"references" : {}
},
{
"id" : 1901,
"uid" : "VD=((TYPE*V(b,d)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1101],
"rhs" : [1902],
"lexval" : [1907]
}
},
{
"id" : 1902,
"uid" : "((TYPE*V(b,d)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1903]
}
},
{
"id" : 1903,
"uid" : "(TYPE*V(b,d))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [148],
"arg2" : [1904]
}
},
{
"id" : 1904,
"uid" : "V(b,d)",
"datatypename" : "probe",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"branch" : [1905],
"nature" : [170]
}
},
{
"id" : 1905,
"uid" : "b,d",
"datatypename" : "branch",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"pnode" : [165],
"nnode" : [1906],
"discipline" : []
}
},
{
"id" : 1906,
"uid" : "d",
"datatypename" : "node",
"attributes" : {},
"parameters" : {
"name" : "d",
"direction" : "inout",
"location" : "external"
},
"references" : {
"module" : [2],
"discipline" : [166]
}
},
{
"id" : 1907,
"uid" : "VD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "413",
"c" : "9"
},
"references" : {}
},
{
"id" : 1908,
"uid" : "if((((VD-VS)<=0))) begin :\nMode=((-1));\nT1=(VS);\nVS=(VD);\nVD=(T1);end\n else Mode=(1);",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [1909],
"then" : [1914],
"else" : [1920]
}
},
{
"id" : 1909,
"uid" : "(((VD-VS)<=0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1910]
}
},
{
"id" : 1910,
"uid" : "((VD-VS)<=0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "lt"
},
"references" : {
"arg1" : [1911],
"arg2" : [1912]
}
},
{
"id" : 1911,
"uid" : "(VD-VS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1102],
"arg2" : [1109]
}
},
{
"id" : 1912,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [1913]
}
},
{
"id" : 1913,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "414",
"c" : "23"
},
"references" : {}
},
{
"id" : 1914,
"uid" : "begin :\nMode=((-1));\nT1=(VS);\nVS=(VD);\nVD=(T1);end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [1915],
"block" : [4],
"item" : [1916, 1095, 1083, 1089],
"variable" : []
}
},
{
"id" : 1915,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "414",
"c" : "26"
},
"references" : {}
},
{
"id" : 1916,
"uid" : "Mode=((-1));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1917],
"rhs" : [1928],
"lexval" : [1932]
}
},
{
"id" : 1917,
"uid" : "Mode",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1918]
}
},
{
"id" : 1918,
"uid" : "Mode",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "integer",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [1919],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1920],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1917, 1921, 1926, 1927]
}
},
{
"id" : 1919,
"uid" : "Mode",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Mode",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "143",
"c" : "13"
},
"references" : {}
},
{
"id" : 1920,
"uid" : "Mode=(1);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1921],
"rhs" : [1922],
"lexval" : [1925]
}
},
{
"id" : 1921,
"uid" : "Mode",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1918]
}
},
{
"id" : 1922,
"uid" : "(1)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1923]
}
},
{
"id" : 1923,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [1924]
}
},
{
"id" : 1924,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "421",
"c" : "21"
},
"references" : {}
},
{
"id" : 1925,
"uid" : "Mode",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Mode",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "421",
"c" : "13"
},
"references" : {}
},
{
"id" : 1926,
"uid" : "Mode",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1918]
}
},
{
"id" : 1927,
"uid" : "Mode",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1918]
}
},
{
"id" : 1928,
"uid" : "((-1))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1929]
}
},
{
"id" : 1929,
"uid" : "(-1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [1930]
}
},
{
"id" : 1930,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [1931]
}
},
{
"id" : 1931,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "415",
"c" : "22"
},
"references" : {}
},
{
"id" : 1932,
"uid" : "Mode",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Mode",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "415",
"c" : "13"
},
"references" : {}
},
{
"id" : 1933,
"uid" : "tmp1=(((VP-VS)*inv_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [569],
"rhs" : [1934],
"lexval" : [1937]
}
},
{
"id" : 1934,
"uid" : "(((VP-VS)*inv_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1935]
}
},
{
"id" : 1935,
"uid" : "((VP-VS)*inv_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1936],
"arg2" : [1526]
}
},
{
"id" : 1936,
"uid" : "(VP-VS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1322],
"arg2" : [1110]
}
},
{
"id" : 1937,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "448",
"c" : "9"
},
"references" : {}
},
{
"id" : 1938,
"uid" : "if(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [1939],
"then" : [1944],
"else" : [2049]
}
},
{
"id" : 1939,
"uid" : "((tmp1>(-0.35)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1940]
}
},
{
"id" : 1940,
"uid" : "(tmp1>(-0.35))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [570],
"arg2" : [1941]
}
},
{
"id" : 1941,
"uid" : "(-0.35)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [1942]
}
},
{
"id" : 1942,
"uid" : "0.35",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1943]
}
},
{
"id" : 1943,
"uid" : "0.35",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.35",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "449",
"c" : "21"
},
"references" : {}
},
{
"id" : 1944,
"uid" : "begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [1945],
"block" : [4],
"item" : [1946, 1990, 2036],
"variable" : []
}
},
{
"id" : 1945,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "449",
"c" : "27"
},
"references" : {}
},
{
"id" : 1946,
"uid" : "z0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1947],
"rhs" : [1976],
"lexval" : [1989]
}
},
{
"id" : 1947,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1948,
"uid" : "z0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "6"
},
"references" : {
"module" : [2],
"lexval" : [1949],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1950],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1947, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1951, 1974, 1975]
}
},
{
"id" : 1949,
"uid" : "z0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "z0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "197",
"c" : "14"
},
"references" : {}
},
{
"id" : 1950,
"uid" : "z0=((1.55+exp((-tmp1))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1951],
"rhs" : [1952],
"lexval" : [1959]
}
},
{
"id" : 1951,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1952,
"uid" : "((1.55+exp((-tmp1))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1953]
}
},
{
"id" : 1953,
"uid" : "(1.55+exp((-tmp1)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1954],
"arg2" : [1956]
}
},
{
"id" : 1954,
"uid" : "1.55",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1955]
}
},
{
"id" : 1955,
"uid" : "1.55",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.55",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "526",
"c" : "23"
},
"references" : {}
},
{
"id" : 1956,
"uid" : "exp((-tmp1))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "50"
},
"references" : {
"lexval" : [1957],
"definition" : [],
"arguments" : [1958]
}
},
{
"id" : 1957,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "526",
"c" : "30"
},
"references" : {}
},
{
"id" : 1958,
"uid" : "(-tmp1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [602]
}
},
{
"id" : 1959,
"uid" : "z0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "z0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "526",
"c" : "17"
},
"references" : {}
},
{
"id" : 1960,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1961,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1962,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1963,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1964,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1965,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1966,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1967,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1968,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1969,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1970,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1971,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1972,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1973,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1974,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1975,
"uid" : "z0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1948]
}
},
{
"id" : 1976,
"uid" : "((2.0/((1.3+tmp1)-ln((tmp1+1.6)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1977]
}
},
{
"id" : 1977,
"uid" : "(2.0/((1.3+tmp1)-ln((tmp1+1.6))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1978],
"arg2" : [1980]
}
},
{
"id" : 1978,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1979]
}
},
{
"id" : 1979,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "450",
"c" : "19"
},
"references" : {}
},
{
"id" : 1980,
"uid" : "((1.3+tmp1)-ln((tmp1+1.6)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1981],
"arg2" : [1984]
}
},
{
"id" : 1981,
"uid" : "(1.3+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1982],
"arg2" : [571]
}
},
{
"id" : 1982,
"uid" : "1.3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1983]
}
},
{
"id" : 1983,
"uid" : "1.3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "450",
"c" : "24"
},
"references" : {}
},
{
"id" : 1984,
"uid" : "ln((tmp1+1.6))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "20"
},
"references" : {
"lexval" : [1985],
"definition" : [],
"arguments" : [1986]
}
},
{
"id" : 1985,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "450",
"c" : "37"
},
"references" : {}
},
{
"id" : 1986,
"uid" : "(tmp1+1.6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [572],
"arg2" : [1987]
}
},
{
"id" : 1987,
"uid" : "1.6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [1988]
}
},
{
"id" : 1988,
"uid" : "1.6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "450",
"c" : "47"
},
"references" : {}
},
{
"id" : 1989,
"uid" : "z0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "z0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "450",
"c" : "13"
},
"references" : {}
},
{
"id" : 1990,
"uid" : "zk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1991],
"rhs" : [2024],
"lexval" : [2035]
}
},
{
"id" : 1991,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 1992,
"uid" : "zk",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "6"
},
"references" : {
"module" : [2],
"lexval" : [1993],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [1994],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [1991, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 1995, 2022, 2023]
}
},
{
"id" : 1993,
"uid" : "zk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "zk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "197",
"c" : "18"
},
"references" : {}
},
{
"id" : 1994,
"uid" : "zk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1995],
"rhs" : [1996],
"lexval" : [2007]
}
},
{
"id" : 1995,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 1996,
"uid" : "(((2.0+z0)/((1.0+tmp1)+ln(z0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [1997]
}
},
{
"id" : 1997,
"uid" : "((2.0+z0)/((1.0+tmp1)+ln(z0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1998],
"arg2" : [2001]
}
},
{
"id" : 1998,
"uid" : "(2.0+z0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1999],
"arg2" : [1974]
}
},
{
"id" : 1999,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2000]
}
},
{
"id" : 2000,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "527",
"c" : "24"
},
"references" : {}
},
{
"id" : 2001,
"uid" : "((1.0+tmp1)+ln(z0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2002],
"arg2" : [2005]
}
},
{
"id" : 2002,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2003],
"arg2" : [603]
}
},
{
"id" : 2003,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2004]
}
},
{
"id" : 2004,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "527",
"c" : "35"
},
"references" : {}
},
{
"id" : 2005,
"uid" : "ln(z0)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "51"
},
"references" : {
"lexval" : [2006],
"definition" : [],
"arguments" : [1975]
}
},
{
"id" : 2006,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "527",
"c" : "48"
},
"references" : {}
},
{
"id" : 2007,
"uid" : "zk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "zk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "527",
"c" : "17"
},
"references" : {}
},
{
"id" : 2008,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2009,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2010,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2011,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2012,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2013,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2014,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2015,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2016,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2017,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2018,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2019,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2020,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2021,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2022,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2023,
"uid" : "zk",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [1992]
}
},
{
"id" : 2024,
"uid" : "(((2.0+z0)/((1.0+tmp1)+ln(z0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2025]
}
},
{
"id" : 2025,
"uid" : "((2.0+z0)/((1.0+tmp1)+ln(z0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2026],
"arg2" : [2029]
}
},
{
"id" : 2026,
"uid" : "(2.0+z0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2027],
"arg2" : [1960]
}
},
{
"id" : 2027,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2028]
}
},
{
"id" : 2028,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "451",
"c" : "20"
},
"references" : {}
},
{
"id" : 2029,
"uid" : "((1.0+tmp1)+ln(z0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2030],
"arg2" : [2033]
}
},
{
"id" : 2030,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2031],
"arg2" : [573]
}
},
{
"id" : 2031,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2032]
}
},
{
"id" : 2032,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "451",
"c" : "31"
},
"references" : {}
},
{
"id" : 2033,
"uid" : "ln(z0)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "21"
},
"references" : {
"lexval" : [2034],
"definition" : [],
"arguments" : [1961]
}
},
{
"id" : 2034,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "451",
"c" : "44"
},
"references" : {}
},
{
"id" : 2035,
"uid" : "zk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "zk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "451",
"c" : "13"
},
"references" : {}
},
{
"id" : 2036,
"uid" : "yk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [711],
"rhs" : [2037],
"lexval" : [2048]
}
},
{
"id" : 2037,
"uid" : "((((1.0+tmp1)+ln(zk))/(2.0+zk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2038]
}
},
{
"id" : 2038,
"uid" : "(((1.0+tmp1)+ln(zk))/(2.0+zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2039],
"arg2" : [2045]
}
},
{
"id" : 2039,
"uid" : "((1.0+tmp1)+ln(zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2040],
"arg2" : [2043]
}
},
{
"id" : 2040,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2041],
"arg2" : [574]
}
},
{
"id" : 2041,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2042]
}
},
{
"id" : 2042,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "452",
"c" : "20"
},
"references" : {}
},
{
"id" : 2043,
"uid" : "ln(zk)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "22"
},
"references" : {
"lexval" : [2044],
"definition" : [],
"arguments" : [2008]
}
},
{
"id" : 2044,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "452",
"c" : "33"
},
"references" : {}
},
{
"id" : 2045,
"uid" : "(2.0+zk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2046],
"arg2" : [2009]
}
},
{
"id" : 2046,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2047]
}
},
{
"id" : 2047,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "452",
"c" : "42"
},
"references" : {}
},
{
"id" : 2048,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "452",
"c" : "13"
},
"references" : {}
},
{
"id" : 2049,
"uid" : "begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2050],
"block" : [4],
"item" : [2051],
"variable" : []
}
},
{
"id" : 2050,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "453",
"c" : "18"
},
"references" : {}
},
{
"id" : 2051,
"uid" : "if(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2052],
"then" : [2057],
"else" : [2094]
}
},
{
"id" : 2052,
"uid" : "((tmp1>(-15.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2053]
}
},
{
"id" : 2053,
"uid" : "(tmp1>(-15.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [575],
"arg2" : [2054]
}
},
{
"id" : 2054,
"uid" : "(-15.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2055]
}
},
{
"id" : 2055,
"uid" : "15.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2056]
}
},
{
"id" : 2056,
"uid" : "15.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "15.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "454",
"c" : "25"
},
"references" : {}
},
{
"id" : 2057,
"uid" : "begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2058],
"block" : [2049],
"item" : [2059, 2068, 2081],
"variable" : []
}
},
{
"id" : 2058,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "454",
"c" : "31"
},
"references" : {}
},
{
"id" : 2059,
"uid" : "z0=((1.55+exp((-tmp1))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1962],
"rhs" : [2060],
"lexval" : [2067]
}
},
{
"id" : 2060,
"uid" : "((1.55+exp((-tmp1))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2061]
}
},
{
"id" : 2061,
"uid" : "(1.55+exp((-tmp1)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2062],
"arg2" : [2064]
}
},
{
"id" : 2062,
"uid" : "1.55",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2063]
}
},
{
"id" : 2063,
"uid" : "1.55",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.55",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "455",
"c" : "23"
},
"references" : {}
},
{
"id" : 2064,
"uid" : "exp((-tmp1))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "23"
},
"references" : {
"lexval" : [2065],
"definition" : [],
"arguments" : [2066]
}
},
{
"id" : 2065,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "455",
"c" : "30"
},
"references" : {}
},
{
"id" : 2066,
"uid" : "(-tmp1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [576]
}
},
{
"id" : 2067,
"uid" : "z0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "z0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "455",
"c" : "17"
},
"references" : {}
},
{
"id" : 2068,
"uid" : "zk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2010],
"rhs" : [2069],
"lexval" : [2080]
}
},
{
"id" : 2069,
"uid" : "(((2.0+z0)/((1.0+tmp1)+ln(z0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2070]
}
},
{
"id" : 2070,
"uid" : "((2.0+z0)/((1.0+tmp1)+ln(z0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2071],
"arg2" : [2074]
}
},
{
"id" : 2071,
"uid" : "(2.0+z0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2072],
"arg2" : [1963]
}
},
{
"id" : 2072,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2073]
}
},
{
"id" : 2073,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "456",
"c" : "24"
},
"references" : {}
},
{
"id" : 2074,
"uid" : "((1.0+tmp1)+ln(z0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2075],
"arg2" : [2078]
}
},
{
"id" : 2075,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2076],
"arg2" : [577]
}
},
{
"id" : 2076,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2077]
}
},
{
"id" : 2077,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "456",
"c" : "35"
},
"references" : {}
},
{
"id" : 2078,
"uid" : "ln(z0)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "24"
},
"references" : {
"lexval" : [2079],
"definition" : [],
"arguments" : [1964]
}
},
{
"id" : 2079,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "456",
"c" : "48"
},
"references" : {}
},
{
"id" : 2080,
"uid" : "zk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "zk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "456",
"c" : "17"
},
"references" : {}
},
{
"id" : 2081,
"uid" : "yk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [712],
"rhs" : [2082],
"lexval" : [2093]
}
},
{
"id" : 2082,
"uid" : "((((1.0+tmp1)+ln(zk))/(2.0+zk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2083]
}
},
{
"id" : 2083,
"uid" : "(((1.0+tmp1)+ln(zk))/(2.0+zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2084],
"arg2" : [2090]
}
},
{
"id" : 2084,
"uid" : "((1.0+tmp1)+ln(zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2085],
"arg2" : [2088]
}
},
{
"id" : 2085,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2086],
"arg2" : [578]
}
},
{
"id" : 2086,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2087]
}
},
{
"id" : 2087,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "457",
"c" : "24"
},
"references" : {}
},
{
"id" : 2088,
"uid" : "ln(zk)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "25"
},
"references" : {
"lexval" : [2089],
"definition" : [],
"arguments" : [2011]
}
},
{
"id" : 2089,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "457",
"c" : "37"
},
"references" : {}
},
{
"id" : 2090,
"uid" : "(2.0+zk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2091],
"arg2" : [2012]
}
},
{
"id" : 2091,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2092]
}
},
{
"id" : 2092,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "457",
"c" : "46"
},
"references" : {}
},
{
"id" : 2093,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "457",
"c" : "17"
},
"references" : {}
},
{
"id" : 2094,
"uid" : "begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2095],
"block" : [2049],
"item" : [2096],
"variable" : []
}
},
{
"id" : 2095,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "458",
"c" : "22"
},
"references" : {}
},
{
"id" : 2096,
"uid" : "if(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2097],
"then" : [2102],
"else" : [2116]
}
},
{
"id" : 2097,
"uid" : "((tmp1>(-23.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2098]
}
},
{
"id" : 2098,
"uid" : "(tmp1>(-23.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [579],
"arg2" : [2099]
}
},
{
"id" : 2099,
"uid" : "(-23.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2100]
}
},
{
"id" : 2100,
"uid" : "23.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2101]
}
},
{
"id" : 2101,
"uid" : "23.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "23.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "459",
"c" : "29"
},
"references" : {}
},
{
"id" : 2102,
"uid" : "begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2103],
"block" : [2094],
"item" : [2104],
"variable" : []
}
},
{
"id" : 2103,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "459",
"c" : "35"
},
"references" : {}
},
{
"id" : 2104,
"uid" : "yk=((1.0/(2.0+exp((-tmp1)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [713],
"rhs" : [2105],
"lexval" : [2115]
}
},
{
"id" : 2105,
"uid" : "((1.0/(2.0+exp((-tmp1)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2106]
}
},
{
"id" : 2106,
"uid" : "(1.0/(2.0+exp((-tmp1))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2107],
"arg2" : [2109]
}
},
{
"id" : 2107,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2108]
}
},
{
"id" : 2108,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "460",
"c" : "27"
},
"references" : {}
},
{
"id" : 2109,
"uid" : "(2.0+exp((-tmp1)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2110],
"arg2" : [2112]
}
},
{
"id" : 2110,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2111]
}
},
{
"id" : 2111,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "460",
"c" : "32"
},
"references" : {}
},
{
"id" : 2112,
"uid" : "exp((-tmp1))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "26"
},
"references" : {
"lexval" : [2113],
"definition" : [],
"arguments" : [2114]
}
},
{
"id" : 2113,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "460",
"c" : "38"
},
"references" : {}
},
{
"id" : 2114,
"uid" : "(-tmp1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [580]
}
},
{
"id" : 2115,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "460",
"c" : "21"
},
"references" : {}
},
{
"id" : 2116,
"uid" : "begin :\nyk=((exp(tmp1)+1E-64));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2117],
"block" : [2094],
"item" : [2118],
"variable" : []
}
},
{
"id" : 2117,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "461",
"c" : "26"
},
"references" : {}
},
{
"id" : 2118,
"uid" : "yk=((exp(tmp1)+1E-64));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [714],
"rhs" : [2119],
"lexval" : [2125]
}
},
{
"id" : 2119,
"uid" : "((exp(tmp1)+1E-64))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2120]
}
},
{
"id" : 2120,
"uid" : "(exp(tmp1)+1E-64)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2121],
"arg2" : [2123]
}
},
{
"id" : 2121,
"uid" : "exp(tmp1)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "27"
},
"references" : {
"lexval" : [2122],
"definition" : [],
"arguments" : [581]
}
},
{
"id" : 2122,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "462",
"c" : "27"
},
"references" : {}
},
{
"id" : 2123,
"uid" : "1E-64",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2124]
}
},
{
"id" : 2124,
"uid" : "1E-64",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1E-64",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "462",
"c" : "39"
},
"references" : {}
},
{
"id" : 2125,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "462",
"c" : "21"
},
"references" : {}
},
{
"id" : 2126,
"uid" : "sqrt_if=(sqrt(if_));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2127],
"rhs" : [2138],
"lexval" : [2141]
}
},
{
"id" : 2127,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2128,
"uid" : "sqrt_if",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2129],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2126],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2127, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137]
}
},
{
"id" : 2129,
"uid" : "sqrt_if",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_if",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "161",
"c" : "10"
},
"references" : {}
},
{
"id" : 2130,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2131,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2132,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2133,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2134,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2135,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2136,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2137,
"uid" : "sqrt_if",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2128]
}
},
{
"id" : 2138,
"uid" : "(sqrt(if_))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2139]
}
},
{
"id" : 2139,
"uid" : "sqrt(if_)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "28"
},
"references" : {
"lexval" : [2140],
"definition" : [],
"arguments" : [734]
}
},
{
"id" : 2140,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "467",
"c" : "19"
},
"references" : {}
},
{
"id" : 2141,
"uid" : "sqrt_if",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_if",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "467",
"c" : "9"
},
"references" : {}
},
{
"id" : 2142,
"uid" : "dif_dv=(yk);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2143],
"rhs" : [2147],
"lexval" : [2148]
}
},
{
"id" : 2143,
"uid" : "dif_dv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2144]
}
},
{
"id" : 2144,
"uid" : "dif_dv",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2145],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2142],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2143, 2146]
}
},
{
"id" : 2145,
"uid" : "dif_dv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dif_dv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "162",
"c" : "10"
},
"references" : {}
},
{
"id" : 2146,
"uid" : "dif_dv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2144]
}
},
{
"id" : 2147,
"uid" : "(yk)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [716]
}
},
{
"id" : 2148,
"uid" : "dif_dv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dif_dv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "468",
"c" : "9"
},
"references" : {}
},
{
"id" : 2149,
"uid" : "Vt_Vc=((Vt/Vc));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2150],
"rhs" : [2155],
"lexval" : [2157]
}
},
{
"id" : 2150,
"uid" : "Vt_Vc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2151]
}
},
{
"id" : 2151,
"uid" : "Vt_Vc",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2152],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2149],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2150, 2153, 2154]
}
},
{
"id" : 2152,
"uid" : "Vt_Vc",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_Vc",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "186",
"c" : "20"
},
"references" : {}
},
{
"id" : 2153,
"uid" : "Vt_Vc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2151]
}
},
{
"id" : 2154,
"uid" : "Vt_Vc",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2151]
}
},
{
"id" : 2155,
"uid" : "((Vt/Vc))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2156]
}
},
{
"id" : 2156,
"uid" : "(Vt/Vc)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [843],
"arg2" : [1809]
}
},
{
"id" : 2157,
"uid" : "Vt_Vc",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vt_Vc",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "470",
"c" : "9"
},
"references" : {}
},
{
"id" : 2158,
"uid" : "VDSS_sqrt=(sqrt((0.25+(sqrt_if*Vt_Vc))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2159],
"rhs" : [2164],
"lexval" : [2171]
}
},
{
"id" : 2159,
"uid" : "VDSS_sqrt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2160]
}
},
{
"id" : 2160,
"uid" : "VDSS_sqrt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2161],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2158],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2159, 2162, 2163]
}
},
{
"id" : 2161,
"uid" : "VDSS_sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VDSS_sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "158",
"c" : "10"
},
"references" : {}
},
{
"id" : 2162,
"uid" : "VDSS_sqrt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2160]
}
},
{
"id" : 2163,
"uid" : "VDSS_sqrt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2160]
}
},
{
"id" : 2164,
"uid" : "(sqrt((0.25+(sqrt_if*Vt_Vc))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2165]
}
},
{
"id" : 2165,
"uid" : "sqrt((0.25+(sqrt_if*Vt_Vc)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "29"
},
"references" : {
"lexval" : [2166],
"definition" : [],
"arguments" : [2167]
}
},
{
"id" : 2166,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "471",
"c" : "21"
},
"references" : {}
},
{
"id" : 2167,
"uid" : "(0.25+(sqrt_if*Vt_Vc))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2168],
"arg2" : [2170]
}
},
{
"id" : 2168,
"uid" : "0.25",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2169]
}
},
{
"id" : 2169,
"uid" : "0.25",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.25",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "471",
"c" : "26"
},
"references" : {}
},
{
"id" : 2170,
"uid" : "(sqrt_if*Vt_Vc)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2130],
"arg2" : [2153]
}
},
{
"id" : 2171,
"uid" : "VDSS_sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VDSS_sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "471",
"c" : "9"
},
"references" : {}
},
{
"id" : 2172,
"uid" : "VDSS=((Vc*(VDSS_sqrt-0.5)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2173],
"rhs" : [2186],
"lexval" : [2191]
}
},
{
"id" : 2173,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2174,
"uid" : "VDSS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2175],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2172],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2173, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185]
}
},
{
"id" : 2175,
"uid" : "VDSS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VDSS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "131",
"c" : "10"
},
"references" : {}
},
{
"id" : 2176,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2177,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2178,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2179,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2180,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2181,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2182,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2183,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2184,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2185,
"uid" : "VDSS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2174]
}
},
{
"id" : 2186,
"uid" : "((Vc*(VDSS_sqrt-0.5)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2187]
}
},
{
"id" : 2187,
"uid" : "(Vc*(VDSS_sqrt-0.5))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1810],
"arg2" : [2188]
}
},
{
"id" : 2188,
"uid" : "(VDSS_sqrt-0.5)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2162],
"arg2" : [2189]
}
},
{
"id" : 2189,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2190]
}
},
{
"id" : 2190,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "472",
"c" : "30"
},
"references" : {}
},
{
"id" : 2191,
"uid" : "VDSS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VDSS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "472",
"c" : "9"
},
"references" : {}
},
{
"id" : 2192,
"uid" : "Vds=((0.5*(VD-VS)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2193],
"rhs" : [2204],
"lexval" : [2209]
}
},
{
"id" : 2193,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2194,
"uid" : "Vds",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2195],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2192],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2193, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203]
}
},
{
"id" : 2195,
"uid" : "Vds",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vds",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "157",
"c" : "10"
},
"references" : {}
},
{
"id" : 2196,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2197,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2198,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2199,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2200,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2201,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2202,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2203,
"uid" : "Vds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2194]
}
},
{
"id" : 2204,
"uid" : "((0.5*(VD-VS)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2205]
}
},
{
"id" : 2205,
"uid" : "(0.5*(VD-VS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2206],
"arg2" : [2208]
}
},
{
"id" : 2206,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2207]
}
},
{
"id" : 2207,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "473",
"c" : "15"
},
"references" : {}
},
{
"id" : 2208,
"uid" : "(VD-VS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1104],
"arg2" : [1111]
}
},
{
"id" : 2209,
"uid" : "Vds",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vds",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "473",
"c" : "9"
},
"references" : {}
},
{
"id" : 2210,
"uid" : "deltaV_2=((Vt_Vt_16*((LAMBDA*(sqrt_if-(VDSS*inv_Vt)))+15.625e-3)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2211],
"rhs" : [2218],
"lexval" : [2226]
}
},
{
"id" : 2211,
"uid" : "deltaV_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2212]
}
},
{
"id" : 2212,
"uid" : "deltaV_2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2213],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2210],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2211, 2214, 2215, 2216, 2217]
}
},
{
"id" : 2213,
"uid" : "deltaV_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaV_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "157",
"c" : "15"
},
"references" : {}
},
{
"id" : 2214,
"uid" : "deltaV_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2212]
}
},
{
"id" : 2215,
"uid" : "deltaV_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2212]
}
},
{
"id" : 2216,
"uid" : "deltaV_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2212]
}
},
{
"id" : 2217,
"uid" : "deltaV_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2212]
}
},
{
"id" : 2218,
"uid" : "((Vt_Vt_16*((LAMBDA*(sqrt_if-(VDSS*inv_Vt)))+15.625e-3)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2219]
}
},
{
"id" : 2219,
"uid" : "(Vt_Vt_16*((LAMBDA*(sqrt_if-(VDSS*inv_Vt)))+15.625e-3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [989],
"arg2" : [2220]
}
},
{
"id" : 2220,
"uid" : "((LAMBDA*(sqrt_if-(VDSS*inv_Vt)))+15.625e-3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2221],
"arg2" : [2224]
}
},
{
"id" : 2221,
"uid" : "(LAMBDA*(sqrt_if-(VDSS*inv_Vt)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1419],
"arg2" : [2222]
}
},
{
"id" : 2222,
"uid" : "(sqrt_if-(VDSS*inv_Vt))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2131],
"arg2" : [2223]
}
},
{
"id" : 2223,
"uid" : "(VDSS*inv_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2176],
"arg2" : [1527]
}
},
{
"id" : 2224,
"uid" : "15.625e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2225]
}
},
{
"id" : 2225,
"uid" : "15.625e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "15.625e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "475",
"c" : "26"
},
"references" : {}
},
{
"id" : 2226,
"uid" : "deltaV_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaV_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "474",
"c" : "9"
},
"references" : {}
},
{
"id" : 2227,
"uid" : "sqrt_VDSS_deltaV=(sqrt(((VDSS*VDSS)+deltaV_2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2228],
"rhs" : [2233],
"lexval" : [2238]
}
},
{
"id" : 2228,
"uid" : "sqrt_VDSS_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2229]
}
},
{
"id" : 2229,
"uid" : "sqrt_VDSS_deltaV",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2230],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2227],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2228, 2231, 2232]
}
},
{
"id" : 2230,
"uid" : "sqrt_VDSS_deltaV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VDSS_deltaV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "158",
"c" : "21"
},
"references" : {}
},
{
"id" : 2231,
"uid" : "sqrt_VDSS_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2229]
}
},
{
"id" : 2232,
"uid" : "sqrt_VDSS_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2229]
}
},
{
"id" : 2233,
"uid" : "(sqrt(((VDSS*VDSS)+deltaV_2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2234]
}
},
{
"id" : 2234,
"uid" : "sqrt(((VDSS*VDSS)+deltaV_2))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "30"
},
"references" : {
"lexval" : [2235],
"definition" : [],
"arguments" : [2236]
}
},
{
"id" : 2235,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "476",
"c" : "28"
},
"references" : {}
},
{
"id" : 2236,
"uid" : "((VDSS*VDSS)+deltaV_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2237],
"arg2" : [2214]
}
},
{
"id" : 2237,
"uid" : "(VDSS*VDSS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2177],
"arg2" : [2178]
}
},
{
"id" : 2238,
"uid" : "sqrt_VDSS_deltaV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VDSS_deltaV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "476",
"c" : "9"
},
"references" : {}
},
{
"id" : 2239,
"uid" : "sqrt_Vds_VDSS_deltaV=(sqrt((((Vds-VDSS)*(Vds-VDSS))+deltaV_2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2240],
"rhs" : [2245],
"lexval" : [2252]
}
},
{
"id" : 2240,
"uid" : "sqrt_Vds_VDSS_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2241]
}
},
{
"id" : 2241,
"uid" : "sqrt_Vds_VDSS_deltaV",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2242],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2239],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2240, 2243, 2244]
}
},
{
"id" : 2242,
"uid" : "sqrt_Vds_VDSS_deltaV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_Vds_VDSS_deltaV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "158",
"c" : "39"
},
"references" : {}
},
{
"id" : 2243,
"uid" : "sqrt_Vds_VDSS_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2241]
}
},
{
"id" : 2244,
"uid" : "sqrt_Vds_VDSS_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2241]
}
},
{
"id" : 2245,
"uid" : "(sqrt((((Vds-VDSS)*(Vds-VDSS))+deltaV_2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2246]
}
},
{
"id" : 2246,
"uid" : "sqrt((((Vds-VDSS)*(Vds-VDSS))+deltaV_2))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "31"
},
"references" : {
"lexval" : [2247],
"definition" : [],
"arguments" : [2248]
}
},
{
"id" : 2247,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "477",
"c" : "32"
},
"references" : {}
},
{
"id" : 2248,
"uid" : "(((Vds-VDSS)*(Vds-VDSS))+deltaV_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2249],
"arg2" : [2215]
}
},
{
"id" : 2249,
"uid" : "((Vds-VDSS)*(Vds-VDSS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2250],
"arg2" : [2251]
}
},
{
"id" : 2250,
"uid" : "(Vds-VDSS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2196],
"arg2" : [2179]
}
},
{
"id" : 2251,
"uid" : "(Vds-VDSS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2197],
"arg2" : [2180]
}
},
{
"id" : 2252,
"uid" : "sqrt_Vds_VDSS_deltaV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_Vds_VDSS_deltaV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "477",
"c" : "9"
},
"references" : {}
},
{
"id" : 2253,
"uid" : "Vip=((sqrt_VDSS_deltaV-sqrt_Vds_VDSS_deltaV));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2254],
"rhs" : [2260],
"lexval" : [2262]
}
},
{
"id" : 2254,
"uid" : "Vip",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2255]
}
},
{
"id" : 2255,
"uid" : "Vip",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2256],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2253],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2254, 2257, 2258, 2259]
}
},
{
"id" : 2256,
"uid" : "Vip",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vip",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "157",
"c" : "25"
},
"references" : {}
},
{
"id" : 2257,
"uid" : "Vip",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2255]
}
},
{
"id" : 2258,
"uid" : "Vip",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2255]
}
},
{
"id" : 2259,
"uid" : "Vip",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2255]
}
},
{
"id" : 2260,
"uid" : "((sqrt_VDSS_deltaV-sqrt_Vds_VDSS_deltaV))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2261]
}
},
{
"id" : 2261,
"uid" : "(sqrt_VDSS_deltaV-sqrt_Vds_VDSS_deltaV)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2231],
"arg2" : [2243]
}
},
{
"id" : 2262,
"uid" : "Vip",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vip",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "478",
"c" : "9"
},
"references" : {}
},
{
"id" : 2263,
"uid" : "VDSSprime_sqrt=(sqrt((0.25+((sqrt_if-(0.75*ln(if_)))*Vt_Vc))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2264],
"rhs" : [2269],
"lexval" : [2282]
}
},
{
"id" : 2264,
"uid" : "VDSSprime_sqrt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2265]
}
},
{
"id" : 2265,
"uid" : "VDSSprime_sqrt",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2266],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2263],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2264, 2267, 2268]
}
},
{
"id" : 2266,
"uid" : "VDSSprime_sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VDSSprime_sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "159",
"c" : "10"
},
"references" : {}
},
{
"id" : 2267,
"uid" : "VDSSprime_sqrt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2265]
}
},
{
"id" : 2268,
"uid" : "VDSSprime_sqrt",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2265]
}
},
{
"id" : 2269,
"uid" : "(sqrt((0.25+((sqrt_if-(0.75*ln(if_)))*Vt_Vc))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2270]
}
},
{
"id" : 2270,
"uid" : "sqrt((0.25+((sqrt_if-(0.75*ln(if_)))*Vt_Vc)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "33"
},
"references" : {
"lexval" : [2271],
"definition" : [],
"arguments" : [2272]
}
},
{
"id" : 2271,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "479",
"c" : "26"
},
"references" : {}
},
{
"id" : 2272,
"uid" : "(0.25+((sqrt_if-(0.75*ln(if_)))*Vt_Vc))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2273],
"arg2" : [2275]
}
},
{
"id" : 2273,
"uid" : "0.25",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2274]
}
},
{
"id" : 2274,
"uid" : "0.25",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.25",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "479",
"c" : "31"
},
"references" : {}
},
{
"id" : 2275,
"uid" : "((sqrt_if-(0.75*ln(if_)))*Vt_Vc)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2276],
"arg2" : [2154]
}
},
{
"id" : 2276,
"uid" : "(sqrt_if-(0.75*ln(if_)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2132],
"arg2" : [2277]
}
},
{
"id" : 2277,
"uid" : "(0.75*ln(if_))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2278],
"arg2" : [2280]
}
},
{
"id" : 2278,
"uid" : "0.75",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2279]
}
},
{
"id" : 2279,
"uid" : "0.75",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.75",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "479",
"c" : "45"
},
"references" : {}
},
{
"id" : 2280,
"uid" : "ln(if_)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "32"
},
"references" : {
"lexval" : [2281],
"definition" : [],
"arguments" : [735]
}
},
{
"id" : 2281,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "479",
"c" : "50"
},
"references" : {}
},
{
"id" : 2282,
"uid" : "VDSSprime_sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VDSSprime_sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "479",
"c" : "9"
},
"references" : {}
},
{
"id" : 2283,
"uid" : "VDSSprime=(((Vc*(VDSSprime_sqrt-0.5))+log_Vc_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2284],
"rhs" : [2293],
"lexval" : [2299]
}
},
{
"id" : 2284,
"uid" : "VDSSprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2285]
}
},
{
"id" : 2285,
"uid" : "VDSSprime",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2286],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2283],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2284, 2287, 2288, 2289, 2290, 2291, 2292]
}
},
{
"id" : 2286,
"uid" : "VDSSprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VDSSprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "131",
"c" : "16"
},
"references" : {}
},
{
"id" : 2287,
"uid" : "VDSSprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2285]
}
},
{
"id" : 2288,
"uid" : "VDSSprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2285]
}
},
{
"id" : 2289,
"uid" : "VDSSprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2285]
}
},
{
"id" : 2290,
"uid" : "VDSSprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2285]
}
},
{
"id" : 2291,
"uid" : "VDSSprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2285]
}
},
{
"id" : 2292,
"uid" : "VDSSprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2285]
}
},
{
"id" : 2293,
"uid" : "(((Vc*(VDSSprime_sqrt-0.5))+log_Vc_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2294]
}
},
{
"id" : 2294,
"uid" : "((Vc*(VDSSprime_sqrt-0.5))+log_Vc_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2295],
"arg2" : [1819]
}
},
{
"id" : 2295,
"uid" : "(Vc*(VDSSprime_sqrt-0.5))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1811],
"arg2" : [2296]
}
},
{
"id" : 2296,
"uid" : "(VDSSprime_sqrt-0.5)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2267],
"arg2" : [2297]
}
},
{
"id" : 2297,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2298]
}
},
{
"id" : 2298,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "480",
"c" : "40"
},
"references" : {}
},
{
"id" : 2299,
"uid" : "VDSSprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VDSSprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "480",
"c" : "9"
},
"references" : {}
},
{
"id" : 2300,
"uid" : "Vdsprime=((Vds-VDSSprime));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2301],
"rhs" : [2309],
"lexval" : [2311]
}
},
{
"id" : 2301,
"uid" : "Vdsprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2302]
}
},
{
"id" : 2302,
"uid" : "Vdsprime",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2303],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2300],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2301, 2304, 2305, 2306, 2307, 2308]
}
},
{
"id" : 2303,
"uid" : "Vdsprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vdsprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "186",
"c" : "10"
},
"references" : {}
},
{
"id" : 2304,
"uid" : "Vdsprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2302]
}
},
{
"id" : 2305,
"uid" : "Vdsprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2302]
}
},
{
"id" : 2306,
"uid" : "Vdsprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2302]
}
},
{
"id" : 2307,
"uid" : "Vdsprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2302]
}
},
{
"id" : 2308,
"uid" : "Vdsprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2302]
}
},
{
"id" : 2309,
"uid" : "((Vds-VDSSprime))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2310]
}
},
{
"id" : 2310,
"uid" : "(Vds-VDSSprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2198],
"arg2" : [2287]
}
},
{
"id" : 2311,
"uid" : "Vdsprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vdsprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "482",
"c" : "9"
},
"references" : {}
},
{
"id" : 2312,
"uid" : "sqrt_VDSSprime_deltaV=(sqrt(((VDSSprime*VDSSprime)+deltaV_2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2313],
"rhs" : [2318],
"lexval" : [2323]
}
},
{
"id" : 2313,
"uid" : "sqrt_VDSSprime_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2314]
}
},
{
"id" : 2314,
"uid" : "sqrt_VDSSprime_deltaV",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2315],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2312],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2313, 2316, 2317]
}
},
{
"id" : 2315,
"uid" : "sqrt_VDSSprime_deltaV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VDSSprime_deltaV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "159",
"c" : "26"
},
"references" : {}
},
{
"id" : 2316,
"uid" : "sqrt_VDSSprime_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2314]
}
},
{
"id" : 2317,
"uid" : "sqrt_VDSSprime_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2314]
}
},
{
"id" : 2318,
"uid" : "(sqrt(((VDSSprime*VDSSprime)+deltaV_2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2319]
}
},
{
"id" : 2319,
"uid" : "sqrt(((VDSSprime*VDSSprime)+deltaV_2))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "34"
},
"references" : {
"lexval" : [2320],
"definition" : [],
"arguments" : [2321]
}
},
{
"id" : 2320,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "483",
"c" : "33"
},
"references" : {}
},
{
"id" : 2321,
"uid" : "((VDSSprime*VDSSprime)+deltaV_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2322],
"arg2" : [2216]
}
},
{
"id" : 2322,
"uid" : "(VDSSprime*VDSSprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2288],
"arg2" : [2289]
}
},
{
"id" : 2323,
"uid" : "sqrt_VDSSprime_deltaV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_VDSSprime_deltaV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "483",
"c" : "9"
},
"references" : {}
},
{
"id" : 2324,
"uid" : "sqrt_Vds_VDSSprime_deltaV=(sqrt(((Vdsprime*Vdsprime)+deltaV_2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2325],
"rhs" : [2330],
"lexval" : [2335]
}
},
{
"id" : 2325,
"uid" : "sqrt_Vds_VDSSprime_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2326]
}
},
{
"id" : 2326,
"uid" : "sqrt_Vds_VDSSprime_deltaV",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2327],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2324],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2325, 2328, 2329]
}
},
{
"id" : 2327,
"uid" : "sqrt_Vds_VDSSprime_deltaV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_Vds_VDSSprime_deltaV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "159",
"c" : "49"
},
"references" : {}
},
{
"id" : 2328,
"uid" : "sqrt_Vds_VDSSprime_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2326]
}
},
{
"id" : 2329,
"uid" : "sqrt_Vds_VDSSprime_deltaV",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2326]
}
},
{
"id" : 2330,
"uid" : "(sqrt(((Vdsprime*Vdsprime)+deltaV_2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2331]
}
},
{
"id" : 2331,
"uid" : "sqrt(((Vdsprime*Vdsprime)+deltaV_2))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "35"
},
"references" : {
"lexval" : [2332],
"definition" : [],
"arguments" : [2333]
}
},
{
"id" : 2332,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "484",
"c" : "37"
},
"references" : {}
},
{
"id" : 2333,
"uid" : "((Vdsprime*Vdsprime)+deltaV_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2334],
"arg2" : [2217]
}
},
{
"id" : 2334,
"uid" : "(Vdsprime*Vdsprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2304],
"arg2" : [2305]
}
},
{
"id" : 2335,
"uid" : "sqrt_Vds_VDSSprime_deltaV",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_Vds_VDSSprime_deltaV",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "484",
"c" : "9"
},
"references" : {}
},
{
"id" : 2336,
"uid" : "tmp1=((((((VP-Vds)-VS)-sqrt_VDSSprime_deltaV)+sqrt_Vds_VDSSprime_deltaV)*inv_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [582],
"rhs" : [2337],
"lexval" : [2343]
}
},
{
"id" : 2337,
"uid" : "((((((VP-Vds)-VS)-sqrt_VDSSprime_deltaV)+sqrt_Vds_VDSSprime_deltaV)*inv_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2338]
}
},
{
"id" : 2338,
"uid" : "(((((VP-Vds)-VS)-sqrt_VDSSprime_deltaV)+sqrt_Vds_VDSSprime_deltaV)*inv_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2339],
"arg2" : [1528]
}
},
{
"id" : 2339,
"uid" : "((((VP-Vds)-VS)-sqrt_VDSSprime_deltaV)+sqrt_Vds_VDSSprime_deltaV)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2340],
"arg2" : [2328]
}
},
{
"id" : 2340,
"uid" : "(((VP-Vds)-VS)-sqrt_VDSSprime_deltaV)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2341],
"arg2" : [2316]
}
},
{
"id" : 2341,
"uid" : "((VP-Vds)-VS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2342],
"arg2" : [1112]
}
},
{
"id" : 2342,
"uid" : "(VP-Vds)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1323],
"arg2" : [2199]
}
},
{
"id" : 2343,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "485",
"c" : "9"
},
"references" : {}
},
{
"id" : 2344,
"uid" : "if(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2345],
"then" : [2350],
"else" : [2393]
}
},
{
"id" : 2345,
"uid" : "((tmp1>(-0.35)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2346]
}
},
{
"id" : 2346,
"uid" : "(tmp1>(-0.35))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [583],
"arg2" : [2347]
}
},
{
"id" : 2347,
"uid" : "(-0.35)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2348]
}
},
{
"id" : 2348,
"uid" : "0.35",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2349]
}
},
{
"id" : 2349,
"uid" : "0.35",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.35",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "488",
"c" : "21"
},
"references" : {}
},
{
"id" : 2350,
"uid" : "begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2351],
"block" : [4],
"item" : [2352, 2367, 2380],
"variable" : []
}
},
{
"id" : 2351,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "488",
"c" : "27"
},
"references" : {}
},
{
"id" : 2352,
"uid" : "z0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1965],
"rhs" : [2353],
"lexval" : [2366]
}
},
{
"id" : 2353,
"uid" : "((2.0/((1.3+tmp1)-ln((tmp1+1.6)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2354]
}
},
{
"id" : 2354,
"uid" : "(2.0/((1.3+tmp1)-ln((tmp1+1.6))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2355],
"arg2" : [2357]
}
},
{
"id" : 2355,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2356]
}
},
{
"id" : 2356,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "489",
"c" : "19"
},
"references" : {}
},
{
"id" : 2357,
"uid" : "((1.3+tmp1)-ln((tmp1+1.6)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2358],
"arg2" : [2361]
}
},
{
"id" : 2358,
"uid" : "(1.3+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2359],
"arg2" : [584]
}
},
{
"id" : 2359,
"uid" : "1.3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2360]
}
},
{
"id" : 2360,
"uid" : "1.3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "489",
"c" : "24"
},
"references" : {}
},
{
"id" : 2361,
"uid" : "ln((tmp1+1.6))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "36"
},
"references" : {
"lexval" : [2362],
"definition" : [],
"arguments" : [2363]
}
},
{
"id" : 2362,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "489",
"c" : "37"
},
"references" : {}
},
{
"id" : 2363,
"uid" : "(tmp1+1.6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [585],
"arg2" : [2364]
}
},
{
"id" : 2364,
"uid" : "1.6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2365]
}
},
{
"id" : 2365,
"uid" : "1.6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "489",
"c" : "47"
},
"references" : {}
},
{
"id" : 2366,
"uid" : "z0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "z0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "489",
"c" : "13"
},
"references" : {}
},
{
"id" : 2367,
"uid" : "zk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2013],
"rhs" : [2368],
"lexval" : [2379]
}
},
{
"id" : 2368,
"uid" : "(((2.0+z0)/((1.0+tmp1)+ln(z0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2369]
}
},
{
"id" : 2369,
"uid" : "((2.0+z0)/((1.0+tmp1)+ln(z0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2370],
"arg2" : [2373]
}
},
{
"id" : 2370,
"uid" : "(2.0+z0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2371],
"arg2" : [1966]
}
},
{
"id" : 2371,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2372]
}
},
{
"id" : 2372,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "490",
"c" : "20"
},
"references" : {}
},
{
"id" : 2373,
"uid" : "((1.0+tmp1)+ln(z0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2374],
"arg2" : [2377]
}
},
{
"id" : 2374,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2375],
"arg2" : [586]
}
},
{
"id" : 2375,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2376]
}
},
{
"id" : 2376,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "490",
"c" : "31"
},
"references" : {}
},
{
"id" : 2377,
"uid" : "ln(z0)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "37"
},
"references" : {
"lexval" : [2378],
"definition" : [],
"arguments" : [1967]
}
},
{
"id" : 2378,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "490",
"c" : "44"
},
"references" : {}
},
{
"id" : 2379,
"uid" : "zk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "zk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "490",
"c" : "13"
},
"references" : {}
},
{
"id" : 2380,
"uid" : "yk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [717],
"rhs" : [2381],
"lexval" : [2392]
}
},
{
"id" : 2381,
"uid" : "((((1.0+tmp1)+ln(zk))/(2.0+zk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2382]
}
},
{
"id" : 2382,
"uid" : "(((1.0+tmp1)+ln(zk))/(2.0+zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2383],
"arg2" : [2389]
}
},
{
"id" : 2383,
"uid" : "((1.0+tmp1)+ln(zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2384],
"arg2" : [2387]
}
},
{
"id" : 2384,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2385],
"arg2" : [587]
}
},
{
"id" : 2385,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2386]
}
},
{
"id" : 2386,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "491",
"c" : "20"
},
"references" : {}
},
{
"id" : 2387,
"uid" : "ln(zk)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "38"
},
"references" : {
"lexval" : [2388],
"definition" : [],
"arguments" : [2014]
}
},
{
"id" : 2388,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "491",
"c" : "33"
},
"references" : {}
},
{
"id" : 2389,
"uid" : "(2.0+zk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2390],
"arg2" : [2015]
}
},
{
"id" : 2390,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2391]
}
},
{
"id" : 2391,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "491",
"c" : "42"
},
"references" : {}
},
{
"id" : 2392,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "491",
"c" : "13"
},
"references" : {}
},
{
"id" : 2393,
"uid" : "begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2394],
"block" : [4],
"item" : [2395],
"variable" : []
}
},
{
"id" : 2394,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "492",
"c" : "18"
},
"references" : {}
},
{
"id" : 2395,
"uid" : "if(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2396],
"then" : [2401],
"else" : [2438]
}
},
{
"id" : 2396,
"uid" : "((tmp1>(-15.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2397]
}
},
{
"id" : 2397,
"uid" : "(tmp1>(-15.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [588],
"arg2" : [2398]
}
},
{
"id" : 2398,
"uid" : "(-15.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2399]
}
},
{
"id" : 2399,
"uid" : "15.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2400]
}
},
{
"id" : 2400,
"uid" : "15.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "15.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "493",
"c" : "25"
},
"references" : {}
},
{
"id" : 2401,
"uid" : "begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2402],
"block" : [2393],
"item" : [2403, 2412, 2425],
"variable" : []
}
},
{
"id" : 2402,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "493",
"c" : "31"
},
"references" : {}
},
{
"id" : 2403,
"uid" : "z0=((1.55+exp((-tmp1))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1968],
"rhs" : [2404],
"lexval" : [2411]
}
},
{
"id" : 2404,
"uid" : "((1.55+exp((-tmp1))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2405]
}
},
{
"id" : 2405,
"uid" : "(1.55+exp((-tmp1)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2406],
"arg2" : [2408]
}
},
{
"id" : 2406,
"uid" : "1.55",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2407]
}
},
{
"id" : 2407,
"uid" : "1.55",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.55",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "494",
"c" : "23"
},
"references" : {}
},
{
"id" : 2408,
"uid" : "exp((-tmp1))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "39"
},
"references" : {
"lexval" : [2409],
"definition" : [],
"arguments" : [2410]
}
},
{
"id" : 2409,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "494",
"c" : "30"
},
"references" : {}
},
{
"id" : 2410,
"uid" : "(-tmp1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [589]
}
},
{
"id" : 2411,
"uid" : "z0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "z0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "494",
"c" : "17"
},
"references" : {}
},
{
"id" : 2412,
"uid" : "zk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2016],
"rhs" : [2413],
"lexval" : [2424]
}
},
{
"id" : 2413,
"uid" : "(((2.0+z0)/((1.0+tmp1)+ln(z0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2414]
}
},
{
"id" : 2414,
"uid" : "((2.0+z0)/((1.0+tmp1)+ln(z0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2415],
"arg2" : [2418]
}
},
{
"id" : 2415,
"uid" : "(2.0+z0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2416],
"arg2" : [1969]
}
},
{
"id" : 2416,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2417]
}
},
{
"id" : 2417,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "495",
"c" : "24"
},
"references" : {}
},
{
"id" : 2418,
"uid" : "((1.0+tmp1)+ln(z0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2419],
"arg2" : [2422]
}
},
{
"id" : 2419,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2420],
"arg2" : [590]
}
},
{
"id" : 2420,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2421]
}
},
{
"id" : 2421,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "495",
"c" : "35"
},
"references" : {}
},
{
"id" : 2422,
"uid" : "ln(z0)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "40"
},
"references" : {
"lexval" : [2423],
"definition" : [],
"arguments" : [1970]
}
},
{
"id" : 2423,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "495",
"c" : "48"
},
"references" : {}
},
{
"id" : 2424,
"uid" : "zk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "zk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "495",
"c" : "17"
},
"references" : {}
},
{
"id" : 2425,
"uid" : "yk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [718],
"rhs" : [2426],
"lexval" : [2437]
}
},
{
"id" : 2426,
"uid" : "((((1.0+tmp1)+ln(zk))/(2.0+zk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2427]
}
},
{
"id" : 2427,
"uid" : "(((1.0+tmp1)+ln(zk))/(2.0+zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2428],
"arg2" : [2434]
}
},
{
"id" : 2428,
"uid" : "((1.0+tmp1)+ln(zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2429],
"arg2" : [2432]
}
},
{
"id" : 2429,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2430],
"arg2" : [591]
}
},
{
"id" : 2430,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2431]
}
},
{
"id" : 2431,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "496",
"c" : "24"
},
"references" : {}
},
{
"id" : 2432,
"uid" : "ln(zk)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "41"
},
"references" : {
"lexval" : [2433],
"definition" : [],
"arguments" : [2017]
}
},
{
"id" : 2433,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "496",
"c" : "37"
},
"references" : {}
},
{
"id" : 2434,
"uid" : "(2.0+zk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2435],
"arg2" : [2018]
}
},
{
"id" : 2435,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2436]
}
},
{
"id" : 2436,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "496",
"c" : "46"
},
"references" : {}
},
{
"id" : 2437,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "496",
"c" : "17"
},
"references" : {}
},
{
"id" : 2438,
"uid" : "begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2439],
"block" : [2393],
"item" : [2440],
"variable" : []
}
},
{
"id" : 2439,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "497",
"c" : "22"
},
"references" : {}
},
{
"id" : 2440,
"uid" : "if(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2441],
"then" : [2446],
"else" : [2460]
}
},
{
"id" : 2441,
"uid" : "((tmp1>(-23.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2442]
}
},
{
"id" : 2442,
"uid" : "(tmp1>(-23.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [592],
"arg2" : [2443]
}
},
{
"id" : 2443,
"uid" : "(-23.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2444]
}
},
{
"id" : 2444,
"uid" : "23.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2445]
}
},
{
"id" : 2445,
"uid" : "23.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "23.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "498",
"c" : "29"
},
"references" : {}
},
{
"id" : 2446,
"uid" : "begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2447],
"block" : [2438],
"item" : [2448],
"variable" : []
}
},
{
"id" : 2447,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "498",
"c" : "35"
},
"references" : {}
},
{
"id" : 2448,
"uid" : "yk=((1.0/(2.0+exp((-tmp1)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [719],
"rhs" : [2449],
"lexval" : [2459]
}
},
{
"id" : 2449,
"uid" : "((1.0/(2.0+exp((-tmp1)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2450]
}
},
{
"id" : 2450,
"uid" : "(1.0/(2.0+exp((-tmp1))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2451],
"arg2" : [2453]
}
},
{
"id" : 2451,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2452]
}
},
{
"id" : 2452,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "499",
"c" : "27"
},
"references" : {}
},
{
"id" : 2453,
"uid" : "(2.0+exp((-tmp1)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2454],
"arg2" : [2456]
}
},
{
"id" : 2454,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2455]
}
},
{
"id" : 2455,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "499",
"c" : "32"
},
"references" : {}
},
{
"id" : 2456,
"uid" : "exp((-tmp1))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "42"
},
"references" : {
"lexval" : [2457],
"definition" : [],
"arguments" : [2458]
}
},
{
"id" : 2457,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "499",
"c" : "38"
},
"references" : {}
},
{
"id" : 2458,
"uid" : "(-tmp1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [593]
}
},
{
"id" : 2459,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "499",
"c" : "21"
},
"references" : {}
},
{
"id" : 2460,
"uid" : "begin :\nyk=((exp(tmp1)+1E-64));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2461],
"block" : [2438],
"item" : [2462],
"variable" : []
}
},
{
"id" : 2461,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "500",
"c" : "26"
},
"references" : {}
},
{
"id" : 2462,
"uid" : "yk=((exp(tmp1)+1E-64));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [720],
"rhs" : [2463],
"lexval" : [2469]
}
},
{
"id" : 2463,
"uid" : "((exp(tmp1)+1E-64))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2464]
}
},
{
"id" : 2464,
"uid" : "(exp(tmp1)+1E-64)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2465],
"arg2" : [2467]
}
},
{
"id" : 2465,
"uid" : "exp(tmp1)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "43"
},
"references" : {
"lexval" : [2466],
"definition" : [],
"arguments" : [594]
}
},
{
"id" : 2466,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "501",
"c" : "27"
},
"references" : {}
},
{
"id" : 2467,
"uid" : "1E-64",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2468]
}
},
{
"id" : 2468,
"uid" : "1E-64",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1E-64",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "501",
"c" : "39"
},
"references" : {}
},
{
"id" : 2469,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "501",
"c" : "21"
},
"references" : {}
},
{
"id" : 2470,
"uid" : "irprime=((yk*(1.0+yk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2471],
"rhs" : [2476],
"lexval" : [2481]
}
},
{
"id" : 2471,
"uid" : "irprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2472]
}
},
{
"id" : 2472,
"uid" : "irprime",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2473],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2470],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2471, 2474, 2475]
}
},
{
"id" : 2473,
"uid" : "irprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "irprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "130",
"c" : "19"
},
"references" : {}
},
{
"id" : 2474,
"uid" : "irprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2472]
}
},
{
"id" : 2475,
"uid" : "irprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2472]
}
},
{
"id" : 2476,
"uid" : "((yk*(1.0+yk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2477]
}
},
{
"id" : 2477,
"uid" : "(yk*(1.0+yk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [721],
"arg2" : [2478]
}
},
{
"id" : 2478,
"uid" : "(1.0+yk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2479],
"arg2" : [722]
}
},
{
"id" : 2479,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2480]
}
},
{
"id" : 2480,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "505",
"c" : "29"
},
"references" : {}
},
{
"id" : 2481,
"uid" : "irprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "irprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "505",
"c" : "9"
},
"references" : {}
},
{
"id" : 2482,
"uid" : "sqrt_irprime=(sqrt(irprime));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2483],
"rhs" : [2486],
"lexval" : [2489]
}
},
{
"id" : 2483,
"uid" : "sqrt_irprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2484]
}
},
{
"id" : 2484,
"uid" : "sqrt_irprime",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2485],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2482],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2483]
}
},
{
"id" : 2485,
"uid" : "sqrt_irprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_irprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "161",
"c" : "28"
},
"references" : {}
},
{
"id" : 2486,
"uid" : "(sqrt(irprime))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2487]
}
},
{
"id" : 2487,
"uid" : "sqrt(irprime)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "44"
},
"references" : {
"lexval" : [2488],
"definition" : [],
"arguments" : [2474]
}
},
{
"id" : 2488,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "506",
"c" : "25"
},
"references" : {}
},
{
"id" : 2489,
"uid" : "sqrt_irprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_irprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "506",
"c" : "9"
},
"references" : {}
},
{
"id" : 2490,
"uid" : "dirprime_dv=(yk);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2491],
"rhs" : [2495],
"lexval" : [2496]
}
},
{
"id" : 2491,
"uid" : "dirprime_dv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2492]
}
},
{
"id" : 2492,
"uid" : "dirprime_dv",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2493],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2490],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2491, 2494]
}
},
{
"id" : 2493,
"uid" : "dirprime_dv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dirprime_dv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "162",
"c" : "26"
},
"references" : {}
},
{
"id" : 2494,
"uid" : "dirprime_dv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2492]
}
},
{
"id" : 2495,
"uid" : "(yk)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [723]
}
},
{
"id" : 2496,
"uid" : "dirprime_dv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dirprime_dv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "507",
"c" : "9"
},
"references" : {}
},
{
"id" : 2497,
"uid" : "deltaL=((Lc_LAMBDA*ln((1.0+((Vds-Vip)/Lc_UCRIT)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2498],
"rhs" : [2502],
"lexval" : [2511]
}
},
{
"id" : 2498,
"uid" : "deltaL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2499]
}
},
{
"id" : 2499,
"uid" : "deltaL",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2500],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2497],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2498, 2501]
}
},
{
"id" : 2500,
"uid" : "deltaL",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaL",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "132",
"c" : "10"
},
"references" : {}
},
{
"id" : 2501,
"uid" : "deltaL",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2499]
}
},
{
"id" : 2502,
"uid" : "((Lc_LAMBDA*ln((1.0+((Vds-Vip)/Lc_UCRIT)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2503]
}
},
{
"id" : 2503,
"uid" : "(Lc_LAMBDA*ln((1.0+((Vds-Vip)/Lc_UCRIT))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1402],
"arg2" : [2504]
}
},
{
"id" : 2504,
"uid" : "ln((1.0+((Vds-Vip)/Lc_UCRIT)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "45"
},
"references" : {
"lexval" : [2505],
"definition" : [],
"arguments" : [2506]
}
},
{
"id" : 2505,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "510",
"c" : "28"
},
"references" : {}
},
{
"id" : 2506,
"uid" : "(1.0+((Vds-Vip)/Lc_UCRIT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2507],
"arg2" : [2509]
}
},
{
"id" : 2507,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2508]
}
},
{
"id" : 2508,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "510",
"c" : "31"
},
"references" : {}
},
{
"id" : 2509,
"uid" : "((Vds-Vip)/Lc_UCRIT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2510],
"arg2" : [1769]
}
},
{
"id" : 2510,
"uid" : "(Vds-Vip)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2200],
"arg2" : [2257]
}
},
{
"id" : 2511,
"uid" : "deltaL",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "deltaL",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "510",
"c" : "9"
},
"references" : {}
},
{
"id" : 2512,
"uid" : "Lprime=(((Leff-deltaL)+((Vds+Vip)*inv_UCRIT)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2513],
"rhs" : [2519],
"lexval" : [2524]
}
},
{
"id" : 2513,
"uid" : "Lprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2514]
}
},
{
"id" : 2514,
"uid" : "Lprime",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2515],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2512],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2513, 2516, 2517, 2518]
}
},
{
"id" : 2515,
"uid" : "Lprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "185",
"c" : "32"
},
"references" : {}
},
{
"id" : 2516,
"uid" : "Lprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2514]
}
},
{
"id" : 2517,
"uid" : "Lprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2514]
}
},
{
"id" : 2518,
"uid" : "Lprime",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2514]
}
},
{
"id" : 2519,
"uid" : "(((Leff-deltaL)+((Vds+Vip)*inv_UCRIT)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2520]
}
},
{
"id" : 2520,
"uid" : "((Leff-deltaL)+((Vds+Vip)*inv_UCRIT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2521],
"arg2" : [2522]
}
},
{
"id" : 2521,
"uid" : "(Leff-deltaL)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [294],
"arg2" : [2501]
}
},
{
"id" : 2522,
"uid" : "((Vds+Vip)*inv_UCRIT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2523],
"arg2" : [1756]
}
},
{
"id" : 2523,
"uid" : "(Vds+Vip)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2201],
"arg2" : [2258]
}
},
{
"id" : 2524,
"uid" : "Lprime",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lprime",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "511",
"c" : "9"
},
"references" : {}
},
{
"id" : 2525,
"uid" : "Lmin=((0.1*Leff));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2526],
"rhs" : [2531],
"lexval" : [2535]
}
},
{
"id" : 2526,
"uid" : "Lmin",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2527]
}
},
{
"id" : 2527,
"uid" : "Lmin",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2528],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2525],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2526, 2529, 2530]
}
},
{
"id" : 2528,
"uid" : "Lmin",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lmin",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "185",
"c" : "26"
},
"references" : {}
},
{
"id" : 2529,
"uid" : "Lmin",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2527]
}
},
{
"id" : 2530,
"uid" : "Lmin",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2527]
}
},
{
"id" : 2531,
"uid" : "((0.1*Leff))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2532]
}
},
{
"id" : 2532,
"uid" : "(0.1*Leff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2533],
"arg2" : [295]
}
},
{
"id" : 2533,
"uid" : "0.1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2534]
}
},
{
"id" : 2534,
"uid" : "0.1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "512",
"c" : "16"
},
"references" : {}
},
{
"id" : 2535,
"uid" : "Lmin",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lmin",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "512",
"c" : "9"
},
"references" : {}
},
{
"id" : 2536,
"uid" : "sqrt_Lprime_Lmin=(sqrt(((Lprime*Lprime)+(Lmin*Lmin))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2537],
"rhs" : [2542],
"lexval" : [2548]
}
},
{
"id" : 2537,
"uid" : "sqrt_Lprime_Lmin",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2538]
}
},
{
"id" : 2538,
"uid" : "sqrt_Lprime_Lmin",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2539],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2536],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2537, 2540, 2541]
}
},
{
"id" : 2539,
"uid" : "sqrt_Lprime_Lmin",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_Lprime_Lmin",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "149",
"c" : "10"
},
"references" : {}
},
{
"id" : 2540,
"uid" : "sqrt_Lprime_Lmin",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2538]
}
},
{
"id" : 2541,
"uid" : "sqrt_Lprime_Lmin",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2538]
}
},
{
"id" : 2542,
"uid" : "(sqrt(((Lprime*Lprime)+(Lmin*Lmin))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2543]
}
},
{
"id" : 2543,
"uid" : "sqrt(((Lprime*Lprime)+(Lmin*Lmin)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "46"
},
"references" : {
"lexval" : [2544],
"definition" : [],
"arguments" : [2545]
}
},
{
"id" : 2544,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "513",
"c" : "28"
},
"references" : {}
},
{
"id" : 2545,
"uid" : "((Lprime*Lprime)+(Lmin*Lmin))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2546],
"arg2" : [2547]
}
},
{
"id" : 2546,
"uid" : "(Lprime*Lprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2516],
"arg2" : [2517]
}
},
{
"id" : 2547,
"uid" : "(Lmin*Lmin)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2529],
"arg2" : [2530]
}
},
{
"id" : 2548,
"uid" : "sqrt_Lprime_Lmin",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_Lprime_Lmin",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "513",
"c" : "9"
},
"references" : {}
},
{
"id" : 2549,
"uid" : "Leq=((0.5*(Lprime+sqrt_Lprime_Lmin)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2550],
"rhs" : [2555],
"lexval" : [2560]
}
},
{
"id" : 2550,
"uid" : "Leq",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2551]
}
},
{
"id" : 2551,
"uid" : "Leq",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2552],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2549],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2550, 2553, 2554]
}
},
{
"id" : 2552,
"uid" : "Leq",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Leq",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "132",
"c" : "18"
},
"references" : {}
},
{
"id" : 2553,
"uid" : "Leq",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2551]
}
},
{
"id" : 2554,
"uid" : "Leq",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2551]
}
},
{
"id" : 2555,
"uid" : "((0.5*(Lprime+sqrt_Lprime_Lmin)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2556]
}
},
{
"id" : 2556,
"uid" : "(0.5*(Lprime+sqrt_Lprime_Lmin))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2557],
"arg2" : [2559]
}
},
{
"id" : 2557,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2558]
}
},
{
"id" : 2558,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "514",
"c" : "15"
},
"references" : {}
},
{
"id" : 2559,
"uid" : "(Lprime+sqrt_Lprime_Lmin)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2518],
"arg2" : [2540]
}
},
{
"id" : 2560,
"uid" : "Leq",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Leq",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "514",
"c" : "9"
},
"references" : {}
},
{
"id" : 2561,
"uid" : "tmp1=(((VP-VD)*inv_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [595],
"rhs" : [2562],
"lexval" : [2565]
}
},
{
"id" : 2562,
"uid" : "(((VP-VD)*inv_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2563]
}
},
{
"id" : 2563,
"uid" : "((VP-VD)*inv_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2564],
"arg2" : [1529]
}
},
{
"id" : 2564,
"uid" : "(VP-VD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1324],
"arg2" : [1105]
}
},
{
"id" : 2565,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "519",
"c" : "9"
},
"references" : {}
},
{
"id" : 2566,
"uid" : "if(((tmp1>(-0.35)))) begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2567],
"then" : [2572],
"else" : [2615]
}
},
{
"id" : 2567,
"uid" : "((tmp1>(-0.35)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2568]
}
},
{
"id" : 2568,
"uid" : "(tmp1>(-0.35))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [596],
"arg2" : [2569]
}
},
{
"id" : 2569,
"uid" : "(-0.35)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2570]
}
},
{
"id" : 2570,
"uid" : "0.35",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2571]
}
},
{
"id" : 2571,
"uid" : "0.35",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.35",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "520",
"c" : "21"
},
"references" : {}
},
{
"id" : 2572,
"uid" : "begin :\nz0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2573],
"block" : [4],
"item" : [2574, 2589, 2602],
"variable" : []
}
},
{
"id" : 2573,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "520",
"c" : "27"
},
"references" : {}
},
{
"id" : 2574,
"uid" : "z0=((2.0/((1.3+tmp1)-ln((tmp1+1.6)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [1971],
"rhs" : [2575],
"lexval" : [2588]
}
},
{
"id" : 2575,
"uid" : "((2.0/((1.3+tmp1)-ln((tmp1+1.6)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2576]
}
},
{
"id" : 2576,
"uid" : "(2.0/((1.3+tmp1)-ln((tmp1+1.6))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2577],
"arg2" : [2579]
}
},
{
"id" : 2577,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2578]
}
},
{
"id" : 2578,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "521",
"c" : "19"
},
"references" : {}
},
{
"id" : 2579,
"uid" : "((1.3+tmp1)-ln((tmp1+1.6)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2580],
"arg2" : [2583]
}
},
{
"id" : 2580,
"uid" : "(1.3+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2581],
"arg2" : [597]
}
},
{
"id" : 2581,
"uid" : "1.3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2582]
}
},
{
"id" : 2582,
"uid" : "1.3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "521",
"c" : "24"
},
"references" : {}
},
{
"id" : 2583,
"uid" : "ln((tmp1+1.6))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "47"
},
"references" : {
"lexval" : [2584],
"definition" : [],
"arguments" : [2585]
}
},
{
"id" : 2584,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "521",
"c" : "37"
},
"references" : {}
},
{
"id" : 2585,
"uid" : "(tmp1+1.6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [598],
"arg2" : [2586]
}
},
{
"id" : 2586,
"uid" : "1.6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2587]
}
},
{
"id" : 2587,
"uid" : "1.6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "521",
"c" : "47"
},
"references" : {}
},
{
"id" : 2588,
"uid" : "z0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "z0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "521",
"c" : "13"
},
"references" : {}
},
{
"id" : 2589,
"uid" : "zk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2019],
"rhs" : [2590],
"lexval" : [2601]
}
},
{
"id" : 2590,
"uid" : "(((2.0+z0)/((1.0+tmp1)+ln(z0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2591]
}
},
{
"id" : 2591,
"uid" : "((2.0+z0)/((1.0+tmp1)+ln(z0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2592],
"arg2" : [2595]
}
},
{
"id" : 2592,
"uid" : "(2.0+z0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2593],
"arg2" : [1972]
}
},
{
"id" : 2593,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2594]
}
},
{
"id" : 2594,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "522",
"c" : "20"
},
"references" : {}
},
{
"id" : 2595,
"uid" : "((1.0+tmp1)+ln(z0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2596],
"arg2" : [2599]
}
},
{
"id" : 2596,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2597],
"arg2" : [599]
}
},
{
"id" : 2597,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2598]
}
},
{
"id" : 2598,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "522",
"c" : "31"
},
"references" : {}
},
{
"id" : 2599,
"uid" : "ln(z0)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "48"
},
"references" : {
"lexval" : [2600],
"definition" : [],
"arguments" : [1973]
}
},
{
"id" : 2600,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "522",
"c" : "44"
},
"references" : {}
},
{
"id" : 2601,
"uid" : "zk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "zk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "522",
"c" : "13"
},
"references" : {}
},
{
"id" : 2602,
"uid" : "yk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [724],
"rhs" : [2603],
"lexval" : [2614]
}
},
{
"id" : 2603,
"uid" : "((((1.0+tmp1)+ln(zk))/(2.0+zk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2604]
}
},
{
"id" : 2604,
"uid" : "(((1.0+tmp1)+ln(zk))/(2.0+zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2605],
"arg2" : [2611]
}
},
{
"id" : 2605,
"uid" : "((1.0+tmp1)+ln(zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2606],
"arg2" : [2609]
}
},
{
"id" : 2606,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2607],
"arg2" : [600]
}
},
{
"id" : 2607,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2608]
}
},
{
"id" : 2608,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "523",
"c" : "20"
},
"references" : {}
},
{
"id" : 2609,
"uid" : "ln(zk)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "49"
},
"references" : {
"lexval" : [2610],
"definition" : [],
"arguments" : [2020]
}
},
{
"id" : 2610,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "523",
"c" : "33"
},
"references" : {}
},
{
"id" : 2611,
"uid" : "(2.0+zk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2612],
"arg2" : [2021]
}
},
{
"id" : 2612,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2613]
}
},
{
"id" : 2613,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "523",
"c" : "42"
},
"references" : {}
},
{
"id" : 2614,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "523",
"c" : "13"
},
"references" : {}
},
{
"id" : 2615,
"uid" : "begin :\nif(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\nend\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2616],
"block" : [4],
"item" : [2617],
"variable" : []
}
},
{
"id" : 2616,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "524",
"c" : "18"
},
"references" : {}
},
{
"id" : 2617,
"uid" : "if(((tmp1>(-15.0)))) begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n else begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2618],
"then" : [2623],
"else" : [2638]
}
},
{
"id" : 2618,
"uid" : "((tmp1>(-15.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2619]
}
},
{
"id" : 2619,
"uid" : "(tmp1>(-15.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [601],
"arg2" : [2620]
}
},
{
"id" : 2620,
"uid" : "(-15.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2621]
}
},
{
"id" : 2621,
"uid" : "15.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2622]
}
},
{
"id" : 2622,
"uid" : "15.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "15.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "525",
"c" : "25"
},
"references" : {}
},
{
"id" : 2623,
"uid" : "begin :\nz0=((1.55+exp((-tmp1))));\nzk=(((2.0+z0)/((1.0+tmp1)+ln(z0))));\nyk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2624],
"block" : [2615],
"item" : [1950, 1994, 2625],
"variable" : []
}
},
{
"id" : 2624,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "525",
"c" : "31"
},
"references" : {}
},
{
"id" : 2625,
"uid" : "yk=((((1.0+tmp1)+ln(zk))/(2.0+zk)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [725],
"rhs" : [2626],
"lexval" : [2637]
}
},
{
"id" : 2626,
"uid" : "((((1.0+tmp1)+ln(zk))/(2.0+zk)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2627]
}
},
{
"id" : 2627,
"uid" : "(((1.0+tmp1)+ln(zk))/(2.0+zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2628],
"arg2" : [2634]
}
},
{
"id" : 2628,
"uid" : "((1.0+tmp1)+ln(zk))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2629],
"arg2" : [2632]
}
},
{
"id" : 2629,
"uid" : "(1.0+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2630],
"arg2" : [604]
}
},
{
"id" : 2630,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2631]
}
},
{
"id" : 2631,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "528",
"c" : "24"
},
"references" : {}
},
{
"id" : 2632,
"uid" : "ln(zk)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "52"
},
"references" : {
"lexval" : [2633],
"definition" : [],
"arguments" : [2022]
}
},
{
"id" : 2633,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "528",
"c" : "37"
},
"references" : {}
},
{
"id" : 2634,
"uid" : "(2.0+zk)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2635],
"arg2" : [2023]
}
},
{
"id" : 2635,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2636]
}
},
{
"id" : 2636,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "528",
"c" : "46"
},
"references" : {}
},
{
"id" : 2637,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "528",
"c" : "17"
},
"references" : {}
},
{
"id" : 2638,
"uid" : "begin :\nif(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\nend\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2639],
"block" : [2615],
"item" : [2640],
"variable" : []
}
},
{
"id" : 2639,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "529",
"c" : "22"
},
"references" : {}
},
{
"id" : 2640,
"uid" : "if(((tmp1>(-23.0)))) begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n else begin :\nyk=((exp(tmp1)+1E-64));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2641],
"then" : [2646],
"else" : [2660]
}
},
{
"id" : 2641,
"uid" : "((tmp1>(-23.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2642]
}
},
{
"id" : 2642,
"uid" : "(tmp1>(-23.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [605],
"arg2" : [2643]
}
},
{
"id" : 2643,
"uid" : "(-23.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2644]
}
},
{
"id" : 2644,
"uid" : "23.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2645]
}
},
{
"id" : 2645,
"uid" : "23.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "23.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "530",
"c" : "29"
},
"references" : {}
},
{
"id" : 2646,
"uid" : "begin :\nyk=((1.0/(2.0+exp((-tmp1)))));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2647],
"block" : [2638],
"item" : [2648],
"variable" : []
}
},
{
"id" : 2647,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "530",
"c" : "35"
},
"references" : {}
},
{
"id" : 2648,
"uid" : "yk=((1.0/(2.0+exp((-tmp1)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [726],
"rhs" : [2649],
"lexval" : [2659]
}
},
{
"id" : 2649,
"uid" : "((1.0/(2.0+exp((-tmp1)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2650]
}
},
{
"id" : 2650,
"uid" : "(1.0/(2.0+exp((-tmp1))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2651],
"arg2" : [2653]
}
},
{
"id" : 2651,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2652]
}
},
{
"id" : 2652,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "531",
"c" : "27"
},
"references" : {}
},
{
"id" : 2653,
"uid" : "(2.0+exp((-tmp1)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2654],
"arg2" : [2656]
}
},
{
"id" : 2654,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2655]
}
},
{
"id" : 2655,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "531",
"c" : "32"
},
"references" : {}
},
{
"id" : 2656,
"uid" : "exp((-tmp1))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "53"
},
"references" : {
"lexval" : [2657],
"definition" : [],
"arguments" : [2658]
}
},
{
"id" : 2657,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "531",
"c" : "38"
},
"references" : {}
},
{
"id" : 2658,
"uid" : "(-tmp1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [606]
}
},
{
"id" : 2659,
"uid" : "yk",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "yk",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "531",
"c" : "21"
},
"references" : {}
},
{
"id" : 2660,
"uid" : "begin :\nyk=((exp(tmp1)+1E-64));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2661],
"block" : [2638],
"item" : [702],
"variable" : []
}
},
{
"id" : 2661,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "532",
"c" : "26"
},
"references" : {}
},
{
"id" : 2662,
"uid" : "sqrt_ir=(sqrt(ir));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2663],
"rhs" : [2666],
"lexval" : [2669]
}
},
{
"id" : 2663,
"uid" : "sqrt_ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2664]
}
},
{
"id" : 2664,
"uid" : "sqrt_ir",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2665],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2662],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2663]
}
},
{
"id" : 2665,
"uid" : "sqrt_ir",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_ir",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "161",
"c" : "19"
},
"references" : {}
},
{
"id" : 2666,
"uid" : "(sqrt(ir))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2667]
}
},
{
"id" : 2667,
"uid" : "sqrt(ir)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "55"
},
"references" : {
"lexval" : [2668],
"definition" : [],
"arguments" : [783]
}
},
{
"id" : 2668,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "538",
"c" : "19"
},
"references" : {}
},
{
"id" : 2669,
"uid" : "sqrt_ir",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_ir",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "538",
"c" : "9"
},
"references" : {}
},
{
"id" : 2670,
"uid" : "dir_dv=(yk);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2671],
"rhs" : [2675],
"lexval" : [2676]
}
},
{
"id" : 2671,
"uid" : "dir_dv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2672]
}
},
{
"id" : 2672,
"uid" : "dir_dv",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2673],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2670],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2671, 2674]
}
},
{
"id" : 2673,
"uid" : "dir_dv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dir_dv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "162",
"c" : "18"
},
"references" : {}
},
{
"id" : 2674,
"uid" : "dir_dv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2672]
}
},
{
"id" : 2675,
"uid" : "(yk)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [729]
}
},
{
"id" : 2676,
"uid" : "dir_dv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dir_dv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "539",
"c" : "9"
},
"references" : {}
},
{
"id" : 2677,
"uid" : "sif_sir_2=(((sif+sir)*(sif+sir)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2678],
"rhs" : [2684],
"lexval" : [2688]
}
},
{
"id" : 2678,
"uid" : "sif_sir_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2679]
}
},
{
"id" : 2679,
"uid" : "sif_sir_2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2680],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2677],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2678, 2681, 2682, 2683]
}
},
{
"id" : 2680,
"uid" : "sif_sir_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sif_sir_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "165",
"c" : "10"
},
"references" : {}
},
{
"id" : 2681,
"uid" : "sif_sir_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2679]
}
},
{
"id" : 2682,
"uid" : "sif_sir_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2679]
}
},
{
"id" : 2683,
"uid" : "sif_sir_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2679]
}
},
{
"id" : 2684,
"uid" : "(((sif+sir)*(sif+sir)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2685]
}
},
{
"id" : 2685,
"uid" : "((sif+sir)*(sif+sir))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2686],
"arg2" : [2687]
}
},
{
"id" : 2686,
"uid" : "(sif+sir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [744],
"arg2" : [790]
}
},
{
"id" : 2687,
"uid" : "(sif+sir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [745],
"arg2" : [791]
}
},
{
"id" : 2688,
"uid" : "sif_sir_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sif_sir_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "544",
"c" : "9"
},
"references" : {}
},
{
"id" : 2689,
"uid" : "VP_PHI_eps=(((VP+PHI_T)+1.0e-6));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2690],
"rhs" : [2696],
"lexval" : [2701]
}
},
{
"id" : 2690,
"uid" : "VP_PHI_eps",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2691]
}
},
{
"id" : 2691,
"uid" : "VP_PHI_eps",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2692],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2689],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2690, 2693, 2694, 2695]
}
},
{
"id" : 2692,
"uid" : "VP_PHI_eps",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VP_PHI_eps",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "168",
"c" : "10"
},
"references" : {}
},
{
"id" : 2693,
"uid" : "VP_PHI_eps",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2691]
}
},
{
"id" : 2694,
"uid" : "VP_PHI_eps",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2691]
}
},
{
"id" : 2695,
"uid" : "VP_PHI_eps",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2691]
}
},
{
"id" : 2696,
"uid" : "(((VP+PHI_T)+1.0e-6))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2697]
}
},
{
"id" : 2697,
"uid" : "((VP+PHI_T)+1.0e-6)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2698],
"arg2" : [2699]
}
},
{
"id" : 2698,
"uid" : "(VP+PHI_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1325],
"arg2" : [871]
}
},
{
"id" : 2699,
"uid" : "1.0e-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2700]
}
},
{
"id" : 2700,
"uid" : "1.0e-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "545",
"c" : "31"
},
"references" : {}
},
{
"id" : 2701,
"uid" : "VP_PHI_eps",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "VP_PHI_eps",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "545",
"c" : "9"
},
"references" : {}
},
{
"id" : 2702,
"uid" : "sqrt_PHI_VP_2=((2.0*sqrt(VP_PHI_eps)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2703],
"rhs" : [2710],
"lexval" : [2716]
}
},
{
"id" : 2703,
"uid" : "sqrt_PHI_VP_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2704]
}
},
{
"id" : 2704,
"uid" : "sqrt_PHI_VP_2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2705],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2702],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2703, 2706, 2707, 2708, 2709]
}
},
{
"id" : 2705,
"uid" : "sqrt_PHI_VP_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VP_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "168",
"c" : "22"
},
"references" : {}
},
{
"id" : 2706,
"uid" : "sqrt_PHI_VP_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2704]
}
},
{
"id" : 2707,
"uid" : "sqrt_PHI_VP_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2704]
}
},
{
"id" : 2708,
"uid" : "sqrt_PHI_VP_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2704]
}
},
{
"id" : 2709,
"uid" : "sqrt_PHI_VP_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2704]
}
},
{
"id" : 2710,
"uid" : "((2.0*sqrt(VP_PHI_eps)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2711]
}
},
{
"id" : 2711,
"uid" : "(2.0*sqrt(VP_PHI_eps))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2712],
"arg2" : [2714]
}
},
{
"id" : 2712,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2713]
}
},
{
"id" : 2713,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "546",
"c" : "25"
},
"references" : {}
},
{
"id" : 2714,
"uid" : "sqrt(VP_PHI_eps)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "58"
},
"references" : {
"lexval" : [2715],
"definition" : [],
"arguments" : [2693]
}
},
{
"id" : 2715,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "546",
"c" : "29"
},
"references" : {}
},
{
"id" : 2716,
"uid" : "sqrt_PHI_VP_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VP_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "546",
"c" : "9"
},
"references" : {}
},
{
"id" : 2717,
"uid" : "n_1=((GAMMA_S/sqrt_PHI_VP_2));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2718],
"rhs" : [2728],
"lexval" : [2730]
}
},
{
"id" : 2718,
"uid" : "n_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2719]
}
},
{
"id" : 2719,
"uid" : "n_1",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2720],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2717],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2718, 2721, 2722, 2723, 2724, 2725, 2726, 2727]
}
},
{
"id" : 2720,
"uid" : "n_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "n_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "169",
"c" : "20"
},
"references" : {}
},
{
"id" : 2721,
"uid" : "n_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2719]
}
},
{
"id" : 2722,
"uid" : "n_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2719]
}
},
{
"id" : 2723,
"uid" : "n_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2719]
}
},
{
"id" : 2724,
"uid" : "n_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2719]
}
},
{
"id" : 2725,
"uid" : "n_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2719]
}
},
{
"id" : 2726,
"uid" : "n_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2719]
}
},
{
"id" : 2727,
"uid" : "n_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2719]
}
},
{
"id" : 2728,
"uid" : "((GAMMA_S/sqrt_PHI_VP_2))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2729]
}
},
{
"id" : 2729,
"uid" : "(GAMMA_S/sqrt_PHI_VP_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [931],
"arg2" : [2706]
}
},
{
"id" : 2730,
"uid" : "n_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "n_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "547",
"c" : "9"
},
"references" : {}
},
{
"id" : 2731,
"uid" : "n_1_n=((GAMMA_S/(sqrt_PHI_VP_2+GAMMA_S)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2732],
"rhs" : [2739],
"lexval" : [2742]
}
},
{
"id" : 2732,
"uid" : "n_1_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2733]
}
},
{
"id" : 2733,
"uid" : "n_1_n",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2734],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2731],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2732, 2735, 2736, 2737, 2738]
}
},
{
"id" : 2734,
"uid" : "n_1_n",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "n_1_n",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "169",
"c" : "25"
},
"references" : {}
},
{
"id" : 2735,
"uid" : "n_1_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2733]
}
},
{
"id" : 2736,
"uid" : "n_1_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2733]
}
},
{
"id" : 2737,
"uid" : "n_1_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2733]
}
},
{
"id" : 2738,
"uid" : "n_1_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2733]
}
},
{
"id" : 2739,
"uid" : "((GAMMA_S/(sqrt_PHI_VP_2+GAMMA_S)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2740]
}
},
{
"id" : 2740,
"uid" : "(GAMMA_S/(sqrt_PHI_VP_2+GAMMA_S))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [932],
"arg2" : [2741]
}
},
{
"id" : 2741,
"uid" : "(sqrt_PHI_VP_2+GAMMA_S)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2707],
"arg2" : [933]
}
},
{
"id" : 2742,
"uid" : "n_1_n",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "n_1_n",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "548",
"c" : "9"
},
"references" : {}
},
{
"id" : 2743,
"uid" : "qi=((((-(1.0+n_1))*Vt)*((((0.66666666+0.66666666)*((sir2+(sir*sif))+sif2))/(sif+sir))-1.0)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2744],
"rhs" : [2754],
"lexval" : [2775]
}
},
{
"id" : 2744,
"uid" : "qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2745]
}
},
{
"id" : 2745,
"uid" : "qi",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2746],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2743],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2744, 2747, 2748, 2749, 2750, 2751, 2752, 2753]
}
},
{
"id" : 2746,
"uid" : "qi",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "qi",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "166",
"c" : "10"
},
"references" : {}
},
{
"id" : 2747,
"uid" : "qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2745]
}
},
{
"id" : 2748,
"uid" : "qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2745]
}
},
{
"id" : 2749,
"uid" : "qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2745]
}
},
{
"id" : 2750,
"uid" : "qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2745]
}
},
{
"id" : 2751,
"uid" : "qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2745]
}
},
{
"id" : 2752,
"uid" : "qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2745]
}
},
{
"id" : 2753,
"uid" : "qi",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2745]
}
},
{
"id" : 2754,
"uid" : "((((-(1.0+n_1))*Vt)*((((0.66666666+0.66666666)*((sir2+(sir*sif))+sif2))/(sif+sir))-1.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2755]
}
},
{
"id" : 2755,
"uid" : "(((-(1.0+n_1))*Vt)*((((0.66666666+0.66666666)*((sir2+(sir*sif))+sif2))/(sif+sir))-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2756],
"arg2" : [2761]
}
},
{
"id" : 2756,
"uid" : "((-(1.0+n_1))*Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2757],
"arg2" : [844]
}
},
{
"id" : 2757,
"uid" : "(-(1.0+n_1))",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2758]
}
},
{
"id" : 2758,
"uid" : "(1.0+n_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2759],
"arg2" : [2721]
}
},
{
"id" : 2759,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2760]
}
},
{
"id" : 2760,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "550",
"c" : "16"
},
"references" : {}
},
{
"id" : 2761,
"uid" : "((((0.66666666+0.66666666)*((sir2+(sir*sif))+sif2))/(sif+sir))-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2762],
"arg2" : [2773]
}
},
{
"id" : 2762,
"uid" : "(((0.66666666+0.66666666)*((sir2+(sir*sif))+sif2))/(sif+sir))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2763],
"arg2" : [2772]
}
},
{
"id" : 2763,
"uid" : "((0.66666666+0.66666666)*((sir2+(sir*sif))+sif2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2764],
"arg2" : [2769]
}
},
{
"id" : 2764,
"uid" : "(0.66666666+0.66666666)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2765],
"arg2" : [2767]
}
},
{
"id" : 2765,
"uid" : "0.66666666",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2766]
}
},
{
"id" : 2766,
"uid" : "0.66666666",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.66666666",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "550",
"c" : "30"
},
"references" : {}
},
{
"id" : 2767,
"uid" : "0.66666666",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2768]
}
},
{
"id" : 2768,
"uid" : "0.66666666",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.66666666",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "550",
"c" : "41"
},
"references" : {}
},
{
"id" : 2769,
"uid" : "((sir2+(sir*sif))+sif2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2770],
"arg2" : [739]
}
},
{
"id" : 2770,
"uid" : "(sir2+(sir*sif))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [785],
"arg2" : [2771]
}
},
{
"id" : 2771,
"uid" : "(sir*sif)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [792],
"arg2" : [746]
}
},
{
"id" : 2772,
"uid" : "(sif+sir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [747],
"arg2" : [793]
}
},
{
"id" : 2773,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2774]
}
},
{
"id" : 2774,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "551",
"c" : "45"
},
"references" : {}
},
{
"id" : 2775,
"uid" : "qi",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "qi",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "550",
"c" : "9"
},
"references" : {}
},
{
"id" : 2776,
"uid" : "qb=(((((-0.5)*GAMMA_S)*sqrt_PHI_VP_2)-(n_1_n*qi)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2777],
"rhs" : [2783],
"lexval" : [2791]
}
},
{
"id" : 2777,
"uid" : "qb",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2778]
}
},
{
"id" : 2778,
"uid" : "qb",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2779],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2776],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2777, 2780, 2781, 2782]
}
},
{
"id" : 2779,
"uid" : "qb",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "qb",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "166",
"c" : "14"
},
"references" : {}
},
{
"id" : 2780,
"uid" : "qb",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2778]
}
},
{
"id" : 2781,
"uid" : "qb",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2778]
}
},
{
"id" : 2782,
"uid" : "qb",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2778]
}
},
{
"id" : 2783,
"uid" : "(((((-0.5)*GAMMA_S)*sqrt_PHI_VP_2)-(n_1_n*qi)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2784]
}
},
{
"id" : 2784,
"uid" : "((((-0.5)*GAMMA_S)*sqrt_PHI_VP_2)-(n_1_n*qi))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2785],
"arg2" : [2790]
}
},
{
"id" : 2785,
"uid" : "(((-0.5)*GAMMA_S)*sqrt_PHI_VP_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2786],
"arg2" : [2708]
}
},
{
"id" : 2786,
"uid" : "((-0.5)*GAMMA_S)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2787],
"arg2" : [934]
}
},
{
"id" : 2787,
"uid" : "(-0.5)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2788]
}
},
{
"id" : 2788,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2789]
}
},
{
"id" : 2789,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "553",
"c" : "15"
},
"references" : {}
},
{
"id" : 2790,
"uid" : "(n_1_n*qi)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2735],
"arg2" : [2747]
}
},
{
"id" : 2791,
"uid" : "qb",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "qb",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "553",
"c" : "9"
},
"references" : {}
},
{
"id" : 2792,
"uid" : "if(((E0==0.0))) begin :\nsqrt_VP_Vt=(sqrt(((VP*VP)+Vt_Vt_2)));\nVPprime=((0.5*(VP+sqrt_VP_Vt)));\nTHETA_VP_1=((1.0+(THETA*VPprime)));\nbeta=((KP_Weff/(Leq*THETA_VP_1)));end\n else begin :\nif((((qb+(eta_qi*qi))>0.0))) E0_Q_1=((1.0+(T0*(qb+(eta_qi*qi))))); else E0_Q_1=((1.0-(T0*(qb+(eta_qi*qi)))));\nT0_GAMMA_1=((1.0+(T0*GAMMA_sqrt_PHI)));\nbeta=(((KP_Weff*T0_GAMMA_1)/(Leq*E0_Q_1)));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2793],
"then" : [2797],
"else" : [2842]
}
},
{
"id" : 2793,
"uid" : "((E0==0.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2794]
}
},
{
"id" : 2794,
"uid" : "(E0==0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [1461],
"arg2" : [2795]
}
},
{
"id" : 2795,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2796]
}
},
{
"id" : 2796,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "554",
"c" : "19"
},
"references" : {}
},
{
"id" : 2797,
"uid" : "begin :\nsqrt_VP_Vt=(sqrt(((VP*VP)+Vt_Vt_2)));\nVPprime=((0.5*(VP+sqrt_VP_Vt)));\nTHETA_VP_1=((1.0+(THETA*VPprime)));\nbeta=((KP_Weff/(Leq*THETA_VP_1)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2798],
"block" : [4],
"item" : [1334, 85, 61, 2799],
"variable" : []
}
},
{
"id" : 2798,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "554",
"c" : "24"
},
"references" : {}
},
{
"id" : 2799,
"uid" : "beta=((KP_Weff/(Leq*THETA_VP_1)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2800],
"rhs" : [2838],
"lexval" : [2841]
}
},
{
"id" : 2800,
"uid" : "beta",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2801]
}
},
{
"id" : 2801,
"uid" : "beta",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [2802],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2803],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2800, 2804, 2836, 2837]
}
},
{
"id" : 2802,
"uid" : "beta",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "beta",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "133",
"c" : "10"
},
"references" : {}
},
{
"id" : 2803,
"uid" : "beta=(((KP_Weff*T0_GAMMA_1)/(Leq*E0_Q_1)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2804],
"rhs" : [2805],
"lexval" : [2835]
}
},
{
"id" : 2804,
"uid" : "beta",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2801]
}
},
{
"id" : 2805,
"uid" : "(((KP_Weff*T0_GAMMA_1)/(Leq*E0_Q_1)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2806]
}
},
{
"id" : 2806,
"uid" : "((KP_Weff*T0_GAMMA_1)/(Leq*E0_Q_1))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2807],
"arg2" : [2819]
}
},
{
"id" : 2807,
"uid" : "(KP_Weff*T0_GAMMA_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1854],
"arg2" : [2808]
}
},
{
"id" : 2808,
"uid" : "T0_GAMMA_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2809]
}
},
{
"id" : 2809,
"uid" : "T0_GAMMA_1",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2810],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2811],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2812, 2808]
}
},
{
"id" : 2810,
"uid" : "T0_GAMMA_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T0_GAMMA_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "185",
"c" : "40"
},
"references" : {}
},
{
"id" : 2811,
"uid" : "T0_GAMMA_1=((1.0+(T0*GAMMA_sqrt_PHI)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2812],
"rhs" : [2813],
"lexval" : [2818]
}
},
{
"id" : 2812,
"uid" : "T0_GAMMA_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2809]
}
},
{
"id" : 2813,
"uid" : "((1.0+(T0*GAMMA_sqrt_PHI)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2814]
}
},
{
"id" : 2814,
"uid" : "(1.0+(T0*GAMMA_sqrt_PHI))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2815],
"arg2" : [2817]
}
},
{
"id" : 2815,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2816]
}
},
{
"id" : 2816,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "576",
"c" : "28"
},
"references" : {}
},
{
"id" : 2817,
"uid" : "(T0*GAMMA_sqrt_PHI)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1450],
"arg2" : [949]
}
},
{
"id" : 2818,
"uid" : "T0_GAMMA_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "T0_GAMMA_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "576",
"c" : "15"
},
"references" : {}
},
{
"id" : 2819,
"uid" : "(Leq*E0_Q_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2554],
"arg2" : [2820]
}
},
{
"id" : 2820,
"uid" : "E0_Q_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2821]
}
},
{
"id" : 2821,
"uid" : "E0_Q_1",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [2822],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2823],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2833, 2824, 2820, 2834]
}
},
{
"id" : 2822,
"uid" : "E0_Q_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "E0_Q_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "145",
"c" : "10"
},
"references" : {}
},
{
"id" : 2823,
"uid" : "E0_Q_1=((1.0-(T0*(qb+(eta_qi*qi)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2824],
"rhs" : [2825],
"lexval" : [2832]
}
},
{
"id" : 2824,
"uid" : "E0_Q_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2821]
}
},
{
"id" : 2825,
"uid" : "((1.0-(T0*(qb+(eta_qi*qi)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2826]
}
},
{
"id" : 2826,
"uid" : "(1.0-(T0*(qb+(eta_qi*qi))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2827],
"arg2" : [2829]
}
},
{
"id" : 2827,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2828]
}
},
{
"id" : 2828,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "575",
"c" : "28"
},
"references" : {}
},
{
"id" : 2829,
"uid" : "(T0*(qb+(eta_qi*qi)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1449],
"arg2" : [2830]
}
},
{
"id" : 2830,
"uid" : "(qb+(eta_qi*qi))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2782],
"arg2" : [2831]
}
},
{
"id" : 2831,
"uid" : "(eta_qi*qi)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1470],
"arg2" : [2750]
}
},
{
"id" : 2832,
"uid" : "E0_Q_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "E0_Q_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "575",
"c" : "19"
},
"references" : {}
},
{
"id" : 2833,
"uid" : "E0_Q_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2821]
}
},
{
"id" : 2834,
"uid" : "E0_Q_1",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2821]
}
},
{
"id" : 2835,
"uid" : "beta",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "beta",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "577",
"c" : "15"
},
"references" : {}
},
{
"id" : 2836,
"uid" : "beta",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2801]
}
},
{
"id" : 2837,
"uid" : "beta",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2801]
}
},
{
"id" : 2838,
"uid" : "((KP_Weff/(Leq*THETA_VP_1)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2839]
}
},
{
"id" : 2839,
"uid" : "(KP_Weff/(Leq*THETA_VP_1))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1853],
"arg2" : [2840]
}
},
{
"id" : 2840,
"uid" : "(Leq*THETA_VP_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2553],
"arg2" : [1357]
}
},
{
"id" : 2841,
"uid" : "beta",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "beta",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "565",
"c" : "14"
},
"references" : {}
},
{
"id" : 2842,
"uid" : "begin :\nif((((qb+(eta_qi*qi))>0.0))) E0_Q_1=((1.0+(T0*(qb+(eta_qi*qi))))); else E0_Q_1=((1.0-(T0*(qb+(eta_qi*qi)))));\nT0_GAMMA_1=((1.0+(T0*GAMMA_sqrt_PHI)));\nbeta=(((KP_Weff*T0_GAMMA_1)/(Leq*E0_Q_1)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [2843],
"block" : [4],
"item" : [2844, 2811, 2803],
"variable" : []
}
},
{
"id" : 2843,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "567",
"c" : "14"
},
"references" : {}
},
{
"id" : 2844,
"uid" : "if((((qb+(eta_qi*qi))>0.0))) E0_Q_1=((1.0+(T0*(qb+(eta_qi*qi))))); else E0_Q_1=((1.0-(T0*(qb+(eta_qi*qi)))));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [2845],
"then" : [2851],
"else" : [2823]
}
},
{
"id" : 2845,
"uid" : "(((qb+(eta_qi*qi))>0.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2846]
}
},
{
"id" : 2846,
"uid" : "((qb+(eta_qi*qi))>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [2847],
"arg2" : [2849]
}
},
{
"id" : 2847,
"uid" : "(qb+(eta_qi*qi))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2780],
"arg2" : [2848]
}
},
{
"id" : 2848,
"uid" : "(eta_qi*qi)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1468],
"arg2" : [2748]
}
},
{
"id" : 2849,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2850]
}
},
{
"id" : 2850,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "572",
"c" : "38"
},
"references" : {}
},
{
"id" : 2851,
"uid" : "E0_Q_1=((1.0+(T0*(qb+(eta_qi*qi)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2833],
"rhs" : [2852],
"lexval" : [2859]
}
},
{
"id" : 2852,
"uid" : "((1.0+(T0*(qb+(eta_qi*qi)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2853]
}
},
{
"id" : 2853,
"uid" : "(1.0+(T0*(qb+(eta_qi*qi))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2854],
"arg2" : [2856]
}
},
{
"id" : 2854,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2855]
}
},
{
"id" : 2855,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "573",
"c" : "28"
},
"references" : {}
},
{
"id" : 2856,
"uid" : "(T0*(qb+(eta_qi*qi)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1448],
"arg2" : [2857]
}
},
{
"id" : 2857,
"uid" : "(qb+(eta_qi*qi))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2781],
"arg2" : [2858]
}
},
{
"id" : 2858,
"uid" : "(eta_qi*qi)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1469],
"arg2" : [2749]
}
},
{
"id" : 2859,
"uid" : "E0_Q_1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "E0_Q_1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "573",
"c" : "19"
},
"references" : {}
},
{
"id" : 2860,
"uid" : "sqrt_PHI_VP=(sqrt(((PHI_T+VP)+Vt_4)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2861],
"rhs" : [2866],
"lexval" : [2871]
}
},
{
"id" : 2861,
"uid" : "sqrt_PHI_VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2862]
}
},
{
"id" : 2862,
"uid" : "sqrt_PHI_VP",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2863],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2860],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2861, 2864, 2865]
}
},
{
"id" : 2863,
"uid" : "sqrt_PHI_VP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "155",
"c" : "10"
},
"references" : {}
},
{
"id" : 2864,
"uid" : "sqrt_PHI_VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2862]
}
},
{
"id" : 2865,
"uid" : "sqrt_PHI_VP",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2862]
}
},
{
"id" : 2866,
"uid" : "(sqrt(((PHI_T+VP)+Vt_4)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2867]
}
},
{
"id" : 2867,
"uid" : "sqrt(((PHI_T+VP)+Vt_4))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "60"
},
"references" : {
"lexval" : [2868],
"definition" : [],
"arguments" : [2869]
}
},
{
"id" : 2868,
"uid" : "sqrt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "581",
"c" : "23"
},
"references" : {}
},
{
"id" : 2869,
"uid" : "((PHI_T+VP)+Vt_4)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2870],
"arg2" : [1551]
}
},
{
"id" : 2870,
"uid" : "(PHI_T+VP)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [872],
"arg2" : [1328]
}
},
{
"id" : 2871,
"uid" : "sqrt_PHI_VP",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VP",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "581",
"c" : "9"
},
"references" : {}
},
{
"id" : 2872,
"uid" : "n=((1.0+(GAMMA_S/(2.0*sqrt_PHI_VP))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2873],
"rhs" : [2878],
"lexval" : [2886]
}
},
{
"id" : 2873,
"uid" : "n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2874]
}
},
{
"id" : 2874,
"uid" : "n",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2875],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2872],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2873, 2876, 2877]
}
},
{
"id" : 2875,
"uid" : "n",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "n",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "134",
"c" : "10"
},
"references" : {}
},
{
"id" : 2876,
"uid" : "n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2874]
}
},
{
"id" : 2877,
"uid" : "n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2874]
}
},
{
"id" : 2878,
"uid" : "((1.0+(GAMMA_S/(2.0*sqrt_PHI_VP))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2879]
}
},
{
"id" : 2879,
"uid" : "(1.0+(GAMMA_S/(2.0*sqrt_PHI_VP)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2880],
"arg2" : [2882]
}
},
{
"id" : 2880,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2881]
}
},
{
"id" : 2881,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "582",
"c" : "13"
},
"references" : {}
},
{
"id" : 2882,
"uid" : "(GAMMA_S/(2.0*sqrt_PHI_VP))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [935],
"arg2" : [2883]
}
},
{
"id" : 2883,
"uid" : "(2.0*sqrt_PHI_VP)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2884],
"arg2" : [2864]
}
},
{
"id" : 2884,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2885]
}
},
{
"id" : 2885,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "582",
"c" : "28"
},
"references" : {}
},
{
"id" : 2886,
"uid" : "n",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "n",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "582",
"c" : "9"
},
"references" : {}
},
{
"id" : 2887,
"uid" : "if_ir=((if_-irprime));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2888],
"rhs" : [2895],
"lexval" : [2897]
}
},
{
"id" : 2888,
"uid" : "if_ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2889]
}
},
{
"id" : 2889,
"uid" : "if_ir",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2890],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2887],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2888, 2891, 2892, 2893, 2894]
}
},
{
"id" : 2890,
"uid" : "if_ir",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "if_ir",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "160",
"c" : "10"
},
"references" : {}
},
{
"id" : 2891,
"uid" : "if_ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2889]
}
},
{
"id" : 2892,
"uid" : "if_ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2889]
}
},
{
"id" : 2893,
"uid" : "if_ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2889]
}
},
{
"id" : 2894,
"uid" : "if_ir",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2889]
}
},
{
"id" : 2895,
"uid" : "((if_-irprime))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2896]
}
},
{
"id" : 2896,
"uid" : "(if_-irprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [736],
"arg2" : [2475]
}
},
{
"id" : 2897,
"uid" : "if_ir",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "if_ir",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "584",
"c" : "9"
},
"references" : {}
},
{
"id" : 2898,
"uid" : "Ispec=(((Vt_Vt_2*n)*beta));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2899],
"rhs" : [2906],
"lexval" : [2909]
}
},
{
"id" : 2899,
"uid" : "Ispec",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2900]
}
},
{
"id" : 2900,
"uid" : "Ispec",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2901],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2898],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2899, 2902, 2903, 2904, 2905]
}
},
{
"id" : 2901,
"uid" : "Ispec",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Ispec",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "135",
"c" : "10"
},
"references" : {}
},
{
"id" : 2902,
"uid" : "Ispec",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2900]
}
},
{
"id" : 2903,
"uid" : "Ispec",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2900]
}
},
{
"id" : 2904,
"uid" : "Ispec",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2900]
}
},
{
"id" : 2905,
"uid" : "Ispec",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2900]
}
},
{
"id" : 2906,
"uid" : "(((Vt_Vt_2*n)*beta))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2907]
}
},
{
"id" : 2907,
"uid" : "((Vt_Vt_2*n)*beta)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2908],
"arg2" : [2836]
}
},
{
"id" : 2908,
"uid" : "(Vt_Vt_2*n)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1349],
"arg2" : [2876]
}
},
{
"id" : 2909,
"uid" : "Ispec",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Ispec",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "585",
"c" : "9"
},
"references" : {}
},
{
"id" : 2910,
"uid" : "Id=((Ispec*if_ir));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2911],
"rhs" : [2922],
"lexval" : [2924]
}
},
{
"id" : 2911,
"uid" : "Id",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2912]
}
},
{
"id" : 2912,
"uid" : "Id",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [2913],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2914],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2911, 2918, 2915, 2920, 2921]
}
},
{
"id" : 2913,
"uid" : "Id",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Id",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "183",
"c" : "22"
},
"references" : {}
},
{
"id" : 2914,
"uid" : "Id=((Id*tmp1));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2915],
"rhs" : [2916],
"lexval" : [2919]
}
},
{
"id" : 2915,
"uid" : "Id",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2912]
}
},
{
"id" : 2916,
"uid" : "((Id*tmp1))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2917]
}
},
{
"id" : 2917,
"uid" : "(Id*tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2918],
"arg2" : [671]
}
},
{
"id" : 2918,
"uid" : "Id",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2912]
}
},
{
"id" : 2919,
"uid" : "Id",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Id",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "712",
"c" : "9"
},
"references" : {}
},
{
"id" : 2920,
"uid" : "Id",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2912]
}
},
{
"id" : 2921,
"uid" : "Id",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2912]
}
},
{
"id" : 2922,
"uid" : "((Ispec*if_ir))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2923]
}
},
{
"id" : 2923,
"uid" : "(Ispec*if_ir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2902],
"arg2" : [2891]
}
},
{
"id" : 2924,
"uid" : "Id",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Id",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "586",
"c" : "9"
},
"references" : {}
},
{
"id" : 2925,
"uid" : "Von=((VTO_S+(GAMMAprime*(sqrt_PHI_VS-sqrt_PHI))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2926],
"rhs" : [2929],
"lexval" : [2933]
}
},
{
"id" : 2926,
"uid" : "Von",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2927]
}
},
{
"id" : 2927,
"uid" : "Von",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2928],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2925],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2926]
}
},
{
"id" : 2928,
"uid" : "Von",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Von",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "183",
"c" : "10"
},
"references" : {}
},
{
"id" : 2929,
"uid" : "((VTO_S+(GAMMAprime*(sqrt_PHI_VS-sqrt_PHI))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2930]
}
},
{
"id" : 2930,
"uid" : "(VTO_S+(GAMMAprime*(sqrt_PHI_VS-sqrt_PHI)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [409],
"arg2" : [2931]
}
},
{
"id" : 2931,
"uid" : "(GAMMAprime*(sqrt_PHI_VS-sqrt_PHI))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1293],
"arg2" : [2932]
}
},
{
"id" : 2932,
"uid" : "(sqrt_PHI_VS-sqrt_PHI)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1130],
"arg2" : [947]
}
},
{
"id" : 2933,
"uid" : "Von",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Von",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "589",
"c" : "9"
},
"references" : {}
},
{
"id" : 2934,
"uid" : "Vdsat=((Vt*((2.0*sqrt_if)+4.0)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2935],
"rhs" : [2938],
"lexval" : [2946]
}
},
{
"id" : 2935,
"uid" : "Vdsat",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2936]
}
},
{
"id" : 2936,
"uid" : "Vdsat",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2937],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2934],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2935]
}
},
{
"id" : 2937,
"uid" : "Vdsat",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vdsat",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "183",
"c" : "15"
},
"references" : {}
},
{
"id" : 2938,
"uid" : "((Vt*((2.0*sqrt_if)+4.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2939]
}
},
{
"id" : 2939,
"uid" : "(Vt*((2.0*sqrt_if)+4.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [845],
"arg2" : [2940]
}
},
{
"id" : 2940,
"uid" : "((2.0*sqrt_if)+4.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2941],
"arg2" : [2944]
}
},
{
"id" : 2941,
"uid" : "(2.0*sqrt_if)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2942],
"arg2" : [2133]
}
},
{
"id" : 2942,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2943]
}
},
{
"id" : 2943,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "591",
"c" : "23"
},
"references" : {}
},
{
"id" : 2944,
"uid" : "4.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [2945]
}
},
{
"id" : 2945,
"uid" : "4.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "591",
"c" : "37"
},
"references" : {}
},
{
"id" : 2946,
"uid" : "Vdsat",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vdsat",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "591",
"c" : "9"
},
"references" : {}
},
{
"id" : 2947,
"uid" : "Gn=((beta*abs(qi)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2948],
"rhs" : [2952],
"lexval" : [2956]
}
},
{
"id" : 2948,
"uid" : "Gn",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2949]
}
},
{
"id" : 2949,
"uid" : "Gn",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2950],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2947],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2948, 2951]
}
},
{
"id" : 2950,
"uid" : "Gn",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Gn",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "184",
"c" : "10"
},
"references" : {}
},
{
"id" : 2951,
"uid" : "Gn",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2949]
}
},
{
"id" : 2952,
"uid" : "((beta*abs(qi)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2953]
}
},
{
"id" : 2953,
"uid" : "(beta*abs(qi))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2837],
"arg2" : [2954]
}
},
{
"id" : 2954,
"uid" : "abs(qi)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "61"
},
"references" : {
"lexval" : [2955],
"definition" : [],
"arguments" : [2751]
}
},
{
"id" : 2955,
"uid" : "abs",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "abs",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "593",
"c" : "22"
},
"references" : {}
},
{
"id" : 2956,
"uid" : "Gn",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Gn",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "593",
"c" : "9"
},
"references" : {}
},
{
"id" : 2957,
"uid" : "tmp1=((GAMMAprime/(sqrt_GAMMAstar+sqrt_GAMMAstar)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [608],
"rhs" : [2958],
"lexval" : [2961]
}
},
{
"id" : 2958,
"uid" : "((GAMMAprime/(sqrt_GAMMAstar+sqrt_GAMMAstar)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2959]
}
},
{
"id" : 2959,
"uid" : "(GAMMAprime/(sqrt_GAMMAstar+sqrt_GAMMAstar))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1294],
"arg2" : [2960]
}
},
{
"id" : 2960,
"uid" : "(sqrt_GAMMAstar+sqrt_GAMMAstar)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1287],
"arg2" : [1288]
}
},
{
"id" : 2961,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "600",
"c" : "9"
},
"references" : {}
},
{
"id" : 2962,
"uid" : "tmp2=((VGprime/sqrt_VGstar));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [802],
"rhs" : [2963],
"lexval" : [2965]
}
},
{
"id" : 2963,
"uid" : "((VGprime/sqrt_VGstar))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2964]
}
},
{
"id" : 2964,
"uid" : "(VGprime/sqrt_VGstar)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [996],
"arg2" : [991]
}
},
{
"id" : 2965,
"uid" : "tmp2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "601",
"c" : "9"
},
"references" : {}
},
{
"id" : 2966,
"uid" : "dGAMMAprime_dVD=(((((-LETA_L)*tmp1)*sqrt_PHI_VD)/sqrt_PHI_VD_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2967],
"rhs" : [2971],
"lexval" : [2976]
}
},
{
"id" : 2967,
"uid" : "dGAMMAprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2968]
}
},
{
"id" : 2968,
"uid" : "dGAMMAprime_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2969],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2966],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2967, 2970]
}
},
{
"id" : 2969,
"uid" : "dGAMMAprime_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dGAMMAprime_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "186",
"c" : "27"
},
"references" : {}
},
{
"id" : 2970,
"uid" : "dGAMMAprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2968]
}
},
{
"id" : 2971,
"uid" : "(((((-LETA_L)*tmp1)*sqrt_PHI_VD)/sqrt_PHI_VD_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2972]
}
},
{
"id" : 2972,
"uid" : "((((-LETA_L)*tmp1)*sqrt_PHI_VD)/sqrt_PHI_VD_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2973],
"arg2" : [1165]
}
},
{
"id" : 2973,
"uid" : "(((-LETA_L)*tmp1)*sqrt_PHI_VD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2974],
"arg2" : [1167]
}
},
{
"id" : 2974,
"uid" : "((-LETA_L)*tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2975],
"arg2" : [609]
}
},
{
"id" : 2975,
"uid" : "(-LETA_L)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [1058]
}
},
{
"id" : 2976,
"uid" : "dGAMMAprime_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dGAMMAprime_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "602",
"c" : "9"
},
"references" : {}
},
{
"id" : 2977,
"uid" : "dGAMMAprime_dVS=(((((-LETA_L)*tmp1)*sqrt_PHI_VS)/sqrt_PHI_VS_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2978],
"rhs" : [2982],
"lexval" : [2987]
}
},
{
"id" : 2978,
"uid" : "dGAMMAprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2979]
}
},
{
"id" : 2979,
"uid" : "dGAMMAprime_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2980],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2977],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2978, 2981]
}
},
{
"id" : 2980,
"uid" : "dGAMMAprime_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dGAMMAprime_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "186",
"c" : "61"
},
"references" : {}
},
{
"id" : 2981,
"uid" : "dGAMMAprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2979]
}
},
{
"id" : 2982,
"uid" : "(((((-LETA_L)*tmp1)*sqrt_PHI_VS)/sqrt_PHI_VS_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2983]
}
},
{
"id" : 2983,
"uid" : "((((-LETA_L)*tmp1)*sqrt_PHI_VS)/sqrt_PHI_VS_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2984],
"arg2" : [1128]
}
},
{
"id" : 2984,
"uid" : "(((-LETA_L)*tmp1)*sqrt_PHI_VS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2985],
"arg2" : [1131]
}
},
{
"id" : 2985,
"uid" : "((-LETA_L)*tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2986],
"arg2" : [610]
}
},
{
"id" : 2986,
"uid" : "(-LETA_L)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [1059]
}
},
{
"id" : 2987,
"uid" : "dGAMMAprime_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dGAMMAprime_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "603",
"c" : "9"
},
"references" : {}
},
{
"id" : 2988,
"uid" : "dGAMMAprime_dVG=(((((WETA_W*tmp1)*(big_sqrt_VP0-(0.5*GAMMA_S)))/(big_sqrt_VP0*sqrt_PHI_VP0))*tmp2));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [2989],
"rhs" : [2993],
"lexval" : [3003]
}
},
{
"id" : 2989,
"uid" : "dGAMMAprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2990]
}
},
{
"id" : 2990,
"uid" : "dGAMMAprime_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [2991],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [2988],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [2989, 2992]
}
},
{
"id" : 2991,
"uid" : "dGAMMAprime_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dGAMMAprime_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "186",
"c" : "44"
},
"references" : {}
},
{
"id" : 2992,
"uid" : "dGAMMAprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [2990]
}
},
{
"id" : 2993,
"uid" : "(((((WETA_W*tmp1)*(big_sqrt_VP0-(0.5*GAMMA_S)))/(big_sqrt_VP0*sqrt_PHI_VP0))*tmp2))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [2994]
}
},
{
"id" : 2994,
"uid" : "((((WETA_W*tmp1)*(big_sqrt_VP0-(0.5*GAMMA_S)))/(big_sqrt_VP0*sqrt_PHI_VP0))*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2995],
"arg2" : [803]
}
},
{
"id" : 2995,
"uid" : "(((WETA_W*tmp1)*(big_sqrt_VP0-(0.5*GAMMA_S)))/(big_sqrt_VP0*sqrt_PHI_VP0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2996],
"arg2" : [3002]
}
},
{
"id" : 2996,
"uid" : "((WETA_W*tmp1)*(big_sqrt_VP0-(0.5*GAMMA_S)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2997],
"arg2" : [2998]
}
},
{
"id" : 2997,
"uid" : "(WETA_W*tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1219],
"arg2" : [611]
}
},
{
"id" : 2998,
"uid" : "(big_sqrt_VP0-(0.5*GAMMA_S))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1254],
"arg2" : [2999]
}
},
{
"id" : 2999,
"uid" : "(0.5*GAMMA_S)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3000],
"arg2" : [936]
}
},
{
"id" : 3000,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3001]
}
},
{
"id" : 3001,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "604",
"c" : "58"
},
"references" : {}
},
{
"id" : 3002,
"uid" : "(big_sqrt_VP0*sqrt_PHI_VP0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1255],
"arg2" : [1272]
}
},
{
"id" : 3003,
"uid" : "dGAMMAprime_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dGAMMAprime_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "604",
"c" : "9"
},
"references" : {}
},
{
"id" : 3004,
"uid" : "tmp3=(((VP+PHI_T)/big_sqrt_VP));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3005],
"rhs" : [3031],
"lexval" : [3034]
}
},
{
"id" : 3005,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3006,
"uid" : "tmp3",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "4"
},
"references" : {
"module" : [2],
"lexval" : [3007],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3008],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3005, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3009, 3028, 3029, 3030]
}
},
{
"id" : 3007,
"uid" : "tmp3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "127",
"c" : "22"
},
"references" : {}
},
{
"id" : 3008,
"uid" : "tmp3=((tmp1*(sir+(2.0*sif))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3009],
"rhs" : [3010],
"lexval" : [3016]
}
},
{
"id" : 3009,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3010,
"uid" : "((tmp1*(sir+(2.0*sif))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3011]
}
},
{
"id" : 3011,
"uid" : "(tmp1*(sir+(2.0*sif)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [649],
"arg2" : [3012]
}
},
{
"id" : 3012,
"uid" : "(sir+(2.0*sif))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [794],
"arg2" : [3013]
}
},
{
"id" : 3013,
"uid" : "(2.0*sif)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3014],
"arg2" : [748]
}
},
{
"id" : 3014,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3015]
}
},
{
"id" : 3015,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "673",
"c" : "26"
},
"references" : {}
},
{
"id" : 3016,
"uid" : "tmp3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "673",
"c" : "9"
},
"references" : {}
},
{
"id" : 3017,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3018,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3019,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3020,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3021,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3022,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3023,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3024,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3025,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3026,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3027,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3028,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3029,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3030,
"uid" : "tmp3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3006]
}
},
{
"id" : 3031,
"uid" : "(((VP+PHI_T)/big_sqrt_VP))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3032]
}
},
{
"id" : 3032,
"uid" : "((VP+PHI_T)/big_sqrt_VP)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3033],
"arg2" : [1315]
}
},
{
"id" : 3033,
"uid" : "(VP+PHI_T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1329],
"arg2" : [873]
}
},
{
"id" : 3034,
"uid" : "tmp3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "606",
"c" : "9"
},
"references" : {}
},
{
"id" : 3035,
"uid" : "dVP_dVD=(((-tmp3)*dGAMMAprime_dVD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3036],
"rhs" : [3046],
"lexval" : [3049]
}
},
{
"id" : 3036,
"uid" : "dVP_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3037]
}
},
{
"id" : 3037,
"uid" : "dVP_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3038],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3035],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3036, 3039, 3040, 3041, 3042, 3043, 3044, 3045]
}
},
{
"id" : 3038,
"uid" : "dVP_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVP_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "171",
"c" : "10"
},
"references" : {}
},
{
"id" : 3039,
"uid" : "dVP_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3037]
}
},
{
"id" : 3040,
"uid" : "dVP_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3037]
}
},
{
"id" : 3041,
"uid" : "dVP_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3037]
}
},
{
"id" : 3042,
"uid" : "dVP_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3037]
}
},
{
"id" : 3043,
"uid" : "dVP_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3037]
}
},
{
"id" : 3044,
"uid" : "dVP_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3037]
}
},
{
"id" : 3045,
"uid" : "dVP_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3037]
}
},
{
"id" : 3046,
"uid" : "(((-tmp3)*dGAMMAprime_dVD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3047]
}
},
{
"id" : 3047,
"uid" : "((-tmp3)*dGAMMAprime_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3048],
"arg2" : [2970]
}
},
{
"id" : 3048,
"uid" : "(-tmp3)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3017]
}
},
{
"id" : 3049,
"uid" : "dVP_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVP_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "607",
"c" : "9"
},
"references" : {}
},
{
"id" : 3050,
"uid" : "dVP_dVS=(((-tmp3)*dGAMMAprime_dVS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3051],
"rhs" : [3061],
"lexval" : [3064]
}
},
{
"id" : 3051,
"uid" : "dVP_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3052]
}
},
{
"id" : 3052,
"uid" : "dVP_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3053],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3050],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3051, 3054, 3055, 3056, 3057, 3058, 3059, 3060]
}
},
{
"id" : 3053,
"uid" : "dVP_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVP_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "171",
"c" : "28"
},
"references" : {}
},
{
"id" : 3054,
"uid" : "dVP_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3052]
}
},
{
"id" : 3055,
"uid" : "dVP_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3052]
}
},
{
"id" : 3056,
"uid" : "dVP_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3052]
}
},
{
"id" : 3057,
"uid" : "dVP_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3052]
}
},
{
"id" : 3058,
"uid" : "dVP_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3052]
}
},
{
"id" : 3059,
"uid" : "dVP_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3052]
}
},
{
"id" : 3060,
"uid" : "dVP_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3052]
}
},
{
"id" : 3061,
"uid" : "(((-tmp3)*dGAMMAprime_dVS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3062]
}
},
{
"id" : 3062,
"uid" : "((-tmp3)*dGAMMAprime_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3063],
"arg2" : [2981]
}
},
{
"id" : 3063,
"uid" : "(-tmp3)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3018]
}
},
{
"id" : 3064,
"uid" : "dVP_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVP_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "608",
"c" : "9"
},
"references" : {}
},
{
"id" : 3065,
"uid" : "dVP_dVG=((((-tmp3)*dGAMMAprime_dVG)+((1.0-(GAMMAprime/(big_sqrt_VP+big_sqrt_VP)))*tmp2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3066],
"rhs" : [3076],
"lexval" : [3086]
}
},
{
"id" : 3066,
"uid" : "dVP_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3067]
}
},
{
"id" : 3067,
"uid" : "dVP_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3068],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3065],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3066, 3069, 3070, 3071, 3072, 3073, 3074, 3075]
}
},
{
"id" : 3068,
"uid" : "dVP_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVP_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "171",
"c" : "19"
},
"references" : {}
},
{
"id" : 3069,
"uid" : "dVP_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3067]
}
},
{
"id" : 3070,
"uid" : "dVP_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3067]
}
},
{
"id" : 3071,
"uid" : "dVP_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3067]
}
},
{
"id" : 3072,
"uid" : "dVP_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3067]
}
},
{
"id" : 3073,
"uid" : "dVP_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3067]
}
},
{
"id" : 3074,
"uid" : "dVP_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3067]
}
},
{
"id" : 3075,
"uid" : "dVP_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3067]
}
},
{
"id" : 3076,
"uid" : "((((-tmp3)*dGAMMAprime_dVG)+((1.0-(GAMMAprime/(big_sqrt_VP+big_sqrt_VP)))*tmp2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3077]
}
},
{
"id" : 3077,
"uid" : "(((-tmp3)*dGAMMAprime_dVG)+((1.0-(GAMMAprime/(big_sqrt_VP+big_sqrt_VP)))*tmp2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3078],
"arg2" : [3080]
}
},
{
"id" : 3078,
"uid" : "((-tmp3)*dGAMMAprime_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3079],
"arg2" : [2992]
}
},
{
"id" : 3079,
"uid" : "(-tmp3)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3019]
}
},
{
"id" : 3080,
"uid" : "((1.0-(GAMMAprime/(big_sqrt_VP+big_sqrt_VP)))*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3081],
"arg2" : [804]
}
},
{
"id" : 3081,
"uid" : "(1.0-(GAMMAprime/(big_sqrt_VP+big_sqrt_VP)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3082],
"arg2" : [3084]
}
},
{
"id" : 3082,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3083]
}
},
{
"id" : 3083,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "609",
"c" : "46"
},
"references" : {}
},
{
"id" : 3084,
"uid" : "(GAMMAprime/(big_sqrt_VP+big_sqrt_VP))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1295],
"arg2" : [3085]
}
},
{
"id" : 3085,
"uid" : "(big_sqrt_VP+big_sqrt_VP)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1316],
"arg2" : [1317]
}
},
{
"id" : 3086,
"uid" : "dVP_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVP_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "609",
"c" : "9"
},
"references" : {}
},
{
"id" : 3087,
"uid" : "tmp1=((dif_dv*inv_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [612],
"rhs" : [3088],
"lexval" : [3090]
}
},
{
"id" : 3088,
"uid" : "((dif_dv*inv_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3089]
}
},
{
"id" : 3089,
"uid" : "(dif_dv*inv_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2146],
"arg2" : [1530]
}
},
{
"id" : 3090,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "612",
"c" : "9"
},
"references" : {}
},
{
"id" : 3091,
"uid" : "dif_dVD=((tmp1*dVP_dVD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3092],
"rhs" : [3100],
"lexval" : [3102]
}
},
{
"id" : 3092,
"uid" : "dif_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3093]
}
},
{
"id" : 3093,
"uid" : "dif_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3094],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3091],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3092, 3095, 3096, 3097, 3098, 3099]
}
},
{
"id" : 3094,
"uid" : "dif_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dif_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "172",
"c" : "10"
},
"references" : {}
},
{
"id" : 3095,
"uid" : "dif_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3093]
}
},
{
"id" : 3096,
"uid" : "dif_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3093]
}
},
{
"id" : 3097,
"uid" : "dif_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3093]
}
},
{
"id" : 3098,
"uid" : "dif_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3093]
}
},
{
"id" : 3099,
"uid" : "dif_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3093]
}
},
{
"id" : 3100,
"uid" : "((tmp1*dVP_dVD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3101]
}
},
{
"id" : 3101,
"uid" : "(tmp1*dVP_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [613],
"arg2" : [3039]
}
},
{
"id" : 3102,
"uid" : "dif_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dif_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "613",
"c" : "9"
},
"references" : {}
},
{
"id" : 3103,
"uid" : "dif_dVS=((tmp1*(dVP_dVS-1.0)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3104],
"rhs" : [3112],
"lexval" : [3117]
}
},
{
"id" : 3104,
"uid" : "dif_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3105]
}
},
{
"id" : 3105,
"uid" : "dif_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3106],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3103],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3104, 3107, 3108, 3109, 3110, 3111]
}
},
{
"id" : 3106,
"uid" : "dif_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dif_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "172",
"c" : "19"
},
"references" : {}
},
{
"id" : 3107,
"uid" : "dif_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3105]
}
},
{
"id" : 3108,
"uid" : "dif_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3105]
}
},
{
"id" : 3109,
"uid" : "dif_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3105]
}
},
{
"id" : 3110,
"uid" : "dif_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3105]
}
},
{
"id" : 3111,
"uid" : "dif_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3105]
}
},
{
"id" : 3112,
"uid" : "((tmp1*(dVP_dVS-1.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3113]
}
},
{
"id" : 3113,
"uid" : "(tmp1*(dVP_dVS-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [614],
"arg2" : [3114]
}
},
{
"id" : 3114,
"uid" : "(dVP_dVS-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3054],
"arg2" : [3115]
}
},
{
"id" : 3115,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3116]
}
},
{
"id" : 3116,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "614",
"c" : "35"
},
"references" : {}
},
{
"id" : 3117,
"uid" : "dif_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dif_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "614",
"c" : "9"
},
"references" : {}
},
{
"id" : 3118,
"uid" : "dif_dVG=((tmp1*dVP_dVG));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3119],
"rhs" : [3127],
"lexval" : [3129]
}
},
{
"id" : 3119,
"uid" : "dif_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3120]
}
},
{
"id" : 3120,
"uid" : "dif_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3121],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3118],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3119, 3122, 3123, 3124, 3125, 3126]
}
},
{
"id" : 3121,
"uid" : "dif_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dif_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "172",
"c" : "28"
},
"references" : {}
},
{
"id" : 3122,
"uid" : "dif_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3120]
}
},
{
"id" : 3123,
"uid" : "dif_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3120]
}
},
{
"id" : 3124,
"uid" : "dif_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3120]
}
},
{
"id" : 3125,
"uid" : "dif_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3120]
}
},
{
"id" : 3126,
"uid" : "dif_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3120]
}
},
{
"id" : 3127,
"uid" : "((tmp1*dVP_dVG))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3128]
}
},
{
"id" : 3128,
"uid" : "(tmp1*dVP_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [615],
"arg2" : [3069]
}
},
{
"id" : 3129,
"uid" : "dif_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dif_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "615",
"c" : "9"
},
"references" : {}
},
{
"id" : 3130,
"uid" : "tmp1=((Vt/((4.0*VDSS_sqrt)*sqrt_if)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [616],
"rhs" : [3131],
"lexval" : [3137]
}
},
{
"id" : 3131,
"uid" : "((Vt/((4.0*VDSS_sqrt)*sqrt_if)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3132]
}
},
{
"id" : 3132,
"uid" : "(Vt/((4.0*VDSS_sqrt)*sqrt_if))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [846],
"arg2" : [3133]
}
},
{
"id" : 3133,
"uid" : "((4.0*VDSS_sqrt)*sqrt_if)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3134],
"arg2" : [2134]
}
},
{
"id" : 3134,
"uid" : "(4.0*VDSS_sqrt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3135],
"arg2" : [2163]
}
},
{
"id" : 3135,
"uid" : "4.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3136]
}
},
{
"id" : 3136,
"uid" : "4.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "617",
"c" : "22"
},
"references" : {}
},
{
"id" : 3137,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "617",
"c" : "9"
},
"references" : {}
},
{
"id" : 3138,
"uid" : "dVDSS_dVD=((tmp1*dif_dVD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3139],
"rhs" : [3145],
"lexval" : [3147]
}
},
{
"id" : 3139,
"uid" : "dVDSS_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3140]
}
},
{
"id" : 3140,
"uid" : "dVDSS_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3141],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3138],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3139, 3142, 3143, 3144]
}
},
{
"id" : 3141,
"uid" : "dVDSS_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSS_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "174",
"c" : "10"
},
"references" : {}
},
{
"id" : 3142,
"uid" : "dVDSS_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3140]
}
},
{
"id" : 3143,
"uid" : "dVDSS_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3140]
}
},
{
"id" : 3144,
"uid" : "dVDSS_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3140]
}
},
{
"id" : 3145,
"uid" : "((tmp1*dif_dVD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3146]
}
},
{
"id" : 3146,
"uid" : "(tmp1*dif_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [617],
"arg2" : [3095]
}
},
{
"id" : 3147,
"uid" : "dVDSS_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSS_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "618",
"c" : "9"
},
"references" : {}
},
{
"id" : 3148,
"uid" : "dVDSS_dVS=((tmp1*dif_dVS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3149],
"rhs" : [3155],
"lexval" : [3157]
}
},
{
"id" : 3149,
"uid" : "dVDSS_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3150]
}
},
{
"id" : 3150,
"uid" : "dVDSS_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3151],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3148],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3149, 3152, 3153, 3154]
}
},
{
"id" : 3151,
"uid" : "dVDSS_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSS_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "174",
"c" : "32"
},
"references" : {}
},
{
"id" : 3152,
"uid" : "dVDSS_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3150]
}
},
{
"id" : 3153,
"uid" : "dVDSS_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3150]
}
},
{
"id" : 3154,
"uid" : "dVDSS_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3150]
}
},
{
"id" : 3155,
"uid" : "((tmp1*dif_dVS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3156]
}
},
{
"id" : 3156,
"uid" : "(tmp1*dif_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [618],
"arg2" : [3107]
}
},
{
"id" : 3157,
"uid" : "dVDSS_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSS_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "619",
"c" : "9"
},
"references" : {}
},
{
"id" : 3158,
"uid" : "dVDSS_dVG=((tmp1*dif_dVG));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3159],
"rhs" : [3165],
"lexval" : [3167]
}
},
{
"id" : 3159,
"uid" : "dVDSS_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3160]
}
},
{
"id" : 3160,
"uid" : "dVDSS_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3161],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3158],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3159, 3162, 3163, 3164]
}
},
{
"id" : 3161,
"uid" : "dVDSS_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSS_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "174",
"c" : "21"
},
"references" : {}
},
{
"id" : 3162,
"uid" : "dVDSS_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3160]
}
},
{
"id" : 3163,
"uid" : "dVDSS_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3160]
}
},
{
"id" : 3164,
"uid" : "dVDSS_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3160]
}
},
{
"id" : 3165,
"uid" : "((tmp1*dif_dVG))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3166]
}
},
{
"id" : 3166,
"uid" : "(tmp1*dif_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [619],
"arg2" : [3122]
}
},
{
"id" : 3167,
"uid" : "dVDSS_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSS_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "620",
"c" : "9"
},
"references" : {}
},
{
"id" : 3168,
"uid" : "tmp1=(((Vt_4+Vt_4)*LAMBDA));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [620],
"rhs" : [3169],
"lexval" : [3172]
}
},
{
"id" : 3169,
"uid" : "(((Vt_4+Vt_4)*LAMBDA))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3170]
}
},
{
"id" : 3170,
"uid" : "((Vt_4+Vt_4)*LAMBDA)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3171],
"arg2" : [1420]
}
},
{
"id" : 3171,
"uid" : "(Vt_4+Vt_4)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1552],
"arg2" : [1553]
}
},
{
"id" : 3172,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "622",
"c" : "9"
},
"references" : {}
},
{
"id" : 3173,
"uid" : "tmp2=((Vt/(sqrt_if+sqrt_if)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [805],
"rhs" : [3174],
"lexval" : [3177]
}
},
{
"id" : 3174,
"uid" : "((Vt/(sqrt_if+sqrt_if)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3175]
}
},
{
"id" : 3175,
"uid" : "(Vt/(sqrt_if+sqrt_if))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [847],
"arg2" : [3176]
}
},
{
"id" : 3176,
"uid" : "(sqrt_if+sqrt_if)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [2135],
"arg2" : [2136]
}
},
{
"id" : 3177,
"uid" : "tmp2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "623",
"c" : "9"
},
"references" : {}
},
{
"id" : 3178,
"uid" : "ddeltaV_dVD=((tmp1*((dif_dVD*tmp2)-dVDSS_dVD)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3179],
"rhs" : [3186],
"lexval" : [3190]
}
},
{
"id" : 3179,
"uid" : "ddeltaV_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3180]
}
},
{
"id" : 3180,
"uid" : "ddeltaV_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3181],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3178],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3179, 3182, 3183, 3184, 3185]
}
},
{
"id" : 3181,
"uid" : "ddeltaV_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaV_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "175",
"c" : "10"
},
"references" : {}
},
{
"id" : 3182,
"uid" : "ddeltaV_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3180]
}
},
{
"id" : 3183,
"uid" : "ddeltaV_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3180]
}
},
{
"id" : 3184,
"uid" : "ddeltaV_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3180]
}
},
{
"id" : 3185,
"uid" : "ddeltaV_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3180]
}
},
{
"id" : 3186,
"uid" : "((tmp1*((dif_dVD*tmp2)-dVDSS_dVD)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3187]
}
},
{
"id" : 3187,
"uid" : "(tmp1*((dif_dVD*tmp2)-dVDSS_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [621],
"arg2" : [3188]
}
},
{
"id" : 3188,
"uid" : "((dif_dVD*tmp2)-dVDSS_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3189],
"arg2" : [3142]
}
},
{
"id" : 3189,
"uid" : "(dif_dVD*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3096],
"arg2" : [806]
}
},
{
"id" : 3190,
"uid" : "ddeltaV_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaV_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "624",
"c" : "9"
},
"references" : {}
},
{
"id" : 3191,
"uid" : "ddeltaV_dVS=((tmp1*((dif_dVS*tmp2)-dVDSS_dVS)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3192],
"rhs" : [3199],
"lexval" : [3203]
}
},
{
"id" : 3192,
"uid" : "ddeltaV_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3193]
}
},
{
"id" : 3193,
"uid" : "ddeltaV_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3194],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3191],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3192, 3195, 3196, 3197, 3198]
}
},
{
"id" : 3194,
"uid" : "ddeltaV_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaV_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "175",
"c" : "36"
},
"references" : {}
},
{
"id" : 3195,
"uid" : "ddeltaV_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3193]
}
},
{
"id" : 3196,
"uid" : "ddeltaV_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3193]
}
},
{
"id" : 3197,
"uid" : "ddeltaV_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3193]
}
},
{
"id" : 3198,
"uid" : "ddeltaV_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3193]
}
},
{
"id" : 3199,
"uid" : "((tmp1*((dif_dVS*tmp2)-dVDSS_dVS)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3200]
}
},
{
"id" : 3200,
"uid" : "(tmp1*((dif_dVS*tmp2)-dVDSS_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [622],
"arg2" : [3201]
}
},
{
"id" : 3201,
"uid" : "((dif_dVS*tmp2)-dVDSS_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3202],
"arg2" : [3152]
}
},
{
"id" : 3202,
"uid" : "(dif_dVS*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3108],
"arg2" : [807]
}
},
{
"id" : 3203,
"uid" : "ddeltaV_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaV_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "625",
"c" : "9"
},
"references" : {}
},
{
"id" : 3204,
"uid" : "ddeltaV_dVG=((tmp1*((dif_dVG*tmp2)-dVDSS_dVG)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3205],
"rhs" : [3212],
"lexval" : [3216]
}
},
{
"id" : 3205,
"uid" : "ddeltaV_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3206]
}
},
{
"id" : 3206,
"uid" : "ddeltaV_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3207],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3204],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3205, 3208, 3209, 3210, 3211]
}
},
{
"id" : 3207,
"uid" : "ddeltaV_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaV_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "175",
"c" : "23"
},
"references" : {}
},
{
"id" : 3208,
"uid" : "ddeltaV_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3206]
}
},
{
"id" : 3209,
"uid" : "ddeltaV_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3206]
}
},
{
"id" : 3210,
"uid" : "ddeltaV_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3206]
}
},
{
"id" : 3211,
"uid" : "ddeltaV_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3206]
}
},
{
"id" : 3212,
"uid" : "((tmp1*((dif_dVG*tmp2)-dVDSS_dVG)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3213]
}
},
{
"id" : 3213,
"uid" : "(tmp1*((dif_dVG*tmp2)-dVDSS_dVG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [623],
"arg2" : [3214]
}
},
{
"id" : 3214,
"uid" : "((dif_dVG*tmp2)-dVDSS_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3215],
"arg2" : [3162]
}
},
{
"id" : 3215,
"uid" : "(dif_dVG*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3123],
"arg2" : [808]
}
},
{
"id" : 3216,
"uid" : "ddeltaV_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaV_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "626",
"c" : "9"
},
"references" : {}
},
{
"id" : 3217,
"uid" : "tmp1=((1.0/sqrt_VDSS_deltaV));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [624],
"rhs" : [3218],
"lexval" : [3222]
}
},
{
"id" : 3218,
"uid" : "((1.0/sqrt_VDSS_deltaV))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3219]
}
},
{
"id" : 3219,
"uid" : "(1.0/sqrt_VDSS_deltaV)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3220],
"arg2" : [2232]
}
},
{
"id" : 3220,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3221]
}
},
{
"id" : 3221,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "628",
"c" : "16"
},
"references" : {}
},
{
"id" : 3222,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "628",
"c" : "9"
},
"references" : {}
},
{
"id" : 3223,
"uid" : "tmp2=((1.0/sqrt_Vds_VDSS_deltaV));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [809],
"rhs" : [3224],
"lexval" : [3228]
}
},
{
"id" : 3224,
"uid" : "((1.0/sqrt_Vds_VDSS_deltaV))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3225]
}
},
{
"id" : 3225,
"uid" : "(1.0/sqrt_Vds_VDSS_deltaV)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3226],
"arg2" : [2244]
}
},
{
"id" : 3226,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3227]
}
},
{
"id" : 3227,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "629",
"c" : "16"
},
"references" : {}
},
{
"id" : 3228,
"uid" : "tmp2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "629",
"c" : "9"
},
"references" : {}
},
{
"id" : 3229,
"uid" : "tmp3=((Vds-VDSS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3020],
"rhs" : [3230],
"lexval" : [3232]
}
},
{
"id" : 3230,
"uid" : "((Vds-VDSS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3231]
}
},
{
"id" : 3231,
"uid" : "(Vds-VDSS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2202],
"arg2" : [2181]
}
},
{
"id" : 3232,
"uid" : "tmp3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "630",
"c" : "9"
},
"references" : {}
},
{
"id" : 3233,
"uid" : "dVip_dVD=(((((VDSS*dVDSS_dVD)+ddeltaV_dVD)*tmp1)-(((tmp3*(0.5-dVDSS_dVD))+ddeltaV_dVD)*tmp2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3234],
"rhs" : [3239],
"lexval" : [3250]
}
},
{
"id" : 3234,
"uid" : "dVip_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3235]
}
},
{
"id" : 3235,
"uid" : "dVip_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3236],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3233],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3234, 3237, 3238]
}
},
{
"id" : 3236,
"uid" : "dVip_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVip_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "176",
"c" : "10"
},
"references" : {}
},
{
"id" : 3237,
"uid" : "dVip_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3235]
}
},
{
"id" : 3238,
"uid" : "dVip_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3235]
}
},
{
"id" : 3239,
"uid" : "(((((VDSS*dVDSS_dVD)+ddeltaV_dVD)*tmp1)-(((tmp3*(0.5-dVDSS_dVD))+ddeltaV_dVD)*tmp2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3240]
}
},
{
"id" : 3240,
"uid" : "((((VDSS*dVDSS_dVD)+ddeltaV_dVD)*tmp1)-(((tmp3*(0.5-dVDSS_dVD))+ddeltaV_dVD)*tmp2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3241],
"arg2" : [3244]
}
},
{
"id" : 3241,
"uid" : "(((VDSS*dVDSS_dVD)+ddeltaV_dVD)*tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3242],
"arg2" : [625]
}
},
{
"id" : 3242,
"uid" : "((VDSS*dVDSS_dVD)+ddeltaV_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3243],
"arg2" : [3182]
}
},
{
"id" : 3243,
"uid" : "(VDSS*dVDSS_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2182],
"arg2" : [3143]
}
},
{
"id" : 3244,
"uid" : "(((tmp3*(0.5-dVDSS_dVD))+ddeltaV_dVD)*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3245],
"arg2" : [810]
}
},
{
"id" : 3245,
"uid" : "((tmp3*(0.5-dVDSS_dVD))+ddeltaV_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3246],
"arg2" : [3183]
}
},
{
"id" : 3246,
"uid" : "(tmp3*(0.5-dVDSS_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3021],
"arg2" : [3247]
}
},
{
"id" : 3247,
"uid" : "(0.5-dVDSS_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3248],
"arg2" : [3144]
}
},
{
"id" : 3248,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3249]
}
},
{
"id" : 3249,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "632",
"c" : "22"
},
"references" : {}
},
{
"id" : 3250,
"uid" : "dVip_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVip_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "631",
"c" : "9"
},
"references" : {}
},
{
"id" : 3251,
"uid" : "dVip_dVS=(((((VDSS*dVDSS_dVS)+ddeltaV_dVS)*tmp1)-(((tmp3*((-0.5)-dVDSS_dVS))+ddeltaV_dVS)*tmp2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3252],
"rhs" : [3257],
"lexval" : [3269]
}
},
{
"id" : 3252,
"uid" : "dVip_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3253]
}
},
{
"id" : 3253,
"uid" : "dVip_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3254],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3251],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3252, 3255, 3256]
}
},
{
"id" : 3254,
"uid" : "dVip_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVip_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "176",
"c" : "30"
},
"references" : {}
},
{
"id" : 3255,
"uid" : "dVip_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3253]
}
},
{
"id" : 3256,
"uid" : "dVip_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3253]
}
},
{
"id" : 3257,
"uid" : "(((((VDSS*dVDSS_dVS)+ddeltaV_dVS)*tmp1)-(((tmp3*((-0.5)-dVDSS_dVS))+ddeltaV_dVS)*tmp2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3258]
}
},
{
"id" : 3258,
"uid" : "((((VDSS*dVDSS_dVS)+ddeltaV_dVS)*tmp1)-(((tmp3*((-0.5)-dVDSS_dVS))+ddeltaV_dVS)*tmp2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3259],
"arg2" : [3262]
}
},
{
"id" : 3259,
"uid" : "(((VDSS*dVDSS_dVS)+ddeltaV_dVS)*tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3260],
"arg2" : [626]
}
},
{
"id" : 3260,
"uid" : "((VDSS*dVDSS_dVS)+ddeltaV_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3261],
"arg2" : [3195]
}
},
{
"id" : 3261,
"uid" : "(VDSS*dVDSS_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2183],
"arg2" : [3153]
}
},
{
"id" : 3262,
"uid" : "(((tmp3*((-0.5)-dVDSS_dVS))+ddeltaV_dVS)*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3263],
"arg2" : [811]
}
},
{
"id" : 3263,
"uid" : "((tmp3*((-0.5)-dVDSS_dVS))+ddeltaV_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3264],
"arg2" : [3196]
}
},
{
"id" : 3264,
"uid" : "(tmp3*((-0.5)-dVDSS_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3022],
"arg2" : [3265]
}
},
{
"id" : 3265,
"uid" : "((-0.5)-dVDSS_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3266],
"arg2" : [3154]
}
},
{
"id" : 3266,
"uid" : "(-0.5)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3267]
}
},
{
"id" : 3267,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3268]
}
},
{
"id" : 3268,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "634",
"c" : "23"
},
"references" : {}
},
{
"id" : 3269,
"uid" : "dVip_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVip_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "633",
"c" : "9"
},
"references" : {}
},
{
"id" : 3270,
"uid" : "dVip_dVG=(((((VDSS*dVDSS_dVG)+ddeltaV_dVG)*tmp1)-(((tmp3*(-dVDSS_dVG))+ddeltaV_dVG)*tmp2)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3271],
"rhs" : [3276],
"lexval" : [3285]
}
},
{
"id" : 3271,
"uid" : "dVip_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3272]
}
},
{
"id" : 3272,
"uid" : "dVip_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3273],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3270],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3271, 3274, 3275]
}
},
{
"id" : 3273,
"uid" : "dVip_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVip_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "176",
"c" : "20"
},
"references" : {}
},
{
"id" : 3274,
"uid" : "dVip_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3272]
}
},
{
"id" : 3275,
"uid" : "dVip_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3272]
}
},
{
"id" : 3276,
"uid" : "(((((VDSS*dVDSS_dVG)+ddeltaV_dVG)*tmp1)-(((tmp3*(-dVDSS_dVG))+ddeltaV_dVG)*tmp2)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3277]
}
},
{
"id" : 3277,
"uid" : "((((VDSS*dVDSS_dVG)+ddeltaV_dVG)*tmp1)-(((tmp3*(-dVDSS_dVG))+ddeltaV_dVG)*tmp2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3278],
"arg2" : [3281]
}
},
{
"id" : 3278,
"uid" : "(((VDSS*dVDSS_dVG)+ddeltaV_dVG)*tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3279],
"arg2" : [627]
}
},
{
"id" : 3279,
"uid" : "((VDSS*dVDSS_dVG)+ddeltaV_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3280],
"arg2" : [3208]
}
},
{
"id" : 3280,
"uid" : "(VDSS*dVDSS_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2184],
"arg2" : [3163]
}
},
{
"id" : 3281,
"uid" : "(((tmp3*(-dVDSS_dVG))+ddeltaV_dVG)*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3282],
"arg2" : [812]
}
},
{
"id" : 3282,
"uid" : "((tmp3*(-dVDSS_dVG))+ddeltaV_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3283],
"arg2" : [3209]
}
},
{
"id" : 3283,
"uid" : "(tmp3*(-dVDSS_dVG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3023],
"arg2" : [3284]
}
},
{
"id" : 3284,
"uid" : "(-dVDSS_dVG)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3164]
}
},
{
"id" : 3285,
"uid" : "dVip_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVip_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "635",
"c" : "9"
},
"references" : {}
},
{
"id" : 3286,
"uid" : "tmp1=(((Vt*(sqrt_if-1.5))/((4.0*VDSSprime_sqrt)*if_)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [628],
"rhs" : [3287],
"lexval" : [3297]
}
},
{
"id" : 3287,
"uid" : "(((Vt*(sqrt_if-1.5))/((4.0*VDSSprime_sqrt)*if_)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3288]
}
},
{
"id" : 3288,
"uid" : "((Vt*(sqrt_if-1.5))/((4.0*VDSSprime_sqrt)*if_))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3289],
"arg2" : [3293]
}
},
{
"id" : 3289,
"uid" : "(Vt*(sqrt_if-1.5))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [848],
"arg2" : [3290]
}
},
{
"id" : 3290,
"uid" : "(sqrt_if-1.5)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [2137],
"arg2" : [3291]
}
},
{
"id" : 3291,
"uid" : "1.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3292]
}
},
{
"id" : 3292,
"uid" : "1.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "638",
"c" : "30"
},
"references" : {}
},
{
"id" : 3293,
"uid" : "((4.0*VDSSprime_sqrt)*if_)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3294],
"arg2" : [737]
}
},
{
"id" : 3294,
"uid" : "(4.0*VDSSprime_sqrt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3295],
"arg2" : [2268]
}
},
{
"id" : 3295,
"uid" : "4.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3296]
}
},
{
"id" : 3296,
"uid" : "4.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "638",
"c" : "36"
},
"references" : {}
},
{
"id" : 3297,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "638",
"c" : "9"
},
"references" : {}
},
{
"id" : 3298,
"uid" : "dVDSSprime_dVD=((tmp1*dif_dVD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3299],
"rhs" : [3304],
"lexval" : [3306]
}
},
{
"id" : 3299,
"uid" : "dVDSSprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3300]
}
},
{
"id" : 3300,
"uid" : "dVDSSprime_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3301],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3298],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3299, 3302, 3303]
}
},
{
"id" : 3301,
"uid" : "dVDSSprime_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSSprime_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "177",
"c" : "10"
},
"references" : {}
},
{
"id" : 3302,
"uid" : "dVDSSprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3300]
}
},
{
"id" : 3303,
"uid" : "dVDSSprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3300]
}
},
{
"id" : 3304,
"uid" : "((tmp1*dif_dVD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3305]
}
},
{
"id" : 3305,
"uid" : "(tmp1*dif_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [629],
"arg2" : [3097]
}
},
{
"id" : 3306,
"uid" : "dVDSSprime_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSSprime_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "639",
"c" : "9"
},
"references" : {}
},
{
"id" : 3307,
"uid" : "dVDSSprime_dVS=((tmp1*dif_dVS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3308],
"rhs" : [3313],
"lexval" : [3315]
}
},
{
"id" : 3308,
"uid" : "dVDSSprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3309]
}
},
{
"id" : 3309,
"uid" : "dVDSSprime_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3310],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3307],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3308, 3311, 3312]
}
},
{
"id" : 3310,
"uid" : "dVDSSprime_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSSprime_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "177",
"c" : "42"
},
"references" : {}
},
{
"id" : 3311,
"uid" : "dVDSSprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3309]
}
},
{
"id" : 3312,
"uid" : "dVDSSprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3309]
}
},
{
"id" : 3313,
"uid" : "((tmp1*dif_dVS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3314]
}
},
{
"id" : 3314,
"uid" : "(tmp1*dif_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [630],
"arg2" : [3109]
}
},
{
"id" : 3315,
"uid" : "dVDSSprime_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSSprime_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "640",
"c" : "9"
},
"references" : {}
},
{
"id" : 3316,
"uid" : "dVDSSprime_dVG=((tmp1*dif_dVG));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3317],
"rhs" : [3322],
"lexval" : [3324]
}
},
{
"id" : 3317,
"uid" : "dVDSSprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3318]
}
},
{
"id" : 3318,
"uid" : "dVDSSprime_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3319],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3316],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3317, 3320, 3321]
}
},
{
"id" : 3319,
"uid" : "dVDSSprime_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSSprime_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "177",
"c" : "26"
},
"references" : {}
},
{
"id" : 3320,
"uid" : "dVDSSprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3318]
}
},
{
"id" : 3321,
"uid" : "dVDSSprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3318]
}
},
{
"id" : 3322,
"uid" : "((tmp1*dif_dVG))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3323]
}
},
{
"id" : 3323,
"uid" : "(tmp1*dif_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [631],
"arg2" : [3124]
}
},
{
"id" : 3324,
"uid" : "dVDSSprime_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVDSSprime_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "641",
"c" : "9"
},
"references" : {}
},
{
"id" : 3325,
"uid" : "tmp1=((dirprime_dv*inv_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [632],
"rhs" : [3326],
"lexval" : [3328]
}
},
{
"id" : 3326,
"uid" : "((dirprime_dv*inv_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3327]
}
},
{
"id" : 3327,
"uid" : "(dirprime_dv*inv_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2494],
"arg2" : [1531]
}
},
{
"id" : 3328,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "643",
"c" : "9"
},
"references" : {}
},
{
"id" : 3329,
"uid" : "tmp2=((1.0/sqrt_VDSSprime_deltaV));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [813],
"rhs" : [3330],
"lexval" : [3334]
}
},
{
"id" : 3330,
"uid" : "((1.0/sqrt_VDSSprime_deltaV))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3331]
}
},
{
"id" : 3331,
"uid" : "(1.0/sqrt_VDSSprime_deltaV)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3332],
"arg2" : [2317]
}
},
{
"id" : 3332,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3333]
}
},
{
"id" : 3333,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "644",
"c" : "16"
},
"references" : {}
},
{
"id" : 3334,
"uid" : "tmp2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "644",
"c" : "9"
},
"references" : {}
},
{
"id" : 3335,
"uid" : "tmp3=((1.0/sqrt_Vds_VDSSprime_deltaV));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3024],
"rhs" : [3336],
"lexval" : [3340]
}
},
{
"id" : 3336,
"uid" : "((1.0/sqrt_Vds_VDSSprime_deltaV))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3337]
}
},
{
"id" : 3337,
"uid" : "(1.0/sqrt_Vds_VDSSprime_deltaV)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3338],
"arg2" : [2329]
}
},
{
"id" : 3338,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3339]
}
},
{
"id" : 3339,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "645",
"c" : "16"
},
"references" : {}
},
{
"id" : 3340,
"uid" : "tmp3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "645",
"c" : "9"
},
"references" : {}
},
{
"id" : 3341,
"uid" : "dirprime_dVD=((tmp1*(((dVP_dVD-0.5)-(((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)*tmp2))+(((Vdsprime*(0.5-dVDSSprime_dVD))+ddeltaV_dVD)*tmp3))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3342],
"rhs" : [3346],
"lexval" : [3362]
}
},
{
"id" : 3342,
"uid" : "dirprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3343]
}
},
{
"id" : 3343,
"uid" : "dirprime_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3344],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3341],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3342, 3345]
}
},
{
"id" : 3344,
"uid" : "dirprime_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dirprime_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "178",
"c" : "10"
},
"references" : {}
},
{
"id" : 3345,
"uid" : "dirprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3343]
}
},
{
"id" : 3346,
"uid" : "((tmp1*(((dVP_dVD-0.5)-(((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)*tmp2))+(((Vdsprime*(0.5-dVDSSprime_dVD))+ddeltaV_dVD)*tmp3))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3347]
}
},
{
"id" : 3347,
"uid" : "(tmp1*(((dVP_dVD-0.5)-(((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)*tmp2))+(((Vdsprime*(0.5-dVDSSprime_dVD))+ddeltaV_dVD)*tmp3)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [633],
"arg2" : [3348]
}
},
{
"id" : 3348,
"uid" : "(((dVP_dVD-0.5)-(((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)*tmp2))+(((Vdsprime*(0.5-dVDSSprime_dVD))+ddeltaV_dVD)*tmp3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3349],
"arg2" : [3356]
}
},
{
"id" : 3349,
"uid" : "((dVP_dVD-0.5)-(((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)*tmp2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3350],
"arg2" : [3353]
}
},
{
"id" : 3350,
"uid" : "(dVP_dVD-0.5)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3040],
"arg2" : [3351]
}
},
{
"id" : 3351,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3352]
}
},
{
"id" : 3352,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "646",
"c" : "40"
},
"references" : {}
},
{
"id" : 3353,
"uid" : "(((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3354],
"arg2" : [814]
}
},
{
"id" : 3354,
"uid" : "((VDSSprime*dVDSSprime_dVD)+ddeltaV_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3355],
"arg2" : [3184]
}
},
{
"id" : 3355,
"uid" : "(VDSSprime*dVDSSprime_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2290],
"arg2" : [3302]
}
},
{
"id" : 3356,
"uid" : "(((Vdsprime*(0.5-dVDSSprime_dVD))+ddeltaV_dVD)*tmp3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3357],
"arg2" : [3025]
}
},
{
"id" : 3357,
"uid" : "((Vdsprime*(0.5-dVDSSprime_dVD))+ddeltaV_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3358],
"arg2" : [3185]
}
},
{
"id" : 3358,
"uid" : "(Vdsprime*(0.5-dVDSSprime_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2306],
"arg2" : [3359]
}
},
{
"id" : 3359,
"uid" : "(0.5-dVDSSprime_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3360],
"arg2" : [3303]
}
},
{
"id" : 3360,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3361]
}
},
{
"id" : 3361,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "648",
"c" : "24"
},
"references" : {}
},
{
"id" : 3362,
"uid" : "dirprime_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dirprime_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "646",
"c" : "9"
},
"references" : {}
},
{
"id" : 3363,
"uid" : "dirprime_dVS=((tmp1*(((dVP_dVS-0.5)-(((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)*tmp2))+(((Vdsprime*((-0.5)-dVDSSprime_dVS))+ddeltaV_dVS)*tmp3))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3364],
"rhs" : [3368],
"lexval" : [3385]
}
},
{
"id" : 3364,
"uid" : "dirprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3365]
}
},
{
"id" : 3365,
"uid" : "dirprime_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3366],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3363],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3364, 3367]
}
},
{
"id" : 3366,
"uid" : "dirprime_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dirprime_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "178",
"c" : "38"
},
"references" : {}
},
{
"id" : 3367,
"uid" : "dirprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3365]
}
},
{
"id" : 3368,
"uid" : "((tmp1*(((dVP_dVS-0.5)-(((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)*tmp2))+(((Vdsprime*((-0.5)-dVDSSprime_dVS))+ddeltaV_dVS)*tmp3))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3369]
}
},
{
"id" : 3369,
"uid" : "(tmp1*(((dVP_dVS-0.5)-(((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)*tmp2))+(((Vdsprime*((-0.5)-dVDSSprime_dVS))+ddeltaV_dVS)*tmp3)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [634],
"arg2" : [3370]
}
},
{
"id" : 3370,
"uid" : "(((dVP_dVS-0.5)-(((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)*tmp2))+(((Vdsprime*((-0.5)-dVDSSprime_dVS))+ddeltaV_dVS)*tmp3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3371],
"arg2" : [3378]
}
},
{
"id" : 3371,
"uid" : "((dVP_dVS-0.5)-(((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)*tmp2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3372],
"arg2" : [3375]
}
},
{
"id" : 3372,
"uid" : "(dVP_dVS-0.5)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3055],
"arg2" : [3373]
}
},
{
"id" : 3373,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3374]
}
},
{
"id" : 3374,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "649",
"c" : "40"
},
"references" : {}
},
{
"id" : 3375,
"uid" : "(((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3376],
"arg2" : [815]
}
},
{
"id" : 3376,
"uid" : "((VDSSprime*dVDSSprime_dVS)+ddeltaV_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3377],
"arg2" : [3197]
}
},
{
"id" : 3377,
"uid" : "(VDSSprime*dVDSSprime_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2291],
"arg2" : [3311]
}
},
{
"id" : 3378,
"uid" : "(((Vdsprime*((-0.5)-dVDSSprime_dVS))+ddeltaV_dVS)*tmp3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3379],
"arg2" : [3026]
}
},
{
"id" : 3379,
"uid" : "((Vdsprime*((-0.5)-dVDSSprime_dVS))+ddeltaV_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3380],
"arg2" : [3198]
}
},
{
"id" : 3380,
"uid" : "(Vdsprime*((-0.5)-dVDSSprime_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2307],
"arg2" : [3381]
}
},
{
"id" : 3381,
"uid" : "((-0.5)-dVDSSprime_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3382],
"arg2" : [3312]
}
},
{
"id" : 3382,
"uid" : "(-0.5)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3383]
}
},
{
"id" : 3383,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3384]
}
},
{
"id" : 3384,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "651",
"c" : "25"
},
"references" : {}
},
{
"id" : 3385,
"uid" : "dirprime_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dirprime_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "649",
"c" : "9"
},
"references" : {}
},
{
"id" : 3386,
"uid" : "dirprime_dVG=((tmp1*((dVP_dVG-(((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)*tmp2))+(((Vdsprime*(-dVDSSprime_dVG))+ddeltaV_dVG)*tmp3))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3387],
"rhs" : [3391],
"lexval" : [3402]
}
},
{
"id" : 3387,
"uid" : "dirprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3388]
}
},
{
"id" : 3388,
"uid" : "dirprime_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3389],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3386],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3387, 3390]
}
},
{
"id" : 3389,
"uid" : "dirprime_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dirprime_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "178",
"c" : "24"
},
"references" : {}
},
{
"id" : 3390,
"uid" : "dirprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3388]
}
},
{
"id" : 3391,
"uid" : "((tmp1*((dVP_dVG-(((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)*tmp2))+(((Vdsprime*(-dVDSSprime_dVG))+ddeltaV_dVG)*tmp3))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3392]
}
},
{
"id" : 3392,
"uid" : "(tmp1*((dVP_dVG-(((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)*tmp2))+(((Vdsprime*(-dVDSSprime_dVG))+ddeltaV_dVG)*tmp3)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [635],
"arg2" : [3393]
}
},
{
"id" : 3393,
"uid" : "((dVP_dVG-(((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)*tmp2))+(((Vdsprime*(-dVDSSprime_dVG))+ddeltaV_dVG)*tmp3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3394],
"arg2" : [3398]
}
},
{
"id" : 3394,
"uid" : "(dVP_dVG-(((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)*tmp2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3070],
"arg2" : [3395]
}
},
{
"id" : 3395,
"uid" : "(((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)*tmp2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3396],
"arg2" : [816]
}
},
{
"id" : 3396,
"uid" : "((VDSSprime*dVDSSprime_dVG)+ddeltaV_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3397],
"arg2" : [3210]
}
},
{
"id" : 3397,
"uid" : "(VDSSprime*dVDSSprime_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2292],
"arg2" : [3320]
}
},
{
"id" : 3398,
"uid" : "(((Vdsprime*(-dVDSSprime_dVG))+ddeltaV_dVG)*tmp3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3399],
"arg2" : [3027]
}
},
{
"id" : 3399,
"uid" : "((Vdsprime*(-dVDSSprime_dVG))+ddeltaV_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3400],
"arg2" : [3211]
}
},
{
"id" : 3400,
"uid" : "(Vdsprime*(-dVDSSprime_dVG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2308],
"arg2" : [3401]
}
},
{
"id" : 3401,
"uid" : "(-dVDSSprime_dVG)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3321]
}
},
{
"id" : 3402,
"uid" : "dirprime_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dirprime_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "652",
"c" : "9"
},
"references" : {}
},
{
"id" : 3403,
"uid" : "tmp1=((Lc_LAMBDA/((Lc_UCRIT+Vds)-Vip)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [636],
"rhs" : [3404],
"lexval" : [3408]
}
},
{
"id" : 3404,
"uid" : "((Lc_LAMBDA/((Lc_UCRIT+Vds)-Vip)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3405]
}
},
{
"id" : 3405,
"uid" : "(Lc_LAMBDA/((Lc_UCRIT+Vds)-Vip))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1403],
"arg2" : [3406]
}
},
{
"id" : 3406,
"uid" : "((Lc_UCRIT+Vds)-Vip)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3407],
"arg2" : [2259]
}
},
{
"id" : 3407,
"uid" : "(Lc_UCRIT+Vds)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1770],
"arg2" : [2203]
}
},
{
"id" : 3408,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "657",
"c" : "9"
},
"references" : {}
},
{
"id" : 3409,
"uid" : "ddeltaL_dVD=((tmp1*(0.5-dVip_dVD)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3410],
"rhs" : [3414],
"lexval" : [3419]
}
},
{
"id" : 3410,
"uid" : "ddeltaL_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3411]
}
},
{
"id" : 3411,
"uid" : "ddeltaL_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3412],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3409],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3410, 3413]
}
},
{
"id" : 3412,
"uid" : "ddeltaL_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaL_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "187",
"c" : "52"
},
"references" : {}
},
{
"id" : 3413,
"uid" : "ddeltaL_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3411]
}
},
{
"id" : 3414,
"uid" : "((tmp1*(0.5-dVip_dVD)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3415]
}
},
{
"id" : 3415,
"uid" : "(tmp1*(0.5-dVip_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [637],
"arg2" : [3416]
}
},
{
"id" : 3416,
"uid" : "(0.5-dVip_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3417],
"arg2" : [3237]
}
},
{
"id" : 3417,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3418]
}
},
{
"id" : 3418,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "658",
"c" : "31"
},
"references" : {}
},
{
"id" : 3419,
"uid" : "ddeltaL_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaL_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "658",
"c" : "9"
},
"references" : {}
},
{
"id" : 3420,
"uid" : "ddeltaL_dVS=((tmp1*((-0.5)-dVip_dVS)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3421],
"rhs" : [3425],
"lexval" : [3431]
}
},
{
"id" : 3421,
"uid" : "ddeltaL_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3422]
}
},
{
"id" : 3422,
"uid" : "ddeltaL_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3423],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3420],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3421, 3424]
}
},
{
"id" : 3423,
"uid" : "ddeltaL_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaL_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "188",
"c" : "10"
},
"references" : {}
},
{
"id" : 3424,
"uid" : "ddeltaL_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3422]
}
},
{
"id" : 3425,
"uid" : "((tmp1*((-0.5)-dVip_dVS)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3426]
}
},
{
"id" : 3426,
"uid" : "(tmp1*((-0.5)-dVip_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [638],
"arg2" : [3427]
}
},
{
"id" : 3427,
"uid" : "((-0.5)-dVip_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3428],
"arg2" : [3255]
}
},
{
"id" : 3428,
"uid" : "(-0.5)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3429]
}
},
{
"id" : 3429,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3430]
}
},
{
"id" : 3430,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "659",
"c" : "32"
},
"references" : {}
},
{
"id" : 3431,
"uid" : "ddeltaL_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaL_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "659",
"c" : "9"
},
"references" : {}
},
{
"id" : 3432,
"uid" : "ddeltaL_dVG=(((-tmp1)*dVip_dVG));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3433],
"rhs" : [3437],
"lexval" : [3440]
}
},
{
"id" : 3433,
"uid" : "ddeltaL_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3434]
}
},
{
"id" : 3434,
"uid" : "ddeltaL_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3435],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3432],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3433, 3436]
}
},
{
"id" : 3435,
"uid" : "ddeltaL_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaL_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "187",
"c" : "65"
},
"references" : {}
},
{
"id" : 3436,
"uid" : "ddeltaL_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3434]
}
},
{
"id" : 3437,
"uid" : "(((-tmp1)*dVip_dVG))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3438]
}
},
{
"id" : 3438,
"uid" : "((-tmp1)*dVip_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3439],
"arg2" : [3274]
}
},
{
"id" : 3439,
"uid" : "(-tmp1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [639]
}
},
{
"id" : 3440,
"uid" : "ddeltaL_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddeltaL_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "660",
"c" : "9"
},
"references" : {}
},
{
"id" : 3441,
"uid" : "tmp1=((1.0/sqrt_Lprime_Lmin));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [640],
"rhs" : [3442],
"lexval" : [3446]
}
},
{
"id" : 3442,
"uid" : "((1.0/sqrt_Lprime_Lmin))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3443]
}
},
{
"id" : 3443,
"uid" : "(1.0/sqrt_Lprime_Lmin)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3444],
"arg2" : [2541]
}
},
{
"id" : 3444,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3445]
}
},
{
"id" : 3445,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "662",
"c" : "16"
},
"references" : {}
},
{
"id" : 3446,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "662",
"c" : "9"
},
"references" : {}
},
{
"id" : 3447,
"uid" : "dLeq_dVD=((tmp1*((-ddeltaL_dVD)+((0.5+dVip_dVD)*inv_UCRIT))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3448],
"rhs" : [3453],
"lexval" : [3461]
}
},
{
"id" : 3448,
"uid" : "dLeq_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3449]
}
},
{
"id" : 3449,
"uid" : "dLeq_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3450],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3447],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3448, 3451, 3452]
}
},
{
"id" : 3450,
"uid" : "dLeq_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dLeq_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "179",
"c" : "10"
},
"references" : {}
},
{
"id" : 3451,
"uid" : "dLeq_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3449]
}
},
{
"id" : 3452,
"uid" : "dLeq_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3449]
}
},
{
"id" : 3453,
"uid" : "((tmp1*((-ddeltaL_dVD)+((0.5+dVip_dVD)*inv_UCRIT))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3454]
}
},
{
"id" : 3454,
"uid" : "(tmp1*((-ddeltaL_dVD)+((0.5+dVip_dVD)*inv_UCRIT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [641],
"arg2" : [3455]
}
},
{
"id" : 3455,
"uid" : "((-ddeltaL_dVD)+((0.5+dVip_dVD)*inv_UCRIT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3456],
"arg2" : [3457]
}
},
{
"id" : 3456,
"uid" : "(-ddeltaL_dVD)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3413]
}
},
{
"id" : 3457,
"uid" : "((0.5+dVip_dVD)*inv_UCRIT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3458],
"arg2" : [1757]
}
},
{
"id" : 3458,
"uid" : "(0.5+dVip_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3459],
"arg2" : [3238]
}
},
{
"id" : 3459,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3460]
}
},
{
"id" : 3460,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "663",
"c" : "44"
},
"references" : {}
},
{
"id" : 3461,
"uid" : "dLeq_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dLeq_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "663",
"c" : "9"
},
"references" : {}
},
{
"id" : 3462,
"uid" : "dLeq_dVS=((tmp1*((-ddeltaL_dVS)+(((-0.5)+dVip_dVS)*inv_UCRIT))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3463],
"rhs" : [3468],
"lexval" : [3477]
}
},
{
"id" : 3463,
"uid" : "dLeq_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3464]
}
},
{
"id" : 3464,
"uid" : "dLeq_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3465],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3462],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3463, 3466, 3467]
}
},
{
"id" : 3465,
"uid" : "dLeq_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dLeq_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "179",
"c" : "30"
},
"references" : {}
},
{
"id" : 3466,
"uid" : "dLeq_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3464]
}
},
{
"id" : 3467,
"uid" : "dLeq_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3464]
}
},
{
"id" : 3468,
"uid" : "((tmp1*((-ddeltaL_dVS)+(((-0.5)+dVip_dVS)*inv_UCRIT))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3469]
}
},
{
"id" : 3469,
"uid" : "(tmp1*((-ddeltaL_dVS)+(((-0.5)+dVip_dVS)*inv_UCRIT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [642],
"arg2" : [3470]
}
},
{
"id" : 3470,
"uid" : "((-ddeltaL_dVS)+(((-0.5)+dVip_dVS)*inv_UCRIT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3471],
"arg2" : [3472]
}
},
{
"id" : 3471,
"uid" : "(-ddeltaL_dVS)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3424]
}
},
{
"id" : 3472,
"uid" : "(((-0.5)+dVip_dVS)*inv_UCRIT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3473],
"arg2" : [1758]
}
},
{
"id" : 3473,
"uid" : "((-0.5)+dVip_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3474],
"arg2" : [3256]
}
},
{
"id" : 3474,
"uid" : "(-0.5)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3475]
}
},
{
"id" : 3475,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3476]
}
},
{
"id" : 3476,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "664",
"c" : "45"
},
"references" : {}
},
{
"id" : 3477,
"uid" : "dLeq_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dLeq_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "664",
"c" : "9"
},
"references" : {}
},
{
"id" : 3478,
"uid" : "dLeq_dVG=((tmp1*((-ddeltaL_dVG)+(dVip_dVG*inv_UCRIT))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3479],
"rhs" : [3484],
"lexval" : [3489]
}
},
{
"id" : 3479,
"uid" : "dLeq_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3480]
}
},
{
"id" : 3480,
"uid" : "dLeq_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3481],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3478],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3479, 3482, 3483]
}
},
{
"id" : 3481,
"uid" : "dLeq_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dLeq_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "179",
"c" : "20"
},
"references" : {}
},
{
"id" : 3482,
"uid" : "dLeq_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3480]
}
},
{
"id" : 3483,
"uid" : "dLeq_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3480]
}
},
{
"id" : 3484,
"uid" : "((tmp1*((-ddeltaL_dVG)+(dVip_dVG*inv_UCRIT))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3485]
}
},
{
"id" : 3485,
"uid" : "(tmp1*((-ddeltaL_dVG)+(dVip_dVG*inv_UCRIT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [643],
"arg2" : [3486]
}
},
{
"id" : 3486,
"uid" : "((-ddeltaL_dVG)+(dVip_dVG*inv_UCRIT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3487],
"arg2" : [3488]
}
},
{
"id" : 3487,
"uid" : "(-ddeltaL_dVG)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3436]
}
},
{
"id" : 3488,
"uid" : "(dVip_dVG*inv_UCRIT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3275],
"arg2" : [1759]
}
},
{
"id" : 3489,
"uid" : "dLeq_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dLeq_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "665",
"c" : "9"
},
"references" : {}
},
{
"id" : 3490,
"uid" : "tmp1=((dir_dv*inv_Vt));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [644],
"rhs" : [3491],
"lexval" : [3493]
}
},
{
"id" : 3491,
"uid" : "((dir_dv*inv_Vt))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3492]
}
},
{
"id" : 3492,
"uid" : "(dir_dv*inv_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2674],
"arg2" : [1532]
}
},
{
"id" : 3493,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "667",
"c" : "9"
},
"references" : {}
},
{
"id" : 3494,
"uid" : "dir_dVD=((tmp1*(dVP_dVD-1.0)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3495],
"rhs" : [3499],
"lexval" : [3504]
}
},
{
"id" : 3495,
"uid" : "dir_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3496]
}
},
{
"id" : 3496,
"uid" : "dir_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3497],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3494],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3495, 3498]
}
},
{
"id" : 3497,
"uid" : "dir_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dir_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "173",
"c" : "10"
},
"references" : {}
},
{
"id" : 3498,
"uid" : "dir_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3496]
}
},
{
"id" : 3499,
"uid" : "((tmp1*(dVP_dVD-1.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3500]
}
},
{
"id" : 3500,
"uid" : "(tmp1*(dVP_dVD-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [645],
"arg2" : [3501]
}
},
{
"id" : 3501,
"uid" : "(dVP_dVD-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3041],
"arg2" : [3502]
}
},
{
"id" : 3502,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3503]
}
},
{
"id" : 3503,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "668",
"c" : "35"
},
"references" : {}
},
{
"id" : 3504,
"uid" : "dir_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dir_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "668",
"c" : "9"
},
"references" : {}
},
{
"id" : 3505,
"uid" : "dir_dVS=((tmp1*dVP_dVS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3506],
"rhs" : [3510],
"lexval" : [3512]
}
},
{
"id" : 3506,
"uid" : "dir_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3507]
}
},
{
"id" : 3507,
"uid" : "dir_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3508],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3505],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3506, 3509]
}
},
{
"id" : 3508,
"uid" : "dir_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dir_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "173",
"c" : "19"
},
"references" : {}
},
{
"id" : 3509,
"uid" : "dir_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3507]
}
},
{
"id" : 3510,
"uid" : "((tmp1*dVP_dVS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3511]
}
},
{
"id" : 3511,
"uid" : "(tmp1*dVP_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [646],
"arg2" : [3056]
}
},
{
"id" : 3512,
"uid" : "dir_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dir_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "669",
"c" : "9"
},
"references" : {}
},
{
"id" : 3513,
"uid" : "dir_dVG=((tmp1*dVP_dVG));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3514],
"rhs" : [3518],
"lexval" : [3520]
}
},
{
"id" : 3514,
"uid" : "dir_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3515]
}
},
{
"id" : 3515,
"uid" : "dir_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3516],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3513],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3514, 3517]
}
},
{
"id" : 3516,
"uid" : "dir_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dir_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "173",
"c" : "28"
},
"references" : {}
},
{
"id" : 3517,
"uid" : "dir_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3515]
}
},
{
"id" : 3518,
"uid" : "((tmp1*dVP_dVG))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3519]
}
},
{
"id" : 3519,
"uid" : "(tmp1*dVP_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [647],
"arg2" : [3071]
}
},
{
"id" : 3520,
"uid" : "dir_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dir_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "670",
"c" : "9"
},
"references" : {}
},
{
"id" : 3521,
"uid" : "tmp1=(((((-(1.0+n_1))*Vt)*0.66666666)/sif_sir_2));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [648],
"rhs" : [3522],
"lexval" : [3532]
}
},
{
"id" : 3522,
"uid" : "(((((-(1.0+n_1))*Vt)*0.66666666)/sif_sir_2))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3523]
}
},
{
"id" : 3523,
"uid" : "((((-(1.0+n_1))*Vt)*0.66666666)/sif_sir_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3524],
"arg2" : [2681]
}
},
{
"id" : 3524,
"uid" : "(((-(1.0+n_1))*Vt)*0.66666666)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3525],
"arg2" : [3530]
}
},
{
"id" : 3525,
"uid" : "((-(1.0+n_1))*Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3526],
"arg2" : [849]
}
},
{
"id" : 3526,
"uid" : "(-(1.0+n_1))",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3527]
}
},
{
"id" : 3527,
"uid" : "(1.0+n_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3528],
"arg2" : [2722]
}
},
{
"id" : 3528,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3529]
}
},
{
"id" : 3529,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "671",
"c" : "18"
},
"references" : {}
},
{
"id" : 3530,
"uid" : "0.66666666",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3531]
}
},
{
"id" : 3531,
"uid" : "0.66666666",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.66666666",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "671",
"c" : "30"
},
"references" : {}
},
{
"id" : 3532,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "671",
"c" : "9"
},
"references" : {}
},
{
"id" : 3533,
"uid" : "tmp1=((((-n_1)*qi)/(((2.0+n_1)+n_1)*VP_PHI_eps)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [650],
"rhs" : [3534],
"lexval" : [3543]
}
},
{
"id" : 3534,
"uid" : "((((-n_1)*qi)/(((2.0+n_1)+n_1)*VP_PHI_eps)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3535]
}
},
{
"id" : 3535,
"uid" : "(((-n_1)*qi)/(((2.0+n_1)+n_1)*VP_PHI_eps))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3536],
"arg2" : [3538]
}
},
{
"id" : 3536,
"uid" : "((-n_1)*qi)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3537],
"arg2" : [2752]
}
},
{
"id" : 3537,
"uid" : "(-n_1)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2723]
}
},
{
"id" : 3538,
"uid" : "(((2.0+n_1)+n_1)*VP_PHI_eps)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3539],
"arg2" : [2694]
}
},
{
"id" : 3539,
"uid" : "((2.0+n_1)+n_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3540],
"arg2" : [2725]
}
},
{
"id" : 3540,
"uid" : "(2.0+n_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3541],
"arg2" : [2724]
}
},
{
"id" : 3541,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3542]
}
},
{
"id" : 3542,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "674",
"c" : "26"
},
"references" : {}
},
{
"id" : 3543,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "674",
"c" : "9"
},
"references" : {}
},
{
"id" : 3544,
"uid" : "dQI_dVD=((((tmp1*dVP_dVD)+(tmp2*dif_dVD))+(tmp3*dir_dVD)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3545],
"rhs" : [3550],
"lexval" : [3556]
}
},
{
"id" : 3545,
"uid" : "dQI_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3546]
}
},
{
"id" : 3546,
"uid" : "dQI_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3547],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3544],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3545, 3548, 3549]
}
},
{
"id" : 3547,
"uid" : "dQI_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQI_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "193",
"c" : "10"
},
"references" : {}
},
{
"id" : 3548,
"uid" : "dQI_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3546]
}
},
{
"id" : 3549,
"uid" : "dQI_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3546]
}
},
{
"id" : 3550,
"uid" : "((((tmp1*dVP_dVD)+(tmp2*dif_dVD))+(tmp3*dir_dVD)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3551]
}
},
{
"id" : 3551,
"uid" : "(((tmp1*dVP_dVD)+(tmp2*dif_dVD))+(tmp3*dir_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3552],
"arg2" : [3555]
}
},
{
"id" : 3552,
"uid" : "((tmp1*dVP_dVD)+(tmp2*dif_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3553],
"arg2" : [3554]
}
},
{
"id" : 3553,
"uid" : "(tmp1*dVP_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [651],
"arg2" : [3042]
}
},
{
"id" : 3554,
"uid" : "(tmp2*dif_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [817],
"arg2" : [3098]
}
},
{
"id" : 3555,
"uid" : "(tmp3*dir_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3028],
"arg2" : [3498]
}
},
{
"id" : 3556,
"uid" : "dQI_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQI_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "675",
"c" : "9"
},
"references" : {}
},
{
"id" : 3557,
"uid" : "dQI_dVS=((((tmp1*dVP_dVS)+(tmp2*dif_dVS))+(tmp3*dir_dVS)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3558],
"rhs" : [3563],
"lexval" : [3569]
}
},
{
"id" : 3558,
"uid" : "dQI_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3559]
}
},
{
"id" : 3559,
"uid" : "dQI_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3560],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3557],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3558, 3561, 3562]
}
},
{
"id" : 3560,
"uid" : "dQI_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQI_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "193",
"c" : "19"
},
"references" : {}
},
{
"id" : 3561,
"uid" : "dQI_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3559]
}
},
{
"id" : 3562,
"uid" : "dQI_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3559]
}
},
{
"id" : 3563,
"uid" : "((((tmp1*dVP_dVS)+(tmp2*dif_dVS))+(tmp3*dir_dVS)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3564]
}
},
{
"id" : 3564,
"uid" : "(((tmp1*dVP_dVS)+(tmp2*dif_dVS))+(tmp3*dir_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3565],
"arg2" : [3568]
}
},
{
"id" : 3565,
"uid" : "((tmp1*dVP_dVS)+(tmp2*dif_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3566],
"arg2" : [3567]
}
},
{
"id" : 3566,
"uid" : "(tmp1*dVP_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [652],
"arg2" : [3057]
}
},
{
"id" : 3567,
"uid" : "(tmp2*dif_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [818],
"arg2" : [3110]
}
},
{
"id" : 3568,
"uid" : "(tmp3*dir_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3029],
"arg2" : [3509]
}
},
{
"id" : 3569,
"uid" : "dQI_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQI_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "676",
"c" : "9"
},
"references" : {}
},
{
"id" : 3570,
"uid" : "dQI_dVG=((((tmp1*dVP_dVG)+(tmp2*dif_dVG))+(tmp3*dir_dVG)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3571],
"rhs" : [3576],
"lexval" : [3582]
}
},
{
"id" : 3571,
"uid" : "dQI_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3572]
}
},
{
"id" : 3572,
"uid" : "dQI_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3573],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3570],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3571, 3574, 3575]
}
},
{
"id" : 3573,
"uid" : "dQI_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQI_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "193",
"c" : "28"
},
"references" : {}
},
{
"id" : 3574,
"uid" : "dQI_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3572]
}
},
{
"id" : 3575,
"uid" : "dQI_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3572]
}
},
{
"id" : 3576,
"uid" : "((((tmp1*dVP_dVG)+(tmp2*dif_dVG))+(tmp3*dir_dVG)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3577]
}
},
{
"id" : 3577,
"uid" : "(((tmp1*dVP_dVG)+(tmp2*dif_dVG))+(tmp3*dir_dVG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3578],
"arg2" : [3581]
}
},
{
"id" : 3578,
"uid" : "((tmp1*dVP_dVG)+(tmp2*dif_dVG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3579],
"arg2" : [3580]
}
},
{
"id" : 3579,
"uid" : "(tmp1*dVP_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [653],
"arg2" : [3072]
}
},
{
"id" : 3580,
"uid" : "(tmp2*dif_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [819],
"arg2" : [3125]
}
},
{
"id" : 3581,
"uid" : "(tmp3*dir_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3030],
"arg2" : [3517]
}
},
{
"id" : 3582,
"uid" : "dQI_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQI_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "677",
"c" : "9"
},
"references" : {}
},
{
"id" : 3583,
"uid" : "tmp1=(((1.0+n_1)-(qi/((2.0*(1.0+n_1))*VP_PHI_eps))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [654],
"rhs" : [3584],
"lexval" : [3597]
}
},
{
"id" : 3584,
"uid" : "(((1.0+n_1)-(qi/((2.0*(1.0+n_1))*VP_PHI_eps))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3585]
}
},
{
"id" : 3585,
"uid" : "((1.0+n_1)-(qi/((2.0*(1.0+n_1))*VP_PHI_eps)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3586],
"arg2" : [3589]
}
},
{
"id" : 3586,
"uid" : "(1.0+n_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3587],
"arg2" : [2726]
}
},
{
"id" : 3587,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3588]
}
},
{
"id" : 3588,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "678",
"c" : "17"
},
"references" : {}
},
{
"id" : 3589,
"uid" : "(qi/((2.0*(1.0+n_1))*VP_PHI_eps))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [2753],
"arg2" : [3590]
}
},
{
"id" : 3590,
"uid" : "((2.0*(1.0+n_1))*VP_PHI_eps)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3591],
"arg2" : [2695]
}
},
{
"id" : 3591,
"uid" : "(2.0*(1.0+n_1))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3592],
"arg2" : [3594]
}
},
{
"id" : 3592,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3593]
}
},
{
"id" : 3593,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "678",
"c" : "30"
},
"references" : {}
},
{
"id" : 3594,
"uid" : "(1.0+n_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3595],
"arg2" : [2727]
}
},
{
"id" : 3595,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3596]
}
},
{
"id" : 3596,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "678",
"c" : "35"
},
"references" : {}
},
{
"id" : 3597,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "678",
"c" : "9"
},
"references" : {}
},
{
"id" : 3598,
"uid" : "dQB_dVD=(((-n_1_n)*((tmp1*dVP_dVD)+dQI_dVD)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3599],
"rhs" : [3603],
"lexval" : [3608]
}
},
{
"id" : 3599,
"uid" : "dQB_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3600]
}
},
{
"id" : 3600,
"uid" : "dQB_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3601],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3598],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3599, 3602]
}
},
{
"id" : 3601,
"uid" : "dQB_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQB_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "194",
"c" : "10"
},
"references" : {}
},
{
"id" : 3602,
"uid" : "dQB_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3600]
}
},
{
"id" : 3603,
"uid" : "(((-n_1_n)*((tmp1*dVP_dVD)+dQI_dVD)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3604]
}
},
{
"id" : 3604,
"uid" : "((-n_1_n)*((tmp1*dVP_dVD)+dQI_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3605],
"arg2" : [3606]
}
},
{
"id" : 3605,
"uid" : "(-n_1_n)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2736]
}
},
{
"id" : 3606,
"uid" : "((tmp1*dVP_dVD)+dQI_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3607],
"arg2" : [3548]
}
},
{
"id" : 3607,
"uid" : "(tmp1*dVP_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [655],
"arg2" : [3043]
}
},
{
"id" : 3608,
"uid" : "dQB_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQB_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "679",
"c" : "9"
},
"references" : {}
},
{
"id" : 3609,
"uid" : "dQB_dVS=(((-n_1_n)*((tmp1*dVP_dVS)+dQI_dVS)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3610],
"rhs" : [3614],
"lexval" : [3619]
}
},
{
"id" : 3610,
"uid" : "dQB_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3611]
}
},
{
"id" : 3611,
"uid" : "dQB_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3612],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3609],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3610, 3613]
}
},
{
"id" : 3612,
"uid" : "dQB_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQB_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "194",
"c" : "19"
},
"references" : {}
},
{
"id" : 3613,
"uid" : "dQB_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3611]
}
},
{
"id" : 3614,
"uid" : "(((-n_1_n)*((tmp1*dVP_dVS)+dQI_dVS)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3615]
}
},
{
"id" : 3615,
"uid" : "((-n_1_n)*((tmp1*dVP_dVS)+dQI_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3616],
"arg2" : [3617]
}
},
{
"id" : 3616,
"uid" : "(-n_1_n)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2737]
}
},
{
"id" : 3617,
"uid" : "((tmp1*dVP_dVS)+dQI_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3618],
"arg2" : [3561]
}
},
{
"id" : 3618,
"uid" : "(tmp1*dVP_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [656],
"arg2" : [3058]
}
},
{
"id" : 3619,
"uid" : "dQB_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQB_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "680",
"c" : "9"
},
"references" : {}
},
{
"id" : 3620,
"uid" : "dQB_dVG=(((-n_1_n)*((tmp1*dVP_dVG)+dQI_dVG)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3621],
"rhs" : [3625],
"lexval" : [3630]
}
},
{
"id" : 3621,
"uid" : "dQB_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3622]
}
},
{
"id" : 3622,
"uid" : "dQB_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3623],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3620],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3621, 3624]
}
},
{
"id" : 3623,
"uid" : "dQB_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQB_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "194",
"c" : "28"
},
"references" : {}
},
{
"id" : 3624,
"uid" : "dQB_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3622]
}
},
{
"id" : 3625,
"uid" : "(((-n_1_n)*((tmp1*dVP_dVG)+dQI_dVG)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3626]
}
},
{
"id" : 3626,
"uid" : "((-n_1_n)*((tmp1*dVP_dVG)+dQI_dVG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3627],
"arg2" : [3628]
}
},
{
"id" : 3627,
"uid" : "(-n_1_n)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2738]
}
},
{
"id" : 3628,
"uid" : "((tmp1*dVP_dVG)+dQI_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3629],
"arg2" : [3574]
}
},
{
"id" : 3629,
"uid" : "(tmp1*dVP_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [657],
"arg2" : [3073]
}
},
{
"id" : 3630,
"uid" : "dQB_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dQB_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "681",
"c" : "9"
},
"references" : {}
},
{
"id" : 3631,
"uid" : "if(((E0==0.0))) begin :\ntmp1=(((THETA*VPprime)/(THETA_VP_1*sqrt_VP_Vt)));\ndVPprime_dVD=((tmp1*dVP_dVD));\ndVPprime_dVS=((tmp1*dVP_dVS));\ndVPprime_dVG=((tmp1*dVP_dVG));\ndbeta_dVD=(((-dLeq_dVD)-dVPprime_dVD));\ndbeta_dVS=(((-dLeq_dVS)-dVPprime_dVS));\ndbeta_dVG=(((-dLeq_dVG)-dVPprime_dVG));end\n else begin :\ntmp1=((T0/E0_Q_1));\ndbeta_dVD=(((-dLeq_dVD)+(tmp1*(dQB_dVD+(eta_qi*dQI_dVD)))));\ndbeta_dVS=(((-dLeq_dVS)+(tmp1*(dQB_dVS+(eta_qi*dQI_dVS)))));\ndbeta_dVG=(((-dLeq_dVG)+(tmp1*(dQB_dVG+(eta_qi*dQI_dVG)))));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [3632],
"then" : [3636],
"else" : [3722]
}
},
{
"id" : 3632,
"uid" : "((E0==0.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3633]
}
},
{
"id" : 3633,
"uid" : "(E0==0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [1462],
"arg2" : [3634]
}
},
{
"id" : 3634,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3635]
}
},
{
"id" : 3635,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "682",
"c" : "19"
},
"references" : {}
},
{
"id" : 3636,
"uid" : "begin :\ntmp1=(((THETA*VPprime)/(THETA_VP_1*sqrt_VP_Vt)));\ndVPprime_dVD=((tmp1*dVP_dVD));\ndVPprime_dVS=((tmp1*dVP_dVS));\ndVPprime_dVG=((tmp1*dVP_dVG));\ndbeta_dVD=(((-dLeq_dVD)-dVPprime_dVD));\ndbeta_dVS=(((-dLeq_dVS)-dVPprime_dVS));\ndbeta_dVG=(((-dLeq_dVG)-dVPprime_dVG));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [3637],
"block" : [4],
"item" : [3638, 3644, 3652, 3660, 3668, 3686, 3704],
"variable" : []
}
},
{
"id" : 3637,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "682",
"c" : "24"
},
"references" : {}
},
{
"id" : 3638,
"uid" : "tmp1=(((THETA*VPprime)/(THETA_VP_1*sqrt_VP_Vt)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [658],
"rhs" : [3639],
"lexval" : [3643]
}
},
{
"id" : 3639,
"uid" : "(((THETA*VPprime)/(THETA_VP_1*sqrt_VP_Vt)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3640]
}
},
{
"id" : 3640,
"uid" : "((THETA*VPprime)/(THETA_VP_1*sqrt_VP_Vt))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3641],
"arg2" : [3642]
}
},
{
"id" : 3641,
"uid" : "(THETA*VPprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [81],
"arg2" : [1355]
}
},
{
"id" : 3642,
"uid" : "(THETA_VP_1*sqrt_VP_Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1358],
"arg2" : [1352]
}
},
{
"id" : 3643,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "683",
"c" : "13"
},
"references" : {}
},
{
"id" : 3644,
"uid" : "dVPprime_dVD=((tmp1*dVP_dVD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3645],
"rhs" : [3649],
"lexval" : [3651]
}
},
{
"id" : 3645,
"uid" : "dVPprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3646]
}
},
{
"id" : 3646,
"uid" : "dVPprime_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3647],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3644],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3645, 3648]
}
},
{
"id" : 3647,
"uid" : "dVPprime_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVPprime_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "187",
"c" : "10"
},
"references" : {}
},
{
"id" : 3648,
"uid" : "dVPprime_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3646]
}
},
{
"id" : 3649,
"uid" : "((tmp1*dVP_dVD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3650]
}
},
{
"id" : 3650,
"uid" : "(tmp1*dVP_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [659],
"arg2" : [3044]
}
},
{
"id" : 3651,
"uid" : "dVPprime_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVPprime_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "685",
"c" : "13"
},
"references" : {}
},
{
"id" : 3652,
"uid" : "dVPprime_dVS=((tmp1*dVP_dVS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3653],
"rhs" : [3657],
"lexval" : [3659]
}
},
{
"id" : 3653,
"uid" : "dVPprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3654]
}
},
{
"id" : 3654,
"uid" : "dVPprime_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3655],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3652],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3653, 3656]
}
},
{
"id" : 3655,
"uid" : "dVPprime_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVPprime_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "187",
"c" : "38"
},
"references" : {}
},
{
"id" : 3656,
"uid" : "dVPprime_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3654]
}
},
{
"id" : 3657,
"uid" : "((tmp1*dVP_dVS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3658]
}
},
{
"id" : 3658,
"uid" : "(tmp1*dVP_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [660],
"arg2" : [3059]
}
},
{
"id" : 3659,
"uid" : "dVPprime_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVPprime_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "686",
"c" : "13"
},
"references" : {}
},
{
"id" : 3660,
"uid" : "dVPprime_dVG=((tmp1*dVP_dVG));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3661],
"rhs" : [3665],
"lexval" : [3667]
}
},
{
"id" : 3661,
"uid" : "dVPprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3662]
}
},
{
"id" : 3662,
"uid" : "dVPprime_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3663],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3660],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3661, 3664]
}
},
{
"id" : 3663,
"uid" : "dVPprime_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVPprime_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "187",
"c" : "24"
},
"references" : {}
},
{
"id" : 3664,
"uid" : "dVPprime_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3662]
}
},
{
"id" : 3665,
"uid" : "((tmp1*dVP_dVG))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3666]
}
},
{
"id" : 3666,
"uid" : "(tmp1*dVP_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [661],
"arg2" : [3074]
}
},
{
"id" : 3667,
"uid" : "dVPprime_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dVPprime_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "687",
"c" : "13"
},
"references" : {}
},
{
"id" : 3668,
"uid" : "dbeta_dVD=(((-dLeq_dVD)-dVPprime_dVD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3669],
"rhs" : [3682],
"lexval" : [3685]
}
},
{
"id" : 3669,
"uid" : "dbeta_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3670]
}
},
{
"id" : 3670,
"uid" : "dbeta_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [3671],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3672],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3669, 3673, 3681]
}
},
{
"id" : 3671,
"uid" : "dbeta_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "180",
"c" : "10"
},
"references" : {}
},
{
"id" : 3672,
"uid" : "dbeta_dVD=(((-dLeq_dVD)+(tmp1*(dQB_dVD+(eta_qi*dQI_dVD)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3673],
"rhs" : [3674],
"lexval" : [3680]
}
},
{
"id" : 3673,
"uid" : "dbeta_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3670]
}
},
{
"id" : 3674,
"uid" : "(((-dLeq_dVD)+(tmp1*(dQB_dVD+(eta_qi*dQI_dVD)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3675]
}
},
{
"id" : 3675,
"uid" : "((-dLeq_dVD)+(tmp1*(dQB_dVD+(eta_qi*dQI_dVD))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3676],
"arg2" : [3677]
}
},
{
"id" : 3676,
"uid" : "(-dLeq_dVD)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3452]
}
},
{
"id" : 3677,
"uid" : "(tmp1*(dQB_dVD+(eta_qi*dQI_dVD)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [663],
"arg2" : [3678]
}
},
{
"id" : 3678,
"uid" : "(dQB_dVD+(eta_qi*dQI_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3602],
"arg2" : [3679]
}
},
{
"id" : 3679,
"uid" : "(eta_qi*dQI_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1471],
"arg2" : [3549]
}
},
{
"id" : 3680,
"uid" : "dbeta_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "694",
"c" : "13"
},
"references" : {}
},
{
"id" : 3681,
"uid" : "dbeta_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3670]
}
},
{
"id" : 3682,
"uid" : "(((-dLeq_dVD)-dVPprime_dVD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3683]
}
},
{
"id" : 3683,
"uid" : "((-dLeq_dVD)-dVPprime_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3684],
"arg2" : [3648]
}
},
{
"id" : 3684,
"uid" : "(-dLeq_dVD)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3451]
}
},
{
"id" : 3685,
"uid" : "dbeta_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "688",
"c" : "13"
},
"references" : {}
},
{
"id" : 3686,
"uid" : "dbeta_dVS=(((-dLeq_dVS)-dVPprime_dVS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3687],
"rhs" : [3700],
"lexval" : [3703]
}
},
{
"id" : 3687,
"uid" : "dbeta_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3688]
}
},
{
"id" : 3688,
"uid" : "dbeta_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [3689],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3690],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3687, 3691, 3699]
}
},
{
"id" : 3689,
"uid" : "dbeta_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "180",
"c" : "32"
},
"references" : {}
},
{
"id" : 3690,
"uid" : "dbeta_dVS=(((-dLeq_dVS)+(tmp1*(dQB_dVS+(eta_qi*dQI_dVS)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3691],
"rhs" : [3692],
"lexval" : [3698]
}
},
{
"id" : 3691,
"uid" : "dbeta_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3688]
}
},
{
"id" : 3692,
"uid" : "(((-dLeq_dVS)+(tmp1*(dQB_dVS+(eta_qi*dQI_dVS)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3693]
}
},
{
"id" : 3693,
"uid" : "((-dLeq_dVS)+(tmp1*(dQB_dVS+(eta_qi*dQI_dVS))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3694],
"arg2" : [3695]
}
},
{
"id" : 3694,
"uid" : "(-dLeq_dVS)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3467]
}
},
{
"id" : 3695,
"uid" : "(tmp1*(dQB_dVS+(eta_qi*dQI_dVS)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [664],
"arg2" : [3696]
}
},
{
"id" : 3696,
"uid" : "(dQB_dVS+(eta_qi*dQI_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3613],
"arg2" : [3697]
}
},
{
"id" : 3697,
"uid" : "(eta_qi*dQI_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1472],
"arg2" : [3562]
}
},
{
"id" : 3698,
"uid" : "dbeta_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "695",
"c" : "13"
},
"references" : {}
},
{
"id" : 3699,
"uid" : "dbeta_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3688]
}
},
{
"id" : 3700,
"uid" : "(((-dLeq_dVS)-dVPprime_dVS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3701]
}
},
{
"id" : 3701,
"uid" : "((-dLeq_dVS)-dVPprime_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3702],
"arg2" : [3656]
}
},
{
"id" : 3702,
"uid" : "(-dLeq_dVS)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3466]
}
},
{
"id" : 3703,
"uid" : "dbeta_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "689",
"c" : "13"
},
"references" : {}
},
{
"id" : 3704,
"uid" : "dbeta_dVG=(((-dLeq_dVG)-dVPprime_dVG));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3705],
"rhs" : [3718],
"lexval" : [3721]
}
},
{
"id" : 3705,
"uid" : "dbeta_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3706]
}
},
{
"id" : 3706,
"uid" : "dbeta_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [3707],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3708],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3705, 3709, 3717]
}
},
{
"id" : 3707,
"uid" : "dbeta_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "180",
"c" : "21"
},
"references" : {}
},
{
"id" : 3708,
"uid" : "dbeta_dVG=(((-dLeq_dVG)+(tmp1*(dQB_dVG+(eta_qi*dQI_dVG)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3709],
"rhs" : [3710],
"lexval" : [3716]
}
},
{
"id" : 3709,
"uid" : "dbeta_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3706]
}
},
{
"id" : 3710,
"uid" : "(((-dLeq_dVG)+(tmp1*(dQB_dVG+(eta_qi*dQI_dVG)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3711]
}
},
{
"id" : 3711,
"uid" : "((-dLeq_dVG)+(tmp1*(dQB_dVG+(eta_qi*dQI_dVG))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3712],
"arg2" : [3713]
}
},
{
"id" : 3712,
"uid" : "(-dLeq_dVG)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3483]
}
},
{
"id" : 3713,
"uid" : "(tmp1*(dQB_dVG+(eta_qi*dQI_dVG)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [665],
"arg2" : [3714]
}
},
{
"id" : 3714,
"uid" : "(dQB_dVG+(eta_qi*dQI_dVG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3624],
"arg2" : [3715]
}
},
{
"id" : 3715,
"uid" : "(eta_qi*dQI_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1473],
"arg2" : [3575]
}
},
{
"id" : 3716,
"uid" : "dbeta_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "696",
"c" : "13"
},
"references" : {}
},
{
"id" : 3717,
"uid" : "dbeta_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3706]
}
},
{
"id" : 3718,
"uid" : "(((-dLeq_dVG)-dVPprime_dVG))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3719]
}
},
{
"id" : 3719,
"uid" : "((-dLeq_dVG)-dVPprime_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3720],
"arg2" : [3664]
}
},
{
"id" : 3720,
"uid" : "(-dLeq_dVG)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3482]
}
},
{
"id" : 3721,
"uid" : "dbeta_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dbeta_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "690",
"c" : "13"
},
"references" : {}
},
{
"id" : 3722,
"uid" : "begin :\ntmp1=((T0/E0_Q_1));\ndbeta_dVD=(((-dLeq_dVD)+(tmp1*(dQB_dVD+(eta_qi*dQI_dVD)))));\ndbeta_dVS=(((-dLeq_dVS)+(tmp1*(dQB_dVS+(eta_qi*dQI_dVS)))));\ndbeta_dVG=(((-dLeq_dVG)+(tmp1*(dQB_dVG+(eta_qi*dQI_dVG)))));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [3723],
"block" : [4],
"item" : [3724, 3672, 3690, 3708],
"variable" : []
}
},
{
"id" : 3723,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "692",
"c" : "14"
},
"references" : {}
},
{
"id" : 3724,
"uid" : "tmp1=((T0/E0_Q_1));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [662],
"rhs" : [3725],
"lexval" : [3727]
}
},
{
"id" : 3725,
"uid" : "((T0/E0_Q_1))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3726]
}
},
{
"id" : 3726,
"uid" : "(T0/E0_Q_1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1451],
"arg2" : [2834]
}
},
{
"id" : 3727,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "693",
"c" : "13"
},
"references" : {}
},
{
"id" : 3728,
"uid" : "tmp1=(((-GAMMA_S)/(((4.0*n)*sqrt_PHI_VP)*((PHI_T+VP)+Vt_4))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [666],
"rhs" : [3729],
"lexval" : [3739]
}
},
{
"id" : 3729,
"uid" : "(((-GAMMA_S)/(((4.0*n)*sqrt_PHI_VP)*((PHI_T+VP)+Vt_4))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3730]
}
},
{
"id" : 3730,
"uid" : "((-GAMMA_S)/(((4.0*n)*sqrt_PHI_VP)*((PHI_T+VP)+Vt_4)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3731],
"arg2" : [3732]
}
},
{
"id" : 3731,
"uid" : "(-GAMMA_S)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [937]
}
},
{
"id" : 3732,
"uid" : "(((4.0*n)*sqrt_PHI_VP)*((PHI_T+VP)+Vt_4))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3733],
"arg2" : [3737]
}
},
{
"id" : 3733,
"uid" : "((4.0*n)*sqrt_PHI_VP)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3734],
"arg2" : [2865]
}
},
{
"id" : 3734,
"uid" : "(4.0*n)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3735],
"arg2" : [2877]
}
},
{
"id" : 3735,
"uid" : "4.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3736]
}
},
{
"id" : 3736,
"uid" : "4.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "699",
"c" : "26"
},
"references" : {}
},
{
"id" : 3737,
"uid" : "((PHI_T+VP)+Vt_4)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3738],
"arg2" : [1554]
}
},
{
"id" : 3738,
"uid" : "(PHI_T+VP)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [874],
"arg2" : [1330]
}
},
{
"id" : 3739,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "699",
"c" : "9"
},
"references" : {}
},
{
"id" : 3740,
"uid" : "dn_dVD=((tmp1*dVP_dVD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3741],
"rhs" : [3745],
"lexval" : [3747]
}
},
{
"id" : 3741,
"uid" : "dn_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3742]
}
},
{
"id" : 3742,
"uid" : "dn_dVD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3743],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3740],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3741, 3744]
}
},
{
"id" : 3743,
"uid" : "dn_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dn_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "188",
"c" : "23"
},
"references" : {}
},
{
"id" : 3744,
"uid" : "dn_dVD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3742]
}
},
{
"id" : 3745,
"uid" : "((tmp1*dVP_dVD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3746]
}
},
{
"id" : 3746,
"uid" : "(tmp1*dVP_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [667],
"arg2" : [3045]
}
},
{
"id" : 3747,
"uid" : "dn_dVD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dn_dVD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "700",
"c" : "9"
},
"references" : {}
},
{
"id" : 3748,
"uid" : "dn_dVS=((tmp1*dVP_dVS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3749],
"rhs" : [3753],
"lexval" : [3755]
}
},
{
"id" : 3749,
"uid" : "dn_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3750]
}
},
{
"id" : 3750,
"uid" : "dn_dVS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3751],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3748],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3749, 3752]
}
},
{
"id" : 3751,
"uid" : "dn_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dn_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "188",
"c" : "39"
},
"references" : {}
},
{
"id" : 3752,
"uid" : "dn_dVS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3750]
}
},
{
"id" : 3753,
"uid" : "((tmp1*dVP_dVS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3754]
}
},
{
"id" : 3754,
"uid" : "(tmp1*dVP_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [668],
"arg2" : [3060]
}
},
{
"id" : 3755,
"uid" : "dn_dVS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dn_dVS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "701",
"c" : "9"
},
"references" : {}
},
{
"id" : 3756,
"uid" : "dn_dVG=((tmp1*dVP_dVG));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3757],
"rhs" : [3761],
"lexval" : [3763]
}
},
{
"id" : 3757,
"uid" : "dn_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3758]
}
},
{
"id" : 3758,
"uid" : "dn_dVG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3759],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3756],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3757, 3760]
}
},
{
"id" : 3759,
"uid" : "dn_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dn_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "188",
"c" : "31"
},
"references" : {}
},
{
"id" : 3760,
"uid" : "dn_dVG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3758]
}
},
{
"id" : 3761,
"uid" : "((tmp1*dVP_dVG))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3762]
}
},
{
"id" : 3762,
"uid" : "(tmp1*dVP_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [669],
"arg2" : [3075]
}
},
{
"id" : 3763,
"uid" : "dn_dVG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dn_dVG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "702",
"c" : "9"
},
"references" : {}
},
{
"id" : 3764,
"uid" : "gds=((Ispec*((((dn_dVD+dbeta_dVD)*if_ir)+dif_dVD)-dirprime_dVD)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3765],
"rhs" : [3770],
"lexval" : [3776]
}
},
{
"id" : 3765,
"uid" : "gds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3766]
}
},
{
"id" : 3766,
"uid" : "gds",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3767],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3764],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3765, 3768, 3769]
}
},
{
"id" : 3767,
"uid" : "gds",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "gds",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "137",
"c" : "25"
},
"references" : {}
},
{
"id" : 3768,
"uid" : "gds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3766]
}
},
{
"id" : 3769,
"uid" : "gds",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3766]
}
},
{
"id" : 3770,
"uid" : "((Ispec*((((dn_dVD+dbeta_dVD)*if_ir)+dif_dVD)-dirprime_dVD)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3771]
}
},
{
"id" : 3771,
"uid" : "(Ispec*((((dn_dVD+dbeta_dVD)*if_ir)+dif_dVD)-dirprime_dVD))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2903],
"arg2" : [3772]
}
},
{
"id" : 3772,
"uid" : "((((dn_dVD+dbeta_dVD)*if_ir)+dif_dVD)-dirprime_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3773],
"arg2" : [3345]
}
},
{
"id" : 3773,
"uid" : "(((dn_dVD+dbeta_dVD)*if_ir)+dif_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3774],
"arg2" : [3099]
}
},
{
"id" : 3774,
"uid" : "((dn_dVD+dbeta_dVD)*if_ir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3775],
"arg2" : [2892]
}
},
{
"id" : 3775,
"uid" : "(dn_dVD+dbeta_dVD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3744],
"arg2" : [3681]
}
},
{
"id" : 3776,
"uid" : "gds",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "gds",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "704",
"c" : "9"
},
"references" : {}
},
{
"id" : 3777,
"uid" : "gms=(((-Ispec)*((((dn_dVS+dbeta_dVS)*if_ir)+dif_dVS)-dirprime_dVS)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3778],
"rhs" : [3783],
"lexval" : [3790]
}
},
{
"id" : 3778,
"uid" : "gms",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3779]
}
},
{
"id" : 3779,
"uid" : "gms",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3780],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3777],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3778, 3781, 3782]
}
},
{
"id" : 3780,
"uid" : "gms",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "gms",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "137",
"c" : "14"
},
"references" : {}
},
{
"id" : 3781,
"uid" : "gms",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3779]
}
},
{
"id" : 3782,
"uid" : "gms",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3779]
}
},
{
"id" : 3783,
"uid" : "(((-Ispec)*((((dn_dVS+dbeta_dVS)*if_ir)+dif_dVS)-dirprime_dVS)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3784]
}
},
{
"id" : 3784,
"uid" : "((-Ispec)*((((dn_dVS+dbeta_dVS)*if_ir)+dif_dVS)-dirprime_dVS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3785],
"arg2" : [3786]
}
},
{
"id" : 3785,
"uid" : "(-Ispec)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [2904]
}
},
{
"id" : 3786,
"uid" : "((((dn_dVS+dbeta_dVS)*if_ir)+dif_dVS)-dirprime_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3787],
"arg2" : [3367]
}
},
{
"id" : 3787,
"uid" : "(((dn_dVS+dbeta_dVS)*if_ir)+dif_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3788],
"arg2" : [3111]
}
},
{
"id" : 3788,
"uid" : "((dn_dVS+dbeta_dVS)*if_ir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3789],
"arg2" : [2893]
}
},
{
"id" : 3789,
"uid" : "(dn_dVS+dbeta_dVS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3752],
"arg2" : [3699]
}
},
{
"id" : 3790,
"uid" : "gms",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "gms",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "705",
"c" : "9"
},
"references" : {}
},
{
"id" : 3791,
"uid" : "gm=((Ispec*((((dn_dVG+dbeta_dVG)*if_ir)+dif_dVG)-dirprime_dVG)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3792],
"rhs" : [3798],
"lexval" : [3804]
}
},
{
"id" : 3792,
"uid" : "gm",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3793]
}
},
{
"id" : 3793,
"uid" : "gm",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3794],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3791],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3792, 3795, 3796, 3797]
}
},
{
"id" : 3794,
"uid" : "gm",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "gm",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "137",
"c" : "10"
},
"references" : {}
},
{
"id" : 3795,
"uid" : "gm",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3793]
}
},
{
"id" : 3796,
"uid" : "gm",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3793]
}
},
{
"id" : 3797,
"uid" : "gm",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3793]
}
},
{
"id" : 3798,
"uid" : "((Ispec*((((dn_dVG+dbeta_dVG)*if_ir)+dif_dVG)-dirprime_dVG)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3799]
}
},
{
"id" : 3799,
"uid" : "(Ispec*((((dn_dVG+dbeta_dVG)*if_ir)+dif_dVG)-dirprime_dVG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [2905],
"arg2" : [3800]
}
},
{
"id" : 3800,
"uid" : "((((dn_dVG+dbeta_dVG)*if_ir)+dif_dVG)-dirprime_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3801],
"arg2" : [3390]
}
},
{
"id" : 3801,
"uid" : "(((dn_dVG+dbeta_dVG)*if_ir)+dif_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3802],
"arg2" : [3126]
}
},
{
"id" : 3802,
"uid" : "((dn_dVG+dbeta_dVG)*if_ir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3803],
"arg2" : [2894]
}
},
{
"id" : 3803,
"uid" : "(dn_dVG+dbeta_dVG)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3760],
"arg2" : [3717]
}
},
{
"id" : 3804,
"uid" : "gm",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "gm",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "706",
"c" : "9"
},
"references" : {}
},
{
"id" : 3805,
"uid" : "gmbs=(((gms-gm)-gds));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3806],
"rhs" : [3809],
"lexval" : [3812]
}
},
{
"id" : 3806,
"uid" : "gmbs",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3807]
}
},
{
"id" : 3807,
"uid" : "gmbs",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3808],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3805],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3806]
}
},
{
"id" : 3808,
"uid" : "gmbs",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "gmbs",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "137",
"c" : "19"
},
"references" : {}
},
{
"id" : 3809,
"uid" : "(((gms-gm)-gds))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3810]
}
},
{
"id" : 3810,
"uid" : "((gms-gm)-gds)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3811],
"arg2" : [3768]
}
},
{
"id" : 3811,
"uid" : "(gms-gm)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3781],
"arg2" : [3795]
}
},
{
"id" : 3812,
"uid" : "gmbs",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "gmbs",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "707",
"c" : "9"
},
"references" : {}
},
{
"id" : 3813,
"uid" : "RSeff=(((RSH*HDIF)/(Weff-DW)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3814],
"rhs" : [3818],
"lexval" : [3858]
}
},
{
"id" : 3814,
"uid" : "RSeff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3815]
}
},
{
"id" : 3815,
"uid" : "RSeff",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3816],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3813],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3814, 3817]
}
},
{
"id" : 3816,
"uid" : "RSeff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "RSeff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "196",
"c" : "10"
},
"references" : {}
},
{
"id" : 3817,
"uid" : "RSeff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3815]
}
},
{
"id" : 3818,
"uid" : "(((RSH*HDIF)/(Weff-DW)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3819]
}
},
{
"id" : 3819,
"uid" : "((RSH*HDIF)/(Weff-DW))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3820],
"arg2" : [3857]
}
},
{
"id" : 3820,
"uid" : "(RSH*HDIF)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3821],
"arg2" : [3835]
}
},
{
"id" : 3821,
"uid" : "RSH",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3822]
}
},
{
"id" : 3822,
"uid" : "RSH",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [3823],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [3824],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [3827],
"instance" : [3821, 3834]
}
},
{
"id" : 3823,
"uid" : "RSH",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "RSH",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "269",
"c" : "20"
},
"references" : {}
},
{
"id" : 3824,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3825]
}
},
{
"id" : 3825,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3826]
}
},
{
"id" : 3826,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "269",
"c" : "26"
},
"references" : {}
},
{
"id" : 3827,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [3828],
"supexpr" : [3831]
}
},
{
"id" : 3828,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3829]
}
},
{
"id" : 3829,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3830]
}
},
{
"id" : 3830,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "269",
"c" : "36"
},
"references" : {}
},
{
"id" : 3831,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [3832]
}
},
{
"id" : 3832,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3833]
}
},
{
"id" : 3833,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "269",
"c" : "40"
},
"references" : {}
},
{
"id" : 3834,
"uid" : "RSH",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3822]
}
},
{
"id" : 3835,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3836,
"uid" : "HDIF",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [3837],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [3838],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [3841],
"instance" : [3835, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856]
}
},
{
"id" : 3837,
"uid" : "HDIF",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "HDIF",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "270",
"c" : "20"
},
"references" : {}
},
{
"id" : 3838,
"uid" : "(0.5E-6)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3839]
}
},
{
"id" : 3839,
"uid" : "0.5E-6",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3840]
}
},
{
"id" : 3840,
"uid" : "0.5E-6",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5E-6",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "270",
"c" : "27"
},
"references" : {}
},
{
"id" : 3841,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [3842],
"supexpr" : [3845]
}
},
{
"id" : 3842,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3843]
}
},
{
"id" : 3843,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3844]
}
},
{
"id" : 3844,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "270",
"c" : "40"
},
"references" : {}
},
{
"id" : 3845,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [3846]
}
},
{
"id" : 3846,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3847]
}
},
{
"id" : 3847,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "270",
"c" : "44"
},
"references" : {}
},
{
"id" : 3848,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3849,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3850,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3851,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3852,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3853,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3854,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3855,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3856,
"uid" : "HDIF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3836]
}
},
{
"id" : 3857,
"uid" : "(Weff-DW)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [247],
"arg2" : [242]
}
},
{
"id" : 3858,
"uid" : "RSeff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "RSeff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "709",
"c" : "9"
},
"references" : {}
},
{
"id" : 3859,
"uid" : "RDeff=(((RSH*HDIF)/(Weff-DW)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3860],
"rhs" : [3864],
"lexval" : [3868]
}
},
{
"id" : 3860,
"uid" : "RDeff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3861]
}
},
{
"id" : 3861,
"uid" : "RDeff",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3862],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3859],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3860, 3863]
}
},
{
"id" : 3862,
"uid" : "RDeff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "RDeff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "196",
"c" : "17"
},
"references" : {}
},
{
"id" : 3863,
"uid" : "RDeff",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3861]
}
},
{
"id" : 3864,
"uid" : "(((RSH*HDIF)/(Weff-DW)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3865]
}
},
{
"id" : 3865,
"uid" : "((RSH*HDIF)/(Weff-DW))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3866],
"arg2" : [3867]
}
},
{
"id" : 3866,
"uid" : "(RSH*HDIF)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3834],
"arg2" : [3848]
}
},
{
"id" : 3867,
"uid" : "(Weff-DW)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [248],
"arg2" : [243]
}
},
{
"id" : 3868,
"uid" : "RDeff",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "RDeff",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "710",
"c" : "9"
},
"references" : {}
},
{
"id" : 3869,
"uid" : "tmp1=((1.0/((1.0+(gms*RSeff))+(gds*RDeff))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [670],
"rhs" : [3870],
"lexval" : [3880]
}
},
{
"id" : 3870,
"uid" : "((1.0/((1.0+(gms*RSeff))+(gds*RDeff))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3871]
}
},
{
"id" : 3871,
"uid" : "(1.0/((1.0+(gms*RSeff))+(gds*RDeff)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3872],
"arg2" : [3874]
}
},
{
"id" : 3872,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3873]
}
},
{
"id" : 3873,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "711",
"c" : "16"
},
"references" : {}
},
{
"id" : 3874,
"uid" : "((1.0+(gms*RSeff))+(gds*RDeff))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3875],
"arg2" : [3879]
}
},
{
"id" : 3875,
"uid" : "(1.0+(gms*RSeff))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [3876],
"arg2" : [3878]
}
},
{
"id" : 3876,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3877]
}
},
{
"id" : 3877,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "711",
"c" : "21"
},
"references" : {}
},
{
"id" : 3878,
"uid" : "(gms*RSeff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3782],
"arg2" : [3817]
}
},
{
"id" : 3879,
"uid" : "(gds*RDeff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3769],
"arg2" : [3863]
}
},
{
"id" : 3880,
"uid" : "tmp1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "711",
"c" : "9"
},
"references" : {}
},
{
"id" : 3881,
"uid" : "Vib=(((VD-VS)-(IBN_2*VDSS)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3882],
"rhs" : [3888],
"lexval" : [3892]
}
},
{
"id" : 3882,
"uid" : "Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3883]
}
},
{
"id" : 3883,
"uid" : "Vib",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3884],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3881],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3882, 3885, 3886, 3887]
}
},
{
"id" : 3884,
"uid" : "Vib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "190",
"c" : "22"
},
"references" : {}
},
{
"id" : 3885,
"uid" : "Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3883]
}
},
{
"id" : 3886,
"uid" : "Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3883]
}
},
{
"id" : 3887,
"uid" : "Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3883]
}
},
{
"id" : 3888,
"uid" : "(((VD-VS)-(IBN_2*VDSS)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3889]
}
},
{
"id" : 3889,
"uid" : "((VD-VS)-(IBN_2*VDSS))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3890],
"arg2" : [3891]
}
},
{
"id" : 3890,
"uid" : "(VD-VS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1106],
"arg2" : [1113]
}
},
{
"id" : 3891,
"uid" : "(IBN_2*VDSS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1426],
"arg2" : [2185]
}
},
{
"id" : 3892,
"uid" : "Vib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Vib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "721",
"c" : "9"
},
"references" : {}
},
{
"id" : 3893,
"uid" : "if((((Vib>0.0)&&(IBA_IBB>0.0)))) begin :\ninv_Vib=((1.0/Vib));\nLc_IBB_Vib=(((-Lc_IBB)*inv_Vib));\nif(((Lc_IBB_Vib<=(-35.0)))) Lc_IBB_Vib=((-35.0));\nexp_ib=(exp(Lc_IBB_Vib));\nisub=(((IBA_IBB*Vib)*exp_ib));\nIsub=((isub*Id));\ndIsub_factor=(((Isub*inv_Vib)*(1.0-Lc_IBB_Vib)));end\n else begin :\nLc_IBB_Vib=(0.0);\nIsub=(0.0);end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [3894],
"then" : [3902],
"else" : [3978]
}
},
{
"id" : 3894,
"uid" : "(((Vib>0.0)&&(IBA_IBB>0.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3895]
}
},
{
"id" : 3895,
"uid" : "((Vib>0.0)&&(IBA_IBB>0.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "and"
},
"references" : {
"arg1" : [3896],
"arg2" : [3899]
}
},
{
"id" : 3896,
"uid" : "(Vib>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [3885],
"arg2" : [3897]
}
},
{
"id" : 3897,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3898]
}
},
{
"id" : 3898,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "722",
"c" : "20"
},
"references" : {}
},
{
"id" : 3899,
"uid" : "(IBA_IBB>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [1786],
"arg2" : [3900]
}
},
{
"id" : 3900,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3901]
}
},
{
"id" : 3901,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "722",
"c" : "39"
},
"references" : {}
},
{
"id" : 3902,
"uid" : "begin :\ninv_Vib=((1.0/Vib));\nLc_IBB_Vib=(((-Lc_IBB)*inv_Vib));\nif(((Lc_IBB_Vib<=(-35.0)))) Lc_IBB_Vib=((-35.0));\nexp_ib=(exp(Lc_IBB_Vib));\nisub=(((IBA_IBB*Vib)*exp_ib));\nIsub=((isub*Id));\ndIsub_factor=(((Isub*inv_Vib)*(1.0-Lc_IBB_Vib)));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [3903],
"block" : [4],
"item" : [3904, 3915, 3933, 3945, 3954, 3963, 3967],
"variable" : []
}
},
{
"id" : 3903,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "722",
"c" : "45"
},
"references" : {}
},
{
"id" : 3904,
"uid" : "inv_Vib=((1.0/Vib));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3905],
"rhs" : [3910],
"lexval" : [3914]
}
},
{
"id" : 3905,
"uid" : "inv_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3906]
}
},
{
"id" : 3906,
"uid" : "inv_Vib",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3907],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3904],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3905, 3908, 3909]
}
},
{
"id" : 3907,
"uid" : "inv_Vib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "inv_Vib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "191",
"c" : "10"
},
"references" : {}
},
{
"id" : 3908,
"uid" : "inv_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3906]
}
},
{
"id" : 3909,
"uid" : "inv_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3906]
}
},
{
"id" : 3910,
"uid" : "((1.0/Vib))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3911]
}
},
{
"id" : 3911,
"uid" : "(1.0/Vib)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [3912],
"arg2" : [3886]
}
},
{
"id" : 3912,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3913]
}
},
{
"id" : 3913,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "723",
"c" : "23"
},
"references" : {}
},
{
"id" : 3914,
"uid" : "inv_Vib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "inv_Vib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "723",
"c" : "13"
},
"references" : {}
},
{
"id" : 3915,
"uid" : "Lc_IBB_Vib=(((-Lc_IBB)*inv_Vib));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3916],
"rhs" : [3929],
"lexval" : [3932]
}
},
{
"id" : 3916,
"uid" : "Lc_IBB_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3917]
}
},
{
"id" : 3917,
"uid" : "Lc_IBB_Vib",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "3"
},
"references" : {
"module" : [2],
"lexval" : [3918],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3919],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3916, 3925, 3926, 3927, 3928, 3920]
}
},
{
"id" : 3918,
"uid" : "Lc_IBB_Vib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_IBB_Vib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "190",
"c" : "10"
},
"references" : {}
},
{
"id" : 3919,
"uid" : "Lc_IBB_Vib=(0.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3920],
"rhs" : [3921],
"lexval" : [3924]
}
},
{
"id" : 3920,
"uid" : "Lc_IBB_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3917]
}
},
{
"id" : 3921,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3922]
}
},
{
"id" : 3922,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3923]
}
},
{
"id" : 3923,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "733",
"c" : "26"
},
"references" : {}
},
{
"id" : 3924,
"uid" : "Lc_IBB_Vib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_IBB_Vib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "733",
"c" : "13"
},
"references" : {}
},
{
"id" : 3925,
"uid" : "Lc_IBB_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3917]
}
},
{
"id" : 3926,
"uid" : "Lc_IBB_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3917]
}
},
{
"id" : 3927,
"uid" : "Lc_IBB_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3917]
}
},
{
"id" : 3928,
"uid" : "Lc_IBB_Vib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3917]
}
},
{
"id" : 3929,
"uid" : "(((-Lc_IBB)*inv_Vib))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3930]
}
},
{
"id" : 3930,
"uid" : "((-Lc_IBB)*inv_Vib)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3931],
"arg2" : [3908]
}
},
{
"id" : 3931,
"uid" : "(-Lc_IBB)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [1778]
}
},
{
"id" : 3932,
"uid" : "Lc_IBB_Vib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_IBB_Vib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "724",
"c" : "13"
},
"references" : {}
},
{
"id" : 3933,
"uid" : "if(((Lc_IBB_Vib<=(-35.0)))) Lc_IBB_Vib=((-35.0));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [3934],
"then" : [3939],
"else" : []
}
},
{
"id" : 3934,
"uid" : "((Lc_IBB_Vib<=(-35.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3935]
}
},
{
"id" : 3935,
"uid" : "(Lc_IBB_Vib<=(-35.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "lt"
},
"references" : {
"arg1" : [3925],
"arg2" : [3936]
}
},
{
"id" : 3936,
"uid" : "(-35.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3937]
}
},
{
"id" : 3937,
"uid" : "35.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3938]
}
},
{
"id" : 3938,
"uid" : "35.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "35.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "725",
"c" : "31"
},
"references" : {}
},
{
"id" : 3939,
"uid" : "Lc_IBB_Vib=((-35.0));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3926],
"rhs" : [3940],
"lexval" : [3944]
}
},
{
"id" : 3940,
"uid" : "((-35.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3941]
}
},
{
"id" : 3941,
"uid" : "(-35.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [3942]
}
},
{
"id" : 3942,
"uid" : "35.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3943]
}
},
{
"id" : 3943,
"uid" : "35.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "35.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "726",
"c" : "31"
},
"references" : {}
},
{
"id" : 3944,
"uid" : "Lc_IBB_Vib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Lc_IBB_Vib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "726",
"c" : "17"
},
"references" : {}
},
{
"id" : 3945,
"uid" : "exp_ib=(exp(Lc_IBB_Vib));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3946],
"rhs" : [3950],
"lexval" : [3953]
}
},
{
"id" : 3946,
"uid" : "exp_ib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3947]
}
},
{
"id" : 3947,
"uid" : "exp_ib",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3948],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3945],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3946, 3949]
}
},
{
"id" : 3948,
"uid" : "exp_ib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp_ib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "190",
"c" : "41"
},
"references" : {}
},
{
"id" : 3949,
"uid" : "exp_ib",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3947]
}
},
{
"id" : 3950,
"uid" : "(exp(Lc_IBB_Vib))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3951]
}
},
{
"id" : 3951,
"uid" : "exp(Lc_IBB_Vib)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "62"
},
"references" : {
"lexval" : [3952],
"definition" : [],
"arguments" : [3927]
}
},
{
"id" : 3952,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "727",
"c" : "22"
},
"references" : {}
},
{
"id" : 3953,
"uid" : "exp_ib",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp_ib",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "727",
"c" : "13"
},
"references" : {}
},
{
"id" : 3954,
"uid" : "isub=(((IBA_IBB*Vib)*exp_ib));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3955],
"rhs" : [3959],
"lexval" : [3962]
}
},
{
"id" : 3955,
"uid" : "isub",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3956]
}
},
{
"id" : 3956,
"uid" : "isub",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3957],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3954],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3955, 3958]
}
},
{
"id" : 3957,
"uid" : "isub",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "isub",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "138",
"c" : "10"
},
"references" : {}
},
{
"id" : 3958,
"uid" : "isub",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3956]
}
},
{
"id" : 3959,
"uid" : "(((IBA_IBB*Vib)*exp_ib))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3960]
}
},
{
"id" : 3960,
"uid" : "((IBA_IBB*Vib)*exp_ib)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3961],
"arg2" : [3949]
}
},
{
"id" : 3961,
"uid" : "(IBA_IBB*Vib)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [1787],
"arg2" : [3887]
}
},
{
"id" : 3962,
"uid" : "isub",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "isub",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "728",
"c" : "13"
},
"references" : {}
},
{
"id" : 3963,
"uid" : "Isub=((isub*Id));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [48],
"rhs" : [3964],
"lexval" : [3966]
}
},
{
"id" : 3964,
"uid" : "((isub*Id))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3965]
}
},
{
"id" : 3965,
"uid" : "(isub*Id)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3958],
"arg2" : [2920]
}
},
{
"id" : 3966,
"uid" : "Isub",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Isub",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "729",
"c" : "13"
},
"references" : {}
},
{
"id" : 3967,
"uid" : "dIsub_factor=(((Isub*inv_Vib)*(1.0-Lc_IBB_Vib)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3968],
"rhs" : [3971],
"lexval" : [3977]
}
},
{
"id" : 3968,
"uid" : "dIsub_factor",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3969]
}
},
{
"id" : 3969,
"uid" : "dIsub_factor",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3970],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3967],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3968]
}
},
{
"id" : 3970,
"uid" : "dIsub_factor",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dIsub_factor",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "190",
"c" : "27"
},
"references" : {}
},
{
"id" : 3971,
"uid" : "(((Isub*inv_Vib)*(1.0-Lc_IBB_Vib)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3972]
}
},
{
"id" : 3972,
"uid" : "((Isub*inv_Vib)*(1.0-Lc_IBB_Vib))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3973],
"arg2" : [3974]
}
},
{
"id" : 3973,
"uid" : "(Isub*inv_Vib)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [49],
"arg2" : [3909]
}
},
{
"id" : 3974,
"uid" : "(1.0-Lc_IBB_Vib)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [3975],
"arg2" : [3928]
}
},
{
"id" : 3975,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [3976]
}
},
{
"id" : 3976,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "730",
"c" : "42"
},
"references" : {}
},
{
"id" : 3977,
"uid" : "dIsub_factor",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "dIsub_factor",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "730",
"c" : "13"
},
"references" : {}
},
{
"id" : 3978,
"uid" : "begin :\nLc_IBB_Vib=(0.0);\nIsub=(0.0);end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [3979],
"block" : [4],
"item" : [3919, 42],
"variable" : []
}
},
{
"id" : 3979,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "732",
"c" : "14"
},
"references" : {}
},
{
"id" : 3980,
"uid" : "WLCox=(((Weff*Leff)*COX));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3981],
"rhs" : [3986],
"lexval" : [3989]
}
},
{
"id" : 3981,
"uid" : "WLCox",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3982]
}
},
{
"id" : 3982,
"uid" : "WLCox",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3983],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3980],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3981, 3984, 3985]
}
},
{
"id" : 3983,
"uid" : "WLCox",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "WLCox",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "168",
"c" : "37"
},
"references" : {}
},
{
"id" : 3984,
"uid" : "WLCox",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3982]
}
},
{
"id" : 3985,
"uid" : "WLCox",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3982]
}
},
{
"id" : 3986,
"uid" : "(((Weff*Leff)*COX))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3987]
}
},
{
"id" : 3987,
"uid" : "((Weff*Leff)*COX)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3988],
"arg2" : [455]
}
},
{
"id" : 3988,
"uid" : "(Weff*Leff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [249],
"arg2" : [296]
}
},
{
"id" : 3989,
"uid" : "WLCox",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "WLCox",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "739",
"c" : "9"
},
"references" : {}
},
{
"id" : 3990,
"uid" : "sif3=((sif*sif2));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [3991],
"rhs" : [3996],
"lexval" : [3998]
}
},
{
"id" : 3991,
"uid" : "sif3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3992]
}
},
{
"id" : 3992,
"uid" : "sif3",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [3993],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3990],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [3991, 3994, 3995]
}
},
{
"id" : 3993,
"uid" : "sif3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sif3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "164",
"c" : "32"
},
"references" : {}
},
{
"id" : 3994,
"uid" : "sif3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3992]
}
},
{
"id" : 3995,
"uid" : "sif3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [3992]
}
},
{
"id" : 3996,
"uid" : "((sif*sif2))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [3997]
}
},
{
"id" : 3997,
"uid" : "(sif*sif2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [749],
"arg2" : [740]
}
},
{
"id" : 3998,
"uid" : "sif3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sif3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "740",
"c" : "9"
},
"references" : {}
},
{
"id" : 3999,
"uid" : "sir3=((sir*sir2));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4000],
"rhs" : [4005],
"lexval" : [4007]
}
},
{
"id" : 4000,
"uid" : "sir3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4001]
}
},
{
"id" : 4001,
"uid" : "sir3",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4002],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [3999],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4000, 4003, 4004]
}
},
{
"id" : 4002,
"uid" : "sir3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sir3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "164",
"c" : "38"
},
"references" : {}
},
{
"id" : 4003,
"uid" : "sir3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4001]
}
},
{
"id" : 4004,
"uid" : "sir3",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4001]
}
},
{
"id" : 4005,
"uid" : "((sir*sir2))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4006]
}
},
{
"id" : 4006,
"uid" : "(sir*sir2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [795],
"arg2" : [786]
}
},
{
"id" : 4007,
"uid" : "sir3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sir3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "741",
"c" : "9"
},
"references" : {}
},
{
"id" : 4008,
"uid" : "sqrt_PHI_VP2_2=((tmp1+tmp1));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4009],
"rhs" : [4014],
"lexval" : [4016]
}
},
{
"id" : 4009,
"uid" : "sqrt_PHI_VP2_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4010]
}
},
{
"id" : 4010,
"uid" : "sqrt_PHI_VP2_2",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4011],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4008],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4009, 4012, 4013]
}
},
{
"id" : 4011,
"uid" : "sqrt_PHI_VP2_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VP2_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "191",
"c" : "19"
},
"references" : {}
},
{
"id" : 4012,
"uid" : "sqrt_PHI_VP2_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4010]
}
},
{
"id" : 4013,
"uid" : "sqrt_PHI_VP2_2",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4010]
}
},
{
"id" : 4014,
"uid" : "((tmp1+tmp1))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4015]
}
},
{
"id" : 4015,
"uid" : "(tmp1+tmp1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [672],
"arg2" : [673]
}
},
{
"id" : 4016,
"uid" : "sqrt_PHI_VP2_2",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "sqrt_PHI_VP2_2",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "743",
"c" : "9"
},
"references" : {}
},
{
"id" : 4017,
"uid" : "n_Vt_COX=((((1.0+(GAMMAprime/sqrt_PHI_VP2_2))*Vt)*WLCox));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4018],
"rhs" : [4023],
"lexval" : [4030]
}
},
{
"id" : 4018,
"uid" : "n_Vt_COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4019]
}
},
{
"id" : 4019,
"uid" : "n_Vt_COX",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4020],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4017],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4018, 4021, 4022]
}
},
{
"id" : 4020,
"uid" : "n_Vt_COX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "n_Vt_COX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "169",
"c" : "10"
},
"references" : {}
},
{
"id" : 4021,
"uid" : "n_Vt_COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4019]
}
},
{
"id" : 4022,
"uid" : "n_Vt_COX",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4019]
}
},
{
"id" : 4023,
"uid" : "((((1.0+(GAMMAprime/sqrt_PHI_VP2_2))*Vt)*WLCox))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4024]
}
},
{
"id" : 4024,
"uid" : "(((1.0+(GAMMAprime/sqrt_PHI_VP2_2))*Vt)*WLCox)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4025],
"arg2" : [3984]
}
},
{
"id" : 4025,
"uid" : "((1.0+(GAMMAprime/sqrt_PHI_VP2_2))*Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4026],
"arg2" : [850]
}
},
{
"id" : 4026,
"uid" : "(1.0+(GAMMAprime/sqrt_PHI_VP2_2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4027],
"arg2" : [4029]
}
},
{
"id" : 4027,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4028]
}
},
{
"id" : 4028,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "744",
"c" : "21"
},
"references" : {}
},
{
"id" : 4029,
"uid" : "(GAMMAprime/sqrt_PHI_VP2_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1296],
"arg2" : [4012]
}
},
{
"id" : 4030,
"uid" : "n_Vt_COX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "n_Vt_COX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "744",
"c" : "9"
},
"references" : {}
},
{
"id" : 4031,
"uid" : "QD=(((-n_Vt_COX)*(((0.266666666*((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3)))/sif_sir_2)-0.5)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4032],
"rhs" : [4037],
"lexval" : [4064]
}
},
{
"id" : 4032,
"uid" : "QD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4033]
}
},
{
"id" : 4033,
"uid" : "QD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4034],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4031],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4032, 4035, 4036]
}
},
{
"id" : 4034,
"uid" : "QD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "167",
"c" : "10"
},
"references" : {}
},
{
"id" : 4035,
"uid" : "QD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4033]
}
},
{
"id" : 4036,
"uid" : "QD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4033]
}
},
{
"id" : 4037,
"uid" : "(((-n_Vt_COX)*(((0.266666666*((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3)))/sif_sir_2)-0.5)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4038]
}
},
{
"id" : 4038,
"uid" : "((-n_Vt_COX)*(((0.266666666*((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3)))/sif_sir_2)-0.5))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4039],
"arg2" : [4040]
}
},
{
"id" : 4039,
"uid" : "(-n_Vt_COX)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [4021]
}
},
{
"id" : 4040,
"uid" : "(((0.266666666*((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3)))/sif_sir_2)-0.5)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4041],
"arg2" : [4062]
}
},
{
"id" : 4041,
"uid" : "((0.266666666*((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3)))/sif_sir_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4042],
"arg2" : [2682]
}
},
{
"id" : 4042,
"uid" : "(0.266666666*((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4043],
"arg2" : [4045]
}
},
{
"id" : 4043,
"uid" : "0.266666666",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4044]
}
},
{
"id" : 4044,
"uid" : "0.266666666",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.266666666",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "745",
"c" : "25"
},
"references" : {}
},
{
"id" : 4045,
"uid" : "((((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))+(2.0*sif3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4046],
"arg2" : [4059]
}
},
{
"id" : 4046,
"uid" : "(((3.0*sir3)+((6.0*sir2)*sif))+((4.0*sir)*sif2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4047],
"arg2" : [4055]
}
},
{
"id" : 4047,
"uid" : "((3.0*sir3)+((6.0*sir2)*sif))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4048],
"arg2" : [4051]
}
},
{
"id" : 4048,
"uid" : "(3.0*sir3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4049],
"arg2" : [4003]
}
},
{
"id" : 4049,
"uid" : "3.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4050]
}
},
{
"id" : 4050,
"uid" : "3.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "3.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "745",
"c" : "38"
},
"references" : {}
},
{
"id" : 4051,
"uid" : "((6.0*sir2)*sif)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4052],
"arg2" : [750]
}
},
{
"id" : 4052,
"uid" : "(6.0*sir2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4053],
"arg2" : [787]
}
},
{
"id" : 4053,
"uid" : "6.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4054]
}
},
{
"id" : 4054,
"uid" : "6.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "6.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "745",
"c" : "47"
},
"references" : {}
},
{
"id" : 4055,
"uid" : "((4.0*sir)*sif2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4056],
"arg2" : [741]
}
},
{
"id" : 4056,
"uid" : "(4.0*sir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4057],
"arg2" : [796]
}
},
{
"id" : 4057,
"uid" : "4.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4058]
}
},
{
"id" : 4058,
"uid" : "4.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "745",
"c" : "60"
},
"references" : {}
},
{
"id" : 4059,
"uid" : "(2.0*sif3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4060],
"arg2" : [3994]
}
},
{
"id" : 4060,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4061]
}
},
{
"id" : 4061,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "746",
"c" : "22"
},
"references" : {}
},
{
"id" : 4062,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4063]
}
},
{
"id" : 4063,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "746",
"c" : "44"
},
"references" : {}
},
{
"id" : 4064,
"uid" : "QD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "745",
"c" : "9"
},
"references" : {}
},
{
"id" : 4065,
"uid" : "QS=(((-n_Vt_COX)*(((0.266666666*((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3)))/sif_sir_2)-0.5)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4066],
"rhs" : [4071],
"lexval" : [4098]
}
},
{
"id" : 4066,
"uid" : "QS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4067]
}
},
{
"id" : 4067,
"uid" : "QS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4068],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4065],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4066, 4069, 4070]
}
},
{
"id" : 4068,
"uid" : "QS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "167",
"c" : "14"
},
"references" : {}
},
{
"id" : 4069,
"uid" : "QS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4067]
}
},
{
"id" : 4070,
"uid" : "QS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4067]
}
},
{
"id" : 4071,
"uid" : "(((-n_Vt_COX)*(((0.266666666*((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3)))/sif_sir_2)-0.5)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4072]
}
},
{
"id" : 4072,
"uid" : "((-n_Vt_COX)*(((0.266666666*((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3)))/sif_sir_2)-0.5))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4073],
"arg2" : [4074]
}
},
{
"id" : 4073,
"uid" : "(-n_Vt_COX)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [4022]
}
},
{
"id" : 4074,
"uid" : "(((0.266666666*((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3)))/sif_sir_2)-0.5)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4075],
"arg2" : [4096]
}
},
{
"id" : 4075,
"uid" : "((0.266666666*((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3)))/sif_sir_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4076],
"arg2" : [2683]
}
},
{
"id" : 4076,
"uid" : "(0.266666666*((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4077],
"arg2" : [4079]
}
},
{
"id" : 4077,
"uid" : "0.266666666",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4078]
}
},
{
"id" : 4078,
"uid" : "0.266666666",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.266666666",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "747",
"c" : "25"
},
"references" : {}
},
{
"id" : 4079,
"uid" : "((((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))+(2.0*sir3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4080],
"arg2" : [4093]
}
},
{
"id" : 4080,
"uid" : "(((3.0*sif3)+((6.0*sif2)*sir))+((4.0*sif)*sir2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4081],
"arg2" : [4089]
}
},
{
"id" : 4081,
"uid" : "((3.0*sif3)+((6.0*sif2)*sir))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4082],
"arg2" : [4085]
}
},
{
"id" : 4082,
"uid" : "(3.0*sif3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4083],
"arg2" : [3995]
}
},
{
"id" : 4083,
"uid" : "3.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4084]
}
},
{
"id" : 4084,
"uid" : "3.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "3.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "747",
"c" : "38"
},
"references" : {}
},
{
"id" : 4085,
"uid" : "((6.0*sif2)*sir)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4086],
"arg2" : [797]
}
},
{
"id" : 4086,
"uid" : "(6.0*sif2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4087],
"arg2" : [742]
}
},
{
"id" : 4087,
"uid" : "6.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4088]
}
},
{
"id" : 4088,
"uid" : "6.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "6.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "747",
"c" : "47"
},
"references" : {}
},
{
"id" : 4089,
"uid" : "((4.0*sif)*sir2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4090],
"arg2" : [788]
}
},
{
"id" : 4090,
"uid" : "(4.0*sif)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4091],
"arg2" : [751]
}
},
{
"id" : 4091,
"uid" : "4.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4092]
}
},
{
"id" : 4092,
"uid" : "4.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "747",
"c" : "60"
},
"references" : {}
},
{
"id" : 4093,
"uid" : "(2.0*sir3)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4094],
"arg2" : [4004]
}
},
{
"id" : 4094,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4095]
}
},
{
"id" : 4095,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "748",
"c" : "22"
},
"references" : {}
},
{
"id" : 4096,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4097]
}
},
{
"id" : 4097,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "748",
"c" : "44"
},
"references" : {}
},
{
"id" : 4098,
"uid" : "QS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "747",
"c" : "9"
},
"references" : {}
},
{
"id" : 4099,
"uid" : "QI=((QS+QD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4100],
"rhs" : [4105],
"lexval" : [4107]
}
},
{
"id" : 4100,
"uid" : "QI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4101]
}
},
{
"id" : 4101,
"uid" : "QI",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4102],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4099],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4100, 4103, 4104]
}
},
{
"id" : 4102,
"uid" : "QI",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QI",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "167",
"c" : "18"
},
"references" : {}
},
{
"id" : 4103,
"uid" : "QI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4101]
}
},
{
"id" : 4104,
"uid" : "QI",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4101]
}
},
{
"id" : 4105,
"uid" : "((QS+QD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4106]
}
},
{
"id" : 4106,
"uid" : "(QS+QD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4069],
"arg2" : [4035]
}
},
{
"id" : 4107,
"uid" : "QI",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QI",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "749",
"c" : "9"
},
"references" : {}
},
{
"id" : 4108,
"uid" : "QB=(((WLCox*(((((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)+VGprime)-VGstar))-((QI*GAMMAprime)/(GAMMAprime+sqrt_PHI_VP2_2))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4109],
"rhs" : [4113],
"lexval" : [4126]
}
},
{
"id" : 4109,
"uid" : "QB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4110]
}
},
{
"id" : 4110,
"uid" : "QB",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4111],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4108],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4109, 4112]
}
},
{
"id" : 4111,
"uid" : "QB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "167",
"c" : "22"
},
"references" : {}
},
{
"id" : 4112,
"uid" : "QB",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4110]
}
},
{
"id" : 4113,
"uid" : "(((WLCox*(((((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)+VGprime)-VGstar))-((QI*GAMMAprime)/(GAMMAprime+sqrt_PHI_VP2_2))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4114]
}
},
{
"id" : 4114,
"uid" : "((WLCox*(((((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)+VGprime)-VGstar))-((QI*GAMMAprime)/(GAMMAprime+sqrt_PHI_VP2_2)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4115],
"arg2" : [4123]
}
},
{
"id" : 4115,
"uid" : "(WLCox*(((((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)+VGprime)-VGstar))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [3985],
"arg2" : [4116]
}
},
{
"id" : 4116,
"uid" : "(((((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)+VGprime)-VGstar)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4117],
"arg2" : [953]
}
},
{
"id" : 4117,
"uid" : "((((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)+VGprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4118],
"arg2" : [997]
}
},
{
"id" : 4118,
"uid" : "(((-0.5)*GAMMAprime)*sqrt_PHI_VP_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4119],
"arg2" : [2709]
}
},
{
"id" : 4119,
"uid" : "((-0.5)*GAMMAprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4120],
"arg2" : [1297]
}
},
{
"id" : 4120,
"uid" : "(-0.5)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [4121]
}
},
{
"id" : 4121,
"uid" : "0.5",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4122]
}
},
{
"id" : 4122,
"uid" : "0.5",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.5",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "750",
"c" : "24"
},
"references" : {}
},
{
"id" : 4123,
"uid" : "((QI*GAMMAprime)/(GAMMAprime+sqrt_PHI_VP2_2))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4124],
"arg2" : [4125]
}
},
{
"id" : 4124,
"uid" : "(QI*GAMMAprime)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4103],
"arg2" : [1298]
}
},
{
"id" : 4125,
"uid" : "(GAMMAprime+sqrt_PHI_VP2_2)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [1299],
"arg2" : [4013]
}
},
{
"id" : 4126,
"uid" : "QB",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QB",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "750",
"c" : "9"
},
"references" : {}
},
{
"id" : 4127,
"uid" : "QG=(((-QI)-QB));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4128],
"rhs" : [4132],
"lexval" : [4135]
}
},
{
"id" : 4128,
"uid" : "QG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4129]
}
},
{
"id" : 4129,
"uid" : "QG",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4130],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4127],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4128, 4131]
}
},
{
"id" : 4130,
"uid" : "QG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "167",
"c" : "26"
},
"references" : {}
},
{
"id" : 4131,
"uid" : "QG",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4129]
}
},
{
"id" : 4132,
"uid" : "(((-QI)-QB))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4133]
}
},
{
"id" : 4133,
"uid" : "((-QI)-QB)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4134],
"arg2" : [4112]
}
},
{
"id" : 4134,
"uid" : "(-QI)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [4104]
}
},
{
"id" : 4135,
"uid" : "QG",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "QG",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "752",
"c" : "9"
},
"references" : {}
},
{
"id" : 4136,
"uid" : "I(d,s)<+(((TYPE*Mode)*Id));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4137],
"rhs" : [4139],
"lexval" : [4142],
"branchalias" : [4143]
}
},
{
"id" : 4137,
"uid" : "I(d,s)",
"datatypename" : "source",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"branch" : [4138],
"nature" : [167],
"discipline" : [],
"probe" : []
}
},
{
"id" : 4138,
"uid" : "d,s",
"datatypename" : "branch",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"pnode" : [1906],
"nnode" : [1899],
"discipline" : []
}
},
{
"id" : 4139,
"uid" : "(((TYPE*Mode)*Id))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4140]
}
},
{
"id" : 4140,
"uid" : "((TYPE*Mode)*Id)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4141],
"arg2" : [2921]
}
},
{
"id" : 4141,
"uid" : "(TYPE*Mode)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [149],
"arg2" : [1926]
}
},
{
"id" : 4142,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "753",
"c" : "9"
},
"references" : {}
},
{
"id" : 4143,
"uid" : "ds",
"datatypename" : "branchalias",
"attributes" : {},
"parameters" : {
"name" : "ds"
},
"references" : {
"module" : [2],
"branch" : [4138]
}
},
{
"id" : 4144,
"uid" : "ddt_QD=(ddt(QD));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4145],
"rhs" : [4150],
"lexval" : [4153]
}
},
{
"id" : 4145,
"uid" : "ddt_QD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4146]
}
},
{
"id" : 4146,
"uid" : "ddt_QD",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4147],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4144],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4145, 4148, 4149]
}
},
{
"id" : 4147,
"uid" : "ddt_QD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt_QD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "199",
"c" : "10"
},
"references" : {}
},
{
"id" : 4148,
"uid" : "ddt_QD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4146]
}
},
{
"id" : 4149,
"uid" : "ddt_QD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4146]
}
},
{
"id" : 4150,
"uid" : "(ddt(QD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4151]
}
},
{
"id" : 4151,
"uid" : "ddt(QD)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "64"
},
"references" : {
"lexval" : [4152],
"definition" : [],
"arguments" : [4036]
}
},
{
"id" : 4152,
"uid" : "ddt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "754",
"c" : "18"
},
"references" : {}
},
{
"id" : 4153,
"uid" : "ddt_QD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt_QD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "754",
"c" : "9"
},
"references" : {}
},
{
"id" : 4154,
"uid" : "ddt_QS=(ddt(QS));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4155],
"rhs" : [4160],
"lexval" : [4163]
}
},
{
"id" : 4155,
"uid" : "ddt_QS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4156]
}
},
{
"id" : 4156,
"uid" : "ddt_QS",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4157],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4154],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4155, 4158, 4159]
}
},
{
"id" : 4157,
"uid" : "ddt_QS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt_QS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "199",
"c" : "18"
},
"references" : {}
},
{
"id" : 4158,
"uid" : "ddt_QS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4156]
}
},
{
"id" : 4159,
"uid" : "ddt_QS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4156]
}
},
{
"id" : 4160,
"uid" : "(ddt(QS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4161]
}
},
{
"id" : 4161,
"uid" : "ddt(QS)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "65"
},
"references" : {
"lexval" : [4162],
"definition" : [],
"arguments" : [4070]
}
},
{
"id" : 4162,
"uid" : "ddt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "755",
"c" : "18"
},
"references" : {}
},
{
"id" : 4163,
"uid" : "ddt_QS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt_QS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "755",
"c" : "9"
},
"references" : {}
},
{
"id" : 4164,
"uid" : "if(((Mode==1))) begin :\nI(d,b)<+((TYPE*ddt_QD));\nI(s,b)<+((TYPE*ddt_QS));\nI(d,b)<+((TYPE*Isub));end\n else begin :\nI(s,b)<+((TYPE*ddt_QD));\nI(d,b)<+((TYPE*ddt_QS));\nI(s,b)<+((TYPE*Isub));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [4165],
"then" : [4169],
"else" : [4189]
}
},
{
"id" : 4165,
"uid" : "((Mode==1))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4166]
}
},
{
"id" : 4166,
"uid" : "(Mode==1)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [1927],
"arg2" : [4167]
}
},
{
"id" : 4167,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [4168]
}
},
{
"id" : 4168,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "756",
"c" : "22"
},
"references" : {}
},
{
"id" : 4169,
"uid" : "begin :\nI(d,b)<+((TYPE*ddt_QD));\nI(s,b)<+((TYPE*ddt_QS));\nI(d,b)<+((TYPE*Isub));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [4170],
"block" : [4],
"item" : [4171, 4178, 4185],
"variable" : []
}
},
{
"id" : 4170,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "756",
"c" : "25"
},
"references" : {}
},
{
"id" : 4171,
"uid" : "I(d,b)<+((TYPE*ddt_QD));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4172],
"rhs" : [4174],
"lexval" : [4176],
"branchalias" : [4177]
}
},
{
"id" : 4172,
"uid" : "I(d,b)",
"datatypename" : "source",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"branch" : [4173],
"nature" : [167],
"discipline" : [],
"probe" : []
}
},
{
"id" : 4173,
"uid" : "d,b",
"datatypename" : "branch",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"pnode" : [1906],
"nnode" : [165],
"discipline" : []
}
},
{
"id" : 4174,
"uid" : "((TYPE*ddt_QD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4175]
}
},
{
"id" : 4175,
"uid" : "(TYPE*ddt_QD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [150],
"arg2" : [4148]
}
},
{
"id" : 4176,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "757",
"c" : "13"
},
"references" : {}
},
{
"id" : 4177,
"uid" : "db",
"datatypename" : "branchalias",
"attributes" : {},
"parameters" : {
"name" : "db"
},
"references" : {
"module" : [2],
"branch" : [4173]
}
},
{
"id" : 4178,
"uid" : "I(s,b)<+((TYPE*ddt_QS));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4179],
"rhs" : [4181],
"lexval" : [4183],
"branchalias" : [4184]
}
},
{
"id" : 4179,
"uid" : "I(s,b)",
"datatypename" : "source",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"branch" : [4180],
"nature" : [167],
"discipline" : [],
"probe" : []
}
},
{
"id" : 4180,
"uid" : "s,b",
"datatypename" : "branch",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"pnode" : [1899],
"nnode" : [165],
"discipline" : []
}
},
{
"id" : 4181,
"uid" : "((TYPE*ddt_QS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4182]
}
},
{
"id" : 4182,
"uid" : "(TYPE*ddt_QS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [151],
"arg2" : [4158]
}
},
{
"id" : 4183,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "758",
"c" : "13"
},
"references" : {}
},
{
"id" : 4184,
"uid" : "sb",
"datatypename" : "branchalias",
"attributes" : {},
"parameters" : {
"name" : "sb"
},
"references" : {
"module" : [2],
"branch" : [4180]
}
},
{
"id" : 4185,
"uid" : "I(d,b)<+((TYPE*Isub));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4172],
"rhs" : [4186],
"lexval" : [4188],
"branchalias" : [4177]
}
},
{
"id" : 4186,
"uid" : "((TYPE*Isub))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4187]
}
},
{
"id" : 4187,
"uid" : "(TYPE*Isub)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [152],
"arg2" : [50]
}
},
{
"id" : 4188,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "759",
"c" : "13"
},
"references" : {}
},
{
"id" : 4189,
"uid" : "begin :\nI(s,b)<+((TYPE*ddt_QD));\nI(d,b)<+((TYPE*ddt_QS));\nI(s,b)<+((TYPE*Isub));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [4190],
"block" : [4],
"item" : [4191, 4195, 4199],
"variable" : []
}
},
{
"id" : 4190,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "761",
"c" : "14"
},
"references" : {}
},
{
"id" : 4191,
"uid" : "I(s,b)<+((TYPE*ddt_QD));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4179],
"rhs" : [4192],
"lexval" : [4194],
"branchalias" : [4184]
}
},
{
"id" : 4192,
"uid" : "((TYPE*ddt_QD))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4193]
}
},
{
"id" : 4193,
"uid" : "(TYPE*ddt_QD)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [153],
"arg2" : [4149]
}
},
{
"id" : 4194,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "762",
"c" : "13"
},
"references" : {}
},
{
"id" : 4195,
"uid" : "I(d,b)<+((TYPE*ddt_QS));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4172],
"rhs" : [4196],
"lexval" : [4198],
"branchalias" : [4177]
}
},
{
"id" : 4196,
"uid" : "((TYPE*ddt_QS))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4197]
}
},
{
"id" : 4197,
"uid" : "(TYPE*ddt_QS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [154],
"arg2" : [4159]
}
},
{
"id" : 4198,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "763",
"c" : "13"
},
"references" : {}
},
{
"id" : 4199,
"uid" : "I(s,b)<+((TYPE*Isub));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4179],
"rhs" : [4200],
"lexval" : [4202],
"branchalias" : [4184]
}
},
{
"id" : 4200,
"uid" : "((TYPE*Isub))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4201]
}
},
{
"id" : 4201,
"uid" : "(TYPE*Isub)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [155],
"arg2" : [51]
}
},
{
"id" : 4202,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "764",
"c" : "13"
},
"references" : {}
},
{
"id" : 4203,
"uid" : "I(g,b)<+((TYPE*ddt(QG)));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4204],
"rhs" : [4206],
"lexval" : [4210],
"branchalias" : [4211]
}
},
{
"id" : 4204,
"uid" : "I(g,b)",
"datatypename" : "source",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"branch" : [4205],
"nature" : [167],
"discipline" : [],
"probe" : []
}
},
{
"id" : 4205,
"uid" : "g,b",
"datatypename" : "branch",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"pnode" : [173],
"nnode" : [165],
"discipline" : []
}
},
{
"id" : 4206,
"uid" : "((TYPE*ddt(QG)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4207]
}
},
{
"id" : 4207,
"uid" : "(TYPE*ddt(QG))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [156],
"arg2" : [4208]
}
},
{
"id" : 4208,
"uid" : "ddt(QG)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "66"
},
"references" : {
"lexval" : [4209],
"definition" : [],
"arguments" : [4131]
}
},
{
"id" : 4209,
"uid" : "ddt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "766",
"c" : "25"
},
"references" : {}
},
{
"id" : 4210,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "766",
"c" : "9"
},
"references" : {}
},
{
"id" : 4211,
"uid" : "gb",
"datatypename" : "branchalias",
"attributes" : {},
"parameters" : {
"name" : "gb"
},
"references" : {
"module" : [2],
"branch" : [4205]
}
},
{
"id" : 4212,
"uid" : "if((Noise)) begin :Noise_block\nreal S_flicker,S_thermal;\nS_thermal=((((4*1.3806226e-23)*T)*Gn));\nS_flicker=((((KF*gm)*gm)/(((Weff*NS)*Leff)*COX)));\nI(d,s)<+(white_noise(S_thermal,\"thermal\"));\nI(d,s)<+(flicker_noise(S_flicker,AF,\"flicker\"));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [4213],
"then" : [4227],
"else" : []
}
},
{
"id" : 4213,
"uid" : "(Noise)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4214]
}
},
{
"id" : 4214,
"uid" : "Noise",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4215]
}
},
{
"id" : 4215,
"uid" : "Noise",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "integer",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4216],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4217],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4220],
"instance" : [4214]
}
},
{
"id" : 4216,
"uid" : "Noise",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Noise",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "215",
"c" : "23"
},
"references" : {}
},
{
"id" : 4217,
"uid" : "(1)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4218]
}
},
{
"id" : 4218,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [4219]
}
},
{
"id" : 4219,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "215",
"c" : "31"
},
"references" : {}
},
{
"id" : 4220,
"uid" : "from [(0):(1)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4221],
"supexpr" : [4224]
}
},
{
"id" : 4221,
"uid" : "(0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4222]
}
},
{
"id" : 4222,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [4223]
}
},
{
"id" : 4223,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "215",
"c" : "39"
},
"references" : {}
},
{
"id" : 4224,
"uid" : "(1)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4225]
}
},
{
"id" : 4225,
"uid" : "1",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [4226]
}
},
{
"id" : 4226,
"uid" : "1",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "215",
"c" : "41"
},
"references" : {}
},
{
"id" : 4227,
"uid" : "begin :Noise_block\nreal S_flicker,S_thermal;\nS_thermal=((((4*1.3806226e-23)*T)*Gn));\nS_flicker=((((KF*gm)*gm)/(((Weff*NS)*Leff)*COX)));\nI(d,s)<+(white_noise(S_thermal,\"thermal\"));\nI(d,s)<+(flicker_noise(S_flicker,AF,\"flicker\"));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [4228],
"block" : [4],
"item" : [4229, 4258, 4232, 4270, 4276],
"variable" : [4230, 4256]
}
},
{
"id" : 4228,
"uid" : "Noise_block",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "Noise_block",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "768",
"c" : "20"
},
"references" : {}
},
{
"id" : 4229,
"uid" : "real S_flicker,S_thermal;",
"datatypename" : "blockvariable",
"attributes" : {},
"parameters" : {},
"references" : {
"block" : [4227],
"variable" : [4230, 4256]
}
},
{
"id" : 4230,
"uid" : "S_flicker",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4231],
"block" : [4227],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4232],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4233, 4255]
}
},
{
"id" : 4231,
"uid" : "S_flicker",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "S_flicker",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "769",
"c" : "18"
},
"references" : {}
},
{
"id" : 4232,
"uid" : "S_flicker=((((KF*gm)*gm)/(((Weff*NS)*Leff)*COX)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4233],
"rhs" : [4234],
"lexval" : [4254]
}
},
{
"id" : 4233,
"uid" : "S_flicker",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4230]
}
},
{
"id" : 4234,
"uid" : "((((KF*gm)*gm)/(((Weff*NS)*Leff)*COX)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4235]
}
},
{
"id" : 4235,
"uid" : "(((KF*gm)*gm)/(((Weff*NS)*Leff)*COX))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4236],
"arg2" : [4251]
}
},
{
"id" : 4236,
"uid" : "((KF*gm)*gm)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4237],
"arg2" : [3797]
}
},
{
"id" : 4237,
"uid" : "(KF*gm)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4238],
"arg2" : [3796]
}
},
{
"id" : 4238,
"uid" : "KF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4239]
}
},
{
"id" : 4239,
"uid" : "KF",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4240],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4241],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4244],
"instance" : [4238]
}
},
{
"id" : 4240,
"uid" : "KF",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "KF",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "276",
"c" : "20"
},
"references" : {}
},
{
"id" : 4241,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4242]
}
},
{
"id" : 4242,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4243]
}
},
{
"id" : 4243,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "276",
"c" : "25"
},
"references" : {}
},
{
"id" : 4244,
"uid" : "from [(0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4245],
"supexpr" : [4248]
}
},
{
"id" : 4245,
"uid" : "(0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4246]
}
},
{
"id" : 4246,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [4247]
}
},
{
"id" : 4247,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "276",
"c" : "35"
},
"references" : {}
},
{
"id" : 4248,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4249]
}
},
{
"id" : 4249,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4250]
}
},
{
"id" : 4250,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "276",
"c" : "37"
},
"references" : {}
},
{
"id" : 4251,
"uid" : "(((Weff*NS)*Leff)*COX)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4252],
"arg2" : [456]
}
},
{
"id" : 4252,
"uid" : "((Weff*NS)*Leff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4253],
"arg2" : [297]
}
},
{
"id" : 4253,
"uid" : "(Weff*NS)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [250],
"arg2" : [506]
}
},
{
"id" : 4254,
"uid" : "S_flicker",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "S_flicker",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "771",
"c" : "13"
},
"references" : {}
},
{
"id" : 4255,
"uid" : "S_flicker",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4230]
}
},
{
"id" : 4256,
"uid" : "S_thermal",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4257],
"block" : [4227],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4258],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4259, 4269]
}
},
{
"id" : 4257,
"uid" : "S_thermal",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "S_thermal",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "769",
"c" : "29"
},
"references" : {}
},
{
"id" : 4258,
"uid" : "S_thermal=((((4*1.3806226e-23)*T)*Gn));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4259],
"rhs" : [4260],
"lexval" : [4268]
}
},
{
"id" : 4259,
"uid" : "S_thermal",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4256]
}
},
{
"id" : 4260,
"uid" : "((((4*1.3806226e-23)*T)*Gn))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4261]
}
},
{
"id" : 4261,
"uid" : "(((4*1.3806226e-23)*T)*Gn)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4262],
"arg2" : [2951]
}
},
{
"id" : 4262,
"uid" : "((4*1.3806226e-23)*T)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4263],
"arg2" : [370]
}
},
{
"id" : 4263,
"uid" : "(4*1.3806226e-23)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4264],
"arg2" : [4266]
}
},
{
"id" : 4264,
"uid" : "4",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [4265]
}
},
{
"id" : 4265,
"uid" : "4",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "770",
"c" : "25"
},
"references" : {}
},
{
"id" : 4266,
"uid" : "1.3806226e-23",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4267]
}
},
{
"id" : 4267,
"uid" : "1.3806226e-23",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.3806226e-23",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "770",
"c" : "30"
},
"references" : {}
},
{
"id" : 4268,
"uid" : "S_thermal",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "S_thermal",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "770",
"c" : "13"
},
"references" : {}
},
{
"id" : 4269,
"uid" : "S_thermal",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4256]
}
},
{
"id" : 4270,
"uid" : "I(d,s)<+(white_noise(S_thermal,\"thermal\"));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4137],
"rhs" : [4271],
"lexval" : [4275],
"branchalias" : [4143]
}
},
{
"id" : 4271,
"uid" : "(white_noise(S_thermal,\"thermal\"))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4272]
}
},
{
"id" : 4272,
"uid" : "white_noise(S_thermal,\"thermal\")",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "67"
},
"references" : {
"lexval" : [4273],
"definition" : [],
"arguments" : [4269, 4274]
}
},
{
"id" : 4273,
"uid" : "white_noise",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "white_noise",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "772",
"c" : "22"
},
"references" : {}
},
{
"id" : 4274,
"uid" : "\"thermal\"",
"datatypename" : "string",
"attributes" : {},
"parameters" : {
"value" : "thermal"
},
"references" : {}
},
{
"id" : 4275,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "772",
"c" : "13"
},
"references" : {}
},
{
"id" : 4276,
"uid" : "I(d,s)<+(flicker_noise(S_flicker,AF,\"flicker\"));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4137],
"rhs" : [4277],
"lexval" : [4294],
"branchalias" : [4143]
}
},
{
"id" : 4277,
"uid" : "(flicker_noise(S_flicker,AF,\"flicker\"))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4278]
}
},
{
"id" : 4278,
"uid" : "flicker_noise(S_flicker,AF,\"flicker\")",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "68"
},
"references" : {
"lexval" : [4279],
"definition" : [],
"arguments" : [4255, 4280, 4293]
}
},
{
"id" : 4279,
"uid" : "flicker_noise",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "flicker_noise",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "773",
"c" : "22"
},
"references" : {}
},
{
"id" : 4280,
"uid" : "AF",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4281]
}
},
{
"id" : 4281,
"uid" : "AF",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4282],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4283],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4286],
"instance" : [4280]
}
},
{
"id" : 4282,
"uid" : "AF",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "AF",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "275",
"c" : "20"
},
"references" : {}
},
{
"id" : 4283,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4284]
}
},
{
"id" : 4284,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4285]
}
},
{
"id" : 4285,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "275",
"c" : "25"
},
"references" : {}
},
{
"id" : 4286,
"uid" : "from ((0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4287],
"supexpr" : [4290]
}
},
{
"id" : 4287,
"uid" : "(0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4288]
}
},
{
"id" : 4288,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [4289]
}
},
{
"id" : 4289,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "275",
"c" : "35"
},
"references" : {}
},
{
"id" : 4290,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4291]
}
},
{
"id" : 4291,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4292]
}
},
{
"id" : 4292,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "275",
"c" : "37"
},
"references" : {}
},
{
"id" : 4293,
"uid" : "\"flicker\"",
"datatypename" : "string",
"attributes" : {},
"parameters" : {
"value" : "flicker"
},
"references" : {}
},
{
"id" : 4294,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "773",
"c" : "13"
},
"references" : {}
},
{
"id" : 4295,
"uid" : "if((((AS==0.0)&&(HDIF>0.0)))) as_i=(((2.0*HDIF)*Weff)); else as_i=(AS);",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [4296],
"then" : [4318],
"else" : [4322]
}
},
{
"id" : 4296,
"uid" : "(((AS==0.0)&&(HDIF>0.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4297]
}
},
{
"id" : 4297,
"uid" : "((AS==0.0)&&(HDIF>0.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "and"
},
"references" : {
"arg1" : [4298],
"arg2" : [4315]
}
},
{
"id" : 4298,
"uid" : "(AS==0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [4299],
"arg2" : [4313]
}
},
{
"id" : 4299,
"uid" : "AS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4300]
}
},
{
"id" : 4300,
"uid" : "AS",
"datatypename" : "variableprototype",
"attributes" : {
"type" : "instance",
"xyceAlsoModel" : "yes"
},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4301],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4302],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4305],
"instance" : [4299, 4312]
}
},
{
"id" : 4301,
"uid" : "AS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "AS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "230",
"c" : "20"
},
"references" : {}
},
{
"id" : 4302,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4303]
}
},
{
"id" : 4303,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4304]
}
},
{
"id" : 4304,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "230",
"c" : "25"
},
"references" : {}
},
{
"id" : 4305,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4306],
"supexpr" : [4309]
}
},
{
"id" : 4306,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4307]
}
},
{
"id" : 4307,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4308]
}
},
{
"id" : 4308,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "230",
"c" : "35"
},
"references" : {}
},
{
"id" : 4309,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4310]
}
},
{
"id" : 4310,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4311]
}
},
{
"id" : 4311,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "230",
"c" : "39"
},
"references" : {}
},
{
"id" : 4312,
"uid" : "AS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4300]
}
},
{
"id" : 4313,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4314]
}
},
{
"id" : 4314,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "779",
"c" : "20"
},
"references" : {}
},
{
"id" : 4315,
"uid" : "(HDIF>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [3849],
"arg2" : [4316]
}
},
{
"id" : 4316,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4317]
}
},
{
"id" : 4317,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "779",
"c" : "34"
},
"references" : {}
},
{
"id" : 4318,
"uid" : "as_i=(((2.0*HDIF)*Weff));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4319],
"rhs" : [4330],
"lexval" : [4335]
}
},
{
"id" : 4319,
"uid" : "as_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4320]
}
},
{
"id" : 4320,
"uid" : "as_i",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [4321],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4322],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4319, 4323, 4326, 4327, 4328, 4329]
}
},
{
"id" : 4321,
"uid" : "as_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "as_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "201",
"c" : "10"
},
"references" : {}
},
{
"id" : 4322,
"uid" : "as_i=(AS);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4323],
"rhs" : [4324],
"lexval" : [4325]
}
},
{
"id" : 4323,
"uid" : "as_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4320]
}
},
{
"id" : 4324,
"uid" : "(AS)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4312]
}
},
{
"id" : 4325,
"uid" : "as_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "as_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "780",
"c" : "14"
},
"references" : {}
},
{
"id" : 4326,
"uid" : "as_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4320]
}
},
{
"id" : 4327,
"uid" : "as_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4320]
}
},
{
"id" : 4328,
"uid" : "as_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4320]
}
},
{
"id" : 4329,
"uid" : "as_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4320]
}
},
{
"id" : 4330,
"uid" : "(((2.0*HDIF)*Weff))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4331]
}
},
{
"id" : 4331,
"uid" : "((2.0*HDIF)*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4332],
"arg2" : [251]
}
},
{
"id" : 4332,
"uid" : "(2.0*HDIF)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4333],
"arg2" : [3850]
}
},
{
"id" : 4333,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4334]
}
},
{
"id" : 4334,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "779",
"c" : "47"
},
"references" : {}
},
{
"id" : 4335,
"uid" : "as_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "as_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "779",
"c" : "40"
},
"references" : {}
},
{
"id" : 4336,
"uid" : "if((((PS==0.0)&&(HDIF>0.0)))) ps_i=(((4.0*HDIF)+(1.0*Weff))); else ps_i=(PS);",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [4337],
"then" : [4359],
"else" : [4363]
}
},
{
"id" : 4337,
"uid" : "(((PS==0.0)&&(HDIF>0.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4338]
}
},
{
"id" : 4338,
"uid" : "((PS==0.0)&&(HDIF>0.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "and"
},
"references" : {
"arg1" : [4339],
"arg2" : [4356]
}
},
{
"id" : 4339,
"uid" : "(PS==0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [4340],
"arg2" : [4354]
}
},
{
"id" : 4340,
"uid" : "PS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4341]
}
},
{
"id" : 4341,
"uid" : "PS",
"datatypename" : "variableprototype",
"attributes" : {
"type" : "instance",
"xyceAlsoModel" : "yes"
},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4342],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4343],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4346],
"instance" : [4340, 4353]
}
},
{
"id" : 4342,
"uid" : "PS",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PS",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "234",
"c" : "20"
},
"references" : {}
},
{
"id" : 4343,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4344]
}
},
{
"id" : 4344,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4345]
}
},
{
"id" : 4345,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "234",
"c" : "25"
},
"references" : {}
},
{
"id" : 4346,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4347],
"supexpr" : [4350]
}
},
{
"id" : 4347,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4348]
}
},
{
"id" : 4348,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4349]
}
},
{
"id" : 4349,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "234",
"c" : "35"
},
"references" : {}
},
{
"id" : 4350,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4351]
}
},
{
"id" : 4351,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4352]
}
},
{
"id" : 4352,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "234",
"c" : "39"
},
"references" : {}
},
{
"id" : 4353,
"uid" : "PS",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4341]
}
},
{
"id" : 4354,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4355]
}
},
{
"id" : 4355,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "781",
"c" : "20"
},
"references" : {}
},
{
"id" : 4356,
"uid" : "(HDIF>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [3851],
"arg2" : [4357]
}
},
{
"id" : 4357,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4358]
}
},
{
"id" : 4358,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "781",
"c" : "34"
},
"references" : {}
},
{
"id" : 4359,
"uid" : "ps_i=(((4.0*HDIF)+(1.0*Weff)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4360],
"rhs" : [4371],
"lexval" : [4379]
}
},
{
"id" : 4360,
"uid" : "ps_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4361]
}
},
{
"id" : 4361,
"uid" : "ps_i",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [4362],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4363],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4360, 4364, 4367, 4368, 4369, 4370]
}
},
{
"id" : 4362,
"uid" : "ps_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ps_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "201",
"c" : "22"
},
"references" : {}
},
{
"id" : 4363,
"uid" : "ps_i=(PS);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4364],
"rhs" : [4365],
"lexval" : [4366]
}
},
{
"id" : 4364,
"uid" : "ps_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4361]
}
},
{
"id" : 4365,
"uid" : "(PS)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4353]
}
},
{
"id" : 4366,
"uid" : "ps_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ps_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "782",
"c" : "14"
},
"references" : {}
},
{
"id" : 4367,
"uid" : "ps_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4361]
}
},
{
"id" : 4368,
"uid" : "ps_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4361]
}
},
{
"id" : 4369,
"uid" : "ps_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4361]
}
},
{
"id" : 4370,
"uid" : "ps_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4361]
}
},
{
"id" : 4371,
"uid" : "(((4.0*HDIF)+(1.0*Weff)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4372]
}
},
{
"id" : 4372,
"uid" : "((4.0*HDIF)+(1.0*Weff))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4373],
"arg2" : [4376]
}
},
{
"id" : 4373,
"uid" : "(4.0*HDIF)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4374],
"arg2" : [3852]
}
},
{
"id" : 4374,
"uid" : "4.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4375]
}
},
{
"id" : 4375,
"uid" : "4.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "781",
"c" : "47"
},
"references" : {}
},
{
"id" : 4376,
"uid" : "(1.0*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4377],
"arg2" : [252]
}
},
{
"id" : 4377,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4378]
}
},
{
"id" : 4378,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "781",
"c" : "56"
},
"references" : {}
},
{
"id" : 4379,
"uid" : "ps_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ps_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "781",
"c" : "40"
},
"references" : {}
},
{
"id" : 4380,
"uid" : "if((((AD==0.0)&&(HDIF>0.0)))) ad_i=(((2.0*HDIF)*Weff)); else ad_i=(AD);",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [4381],
"then" : [4403],
"else" : [4407]
}
},
{
"id" : 4381,
"uid" : "(((AD==0.0)&&(HDIF>0.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4382]
}
},
{
"id" : 4382,
"uid" : "((AD==0.0)&&(HDIF>0.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "and"
},
"references" : {
"arg1" : [4383],
"arg2" : [4400]
}
},
{
"id" : 4383,
"uid" : "(AD==0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [4384],
"arg2" : [4398]
}
},
{
"id" : 4384,
"uid" : "AD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4385]
}
},
{
"id" : 4385,
"uid" : "AD",
"datatypename" : "variableprototype",
"attributes" : {
"type" : "instance",
"xyceAlsoModel" : "yes"
},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4386],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4387],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4390],
"instance" : [4384, 4397]
}
},
{
"id" : 4386,
"uid" : "AD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "AD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "232",
"c" : "20"
},
"references" : {}
},
{
"id" : 4387,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4388]
}
},
{
"id" : 4388,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4389]
}
},
{
"id" : 4389,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "232",
"c" : "25"
},
"references" : {}
},
{
"id" : 4390,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4391],
"supexpr" : [4394]
}
},
{
"id" : 4391,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4392]
}
},
{
"id" : 4392,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4393]
}
},
{
"id" : 4393,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "232",
"c" : "35"
},
"references" : {}
},
{
"id" : 4394,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4395]
}
},
{
"id" : 4395,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4396]
}
},
{
"id" : 4396,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "232",
"c" : "39"
},
"references" : {}
},
{
"id" : 4397,
"uid" : "AD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4385]
}
},
{
"id" : 4398,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4399]
}
},
{
"id" : 4399,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "783",
"c" : "20"
},
"references" : {}
},
{
"id" : 4400,
"uid" : "(HDIF>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [3853],
"arg2" : [4401]
}
},
{
"id" : 4401,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4402]
}
},
{
"id" : 4402,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "783",
"c" : "34"
},
"references" : {}
},
{
"id" : 4403,
"uid" : "ad_i=(((2.0*HDIF)*Weff));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4404],
"rhs" : [4415],
"lexval" : [4420]
}
},
{
"id" : 4404,
"uid" : "ad_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4405]
}
},
{
"id" : 4405,
"uid" : "ad_i",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [4406],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4407],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4404, 4408, 4411, 4412, 4413, 4414]
}
},
{
"id" : 4406,
"uid" : "ad_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ad_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "201",
"c" : "16"
},
"references" : {}
},
{
"id" : 4407,
"uid" : "ad_i=(AD);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4408],
"rhs" : [4409],
"lexval" : [4410]
}
},
{
"id" : 4408,
"uid" : "ad_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4405]
}
},
{
"id" : 4409,
"uid" : "(AD)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4397]
}
},
{
"id" : 4410,
"uid" : "ad_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ad_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "784",
"c" : "14"
},
"references" : {}
},
{
"id" : 4411,
"uid" : "ad_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4405]
}
},
{
"id" : 4412,
"uid" : "ad_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4405]
}
},
{
"id" : 4413,
"uid" : "ad_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4405]
}
},
{
"id" : 4414,
"uid" : "ad_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4405]
}
},
{
"id" : 4415,
"uid" : "(((2.0*HDIF)*Weff))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4416]
}
},
{
"id" : 4416,
"uid" : "((2.0*HDIF)*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4417],
"arg2" : [253]
}
},
{
"id" : 4417,
"uid" : "(2.0*HDIF)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4418],
"arg2" : [3854]
}
},
{
"id" : 4418,
"uid" : "2.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4419]
}
},
{
"id" : 4419,
"uid" : "2.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "2.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "783",
"c" : "47"
},
"references" : {}
},
{
"id" : 4420,
"uid" : "ad_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ad_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "783",
"c" : "40"
},
"references" : {}
},
{
"id" : 4421,
"uid" : "if((((PD==0.0)&&(HDIF>0.0)))) pd_i=(((4.0*HDIF)+(1.0*Weff))); else pd_i=(PD);",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [4422],
"then" : [4444],
"else" : [4448]
}
},
{
"id" : 4422,
"uid" : "(((PD==0.0)&&(HDIF>0.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4423]
}
},
{
"id" : 4423,
"uid" : "((PD==0.0)&&(HDIF>0.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "and"
},
"references" : {
"arg1" : [4424],
"arg2" : [4441]
}
},
{
"id" : 4424,
"uid" : "(PD==0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "equ"
},
"references" : {
"arg1" : [4425],
"arg2" : [4439]
}
},
{
"id" : 4425,
"uid" : "PD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4426]
}
},
{
"id" : 4426,
"uid" : "PD",
"datatypename" : "variableprototype",
"attributes" : {
"type" : "instance",
"xyceAlsoModel" : "yes"
},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4427],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4428],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4431],
"instance" : [4425, 4438]
}
},
{
"id" : 4427,
"uid" : "PD",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "PD",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "236",
"c" : "20"
},
"references" : {}
},
{
"id" : 4428,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4429]
}
},
{
"id" : 4429,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4430]
}
},
{
"id" : 4430,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "236",
"c" : "25"
},
"references" : {}
},
{
"id" : 4431,
"uid" : "from [(0.0):(+inf)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4432],
"supexpr" : [4435]
}
},
{
"id" : 4432,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4433]
}
},
{
"id" : 4433,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4434]
}
},
{
"id" : 4434,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "236",
"c" : "35"
},
"references" : {}
},
{
"id" : 4435,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4436]
}
},
{
"id" : 4436,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4437]
}
},
{
"id" : 4437,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "236",
"c" : "39"
},
"references" : {}
},
{
"id" : 4438,
"uid" : "PD",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4426]
}
},
{
"id" : 4439,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4440]
}
},
{
"id" : 4440,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "785",
"c" : "20"
},
"references" : {}
},
{
"id" : 4441,
"uid" : "(HDIF>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [3855],
"arg2" : [4442]
}
},
{
"id" : 4442,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4443]
}
},
{
"id" : 4443,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "785",
"c" : "34"
},
"references" : {}
},
{
"id" : 4444,
"uid" : "pd_i=(((4.0*HDIF)+(1.0*Weff)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4445],
"rhs" : [4456],
"lexval" : [4464]
}
},
{
"id" : 4445,
"uid" : "pd_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4446]
}
},
{
"id" : 4446,
"uid" : "pd_i",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [4447],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4448],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4445, 4449, 4452, 4453, 4454, 4455]
}
},
{
"id" : 4447,
"uid" : "pd_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pd_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "201",
"c" : "28"
},
"references" : {}
},
{
"id" : 4448,
"uid" : "pd_i=(PD);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4449],
"rhs" : [4450],
"lexval" : [4451]
}
},
{
"id" : 4449,
"uid" : "pd_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4446]
}
},
{
"id" : 4450,
"uid" : "(PD)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4438]
}
},
{
"id" : 4451,
"uid" : "pd_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pd_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "786",
"c" : "14"
},
"references" : {}
},
{
"id" : 4452,
"uid" : "pd_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4446]
}
},
{
"id" : 4453,
"uid" : "pd_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4446]
}
},
{
"id" : 4454,
"uid" : "pd_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4446]
}
},
{
"id" : 4455,
"uid" : "pd_i",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4446]
}
},
{
"id" : 4456,
"uid" : "(((4.0*HDIF)+(1.0*Weff)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4457]
}
},
{
"id" : 4457,
"uid" : "((4.0*HDIF)+(1.0*Weff))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4458],
"arg2" : [4461]
}
},
{
"id" : 4458,
"uid" : "(4.0*HDIF)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4459],
"arg2" : [3856]
}
},
{
"id" : 4459,
"uid" : "4.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4460]
}
},
{
"id" : 4460,
"uid" : "4.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "4.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "785",
"c" : "47"
},
"references" : {}
},
{
"id" : 4461,
"uid" : "(1.0*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4462],
"arg2" : [254]
}
},
{
"id" : 4462,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4463]
}
},
{
"id" : 4463,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "785",
"c" : "56"
},
"references" : {}
},
{
"id" : 4464,
"uid" : "pd_i",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pd_i",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "785",
"c" : "40"
},
"references" : {}
},
{
"id" : 4465,
"uid" : "temp_arg=(exp(((((refEg/$vt(Tnom))-(Eg/Vt))+(tp_xti*ln(ratioT)))/xd_n)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4466],
"rhs" : [4472],
"lexval" : [4515]
}
},
{
"id" : 4466,
"uid" : "temp_arg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4467]
}
},
{
"id" : 4467,
"uid" : "temp_arg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4468],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4465],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4466, 4469, 4470, 4471]
}
},
{
"id" : 4468,
"uid" : "temp_arg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "temp_arg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "202",
"c" : "10"
},
"references" : {}
},
{
"id" : 4469,
"uid" : "temp_arg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4467]
}
},
{
"id" : 4470,
"uid" : "temp_arg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4467]
}
},
{
"id" : 4471,
"uid" : "temp_arg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4467]
}
},
{
"id" : 4472,
"uid" : "(exp(((((refEg/$vt(Tnom))-(Eg/Vt))+(tp_xti*ln(ratioT)))/xd_n)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4473]
}
},
{
"id" : 4473,
"uid" : "exp(((((refEg/$vt(Tnom))-(Eg/Vt))+(tp_xti*ln(ratioT)))/xd_n))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "71"
},
"references" : {
"lexval" : [4474],
"definition" : [],
"arguments" : [4475]
}
},
{
"id" : 4474,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "788",
"c" : "20"
},
"references" : {}
},
{
"id" : 4475,
"uid" : "((((refEg/$vt(Tnom))-(Eg/Vt))+(tp_xti*ln(ratioT)))/xd_n)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4476],
"arg2" : [4498]
}
},
{
"id" : 4476,
"uid" : "(((refEg/$vt(Tnom))-(Eg/Vt))+(tp_xti*ln(ratioT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4477],
"arg2" : [4482]
}
},
{
"id" : 4477,
"uid" : "((refEg/$vt(Tnom))-(Eg/Vt))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4478],
"arg2" : [4481]
}
},
{
"id" : 4478,
"uid" : "(refEg/$vt(Tnom))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1582],
"arg2" : [4479]
}
},
{
"id" : 4479,
"uid" : "$vt(Tnom)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "69"
},
"references" : {
"lexval" : [4480],
"definition" : [],
"arguments" : [393]
}
},
{
"id" : 4480,
"uid" : "$vt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "$vt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "788",
"c" : "31"
},
"references" : {}
},
{
"id" : 4481,
"uid" : "(Eg/Vt)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [1563],
"arg2" : [851]
}
},
{
"id" : 4482,
"uid" : "(tp_xti*ln(ratioT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4483],
"arg2" : [4496]
}
},
{
"id" : 4483,
"uid" : "tp_xti",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4484]
}
},
{
"id" : 4484,
"uid" : "tp_xti",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4485],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4486],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4489],
"instance" : [4483]
}
},
{
"id" : 4485,
"uid" : "tp_xti",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_xti",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "300",
"c" : "20"
},
"references" : {}
},
{
"id" : 4486,
"uid" : "(3.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4487]
}
},
{
"id" : 4487,
"uid" : "3.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4488]
}
},
{
"id" : 4488,
"uid" : "3.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "3.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "300",
"c" : "36"
},
"references" : {}
},
{
"id" : 4489,
"uid" : "from ((-inf):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4490],
"supexpr" : [4493]
}
},
{
"id" : 4490,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [4491]
}
},
{
"id" : 4491,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4492]
}
},
{
"id" : 4492,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "300",
"c" : "57"
},
"references" : {}
},
{
"id" : 4493,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4494]
}
},
{
"id" : 4494,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4495]
}
},
{
"id" : 4495,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "300",
"c" : "61"
},
"references" : {}
},
{
"id" : 4496,
"uid" : "ln(ratioT)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "70"
},
"references" : {
"lexval" : [4497],
"definition" : [],
"arguments" : [1605]
}
},
{
"id" : 4497,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "788",
"c" : "58"
},
"references" : {}
},
{
"id" : 4498,
"uid" : "xd_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4499]
}
},
{
"id" : 4499,
"uid" : "xd_n",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4500],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4501],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4504],
"instance" : [4498, 4511, 4512, 4513, 4514]
}
},
{
"id" : 4500,
"uid" : "xd_n",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_n",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "278",
"c" : "20"
},
"references" : {}
},
{
"id" : 4501,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4502]
}
},
{
"id" : 4502,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4503]
}
},
{
"id" : 4503,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "278",
"c" : "36"
},
"references" : {}
},
{
"id" : 4504,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4505],
"supexpr" : [4508]
}
},
{
"id" : 4505,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4506]
}
},
{
"id" : 4506,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4507]
}
},
{
"id" : 4507,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "278",
"c" : "56"
},
"references" : {}
},
{
"id" : 4508,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4509]
}
},
{
"id" : 4509,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4510]
}
},
{
"id" : 4510,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "278",
"c" : "60"
},
"references" : {}
},
{
"id" : 4511,
"uid" : "xd_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4499]
}
},
{
"id" : 4512,
"uid" : "xd_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4499]
}
},
{
"id" : 4513,
"uid" : "xd_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4499]
}
},
{
"id" : 4514,
"uid" : "xd_n",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4499]
}
},
{
"id" : 4515,
"uid" : "temp_arg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "temp_arg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "788",
"c" : "9"
},
"references" : {}
},
{
"id" : 4516,
"uid" : "js_t=((xd_js*temp_arg));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4517],
"rhs" : [4524],
"lexval" : [4539]
}
},
{
"id" : 4517,
"uid" : "js_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4518]
}
},
{
"id" : 4518,
"uid" : "js_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4519],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4516],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4517, 4520, 4521, 4522, 4523]
}
},
{
"id" : 4519,
"uid" : "js_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "js_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "203",
"c" : "10"
},
"references" : {}
},
{
"id" : 4520,
"uid" : "js_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4518]
}
},
{
"id" : 4521,
"uid" : "js_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4518]
}
},
{
"id" : 4522,
"uid" : "js_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4518]
}
},
{
"id" : 4523,
"uid" : "js_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4518]
}
},
{
"id" : 4524,
"uid" : "((xd_js*temp_arg))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4525]
}
},
{
"id" : 4525,
"uid" : "(xd_js*temp_arg)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4526],
"arg2" : [4469]
}
},
{
"id" : 4526,
"uid" : "xd_js",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4527]
}
},
{
"id" : 4527,
"uid" : "xd_js",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4528],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4529],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4532],
"instance" : [4526]
}
},
{
"id" : 4528,
"uid" : "xd_js",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_js",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "279",
"c" : "20"
},
"references" : {}
},
{
"id" : 4529,
"uid" : "(1.0E-09)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4530]
}
},
{
"id" : 4530,
"uid" : "1.0E-09",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4531]
}
},
{
"id" : 4531,
"uid" : "1.0E-09",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0E-09",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "279",
"c" : "36"
},
"references" : {}
},
{
"id" : 4532,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4533],
"supexpr" : [4536]
}
},
{
"id" : 4533,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4534]
}
},
{
"id" : 4534,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4535]
}
},
{
"id" : 4535,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "279",
"c" : "56"
},
"references" : {}
},
{
"id" : 4536,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4537]
}
},
{
"id" : 4537,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4538]
}
},
{
"id" : 4538,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "279",
"c" : "60"
},
"references" : {}
},
{
"id" : 4539,
"uid" : "js_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "js_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "789",
"c" : "9"
},
"references" : {}
},
{
"id" : 4540,
"uid" : "jsw_t=((xd_jsw*temp_arg));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4541],
"rhs" : [4548],
"lexval" : [4563]
}
},
{
"id" : 4541,
"uid" : "jsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4542]
}
},
{
"id" : 4542,
"uid" : "jsw_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4543],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4540],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4541, 4544, 4545, 4546, 4547]
}
},
{
"id" : 4543,
"uid" : "jsw_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "jsw_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "203",
"c" : "16"
},
"references" : {}
},
{
"id" : 4544,
"uid" : "jsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4542]
}
},
{
"id" : 4545,
"uid" : "jsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4542]
}
},
{
"id" : 4546,
"uid" : "jsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4542]
}
},
{
"id" : 4547,
"uid" : "jsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4542]
}
},
{
"id" : 4548,
"uid" : "((xd_jsw*temp_arg))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4549]
}
},
{
"id" : 4549,
"uid" : "(xd_jsw*temp_arg)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4550],
"arg2" : [4470]
}
},
{
"id" : 4550,
"uid" : "xd_jsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4551]
}
},
{
"id" : 4551,
"uid" : "xd_jsw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4552],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4553],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4556],
"instance" : [4550]
}
},
{
"id" : 4552,
"uid" : "xd_jsw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_jsw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "280",
"c" : "20"
},
"references" : {}
},
{
"id" : 4553,
"uid" : "(1.0E-12)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4554]
}
},
{
"id" : 4554,
"uid" : "1.0E-12",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4555]
}
},
{
"id" : 4555,
"uid" : "1.0E-12",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0E-12",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "280",
"c" : "36"
},
"references" : {}
},
{
"id" : 4556,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4557],
"supexpr" : [4560]
}
},
{
"id" : 4557,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4558]
}
},
{
"id" : 4558,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4559]
}
},
{
"id" : 4559,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "280",
"c" : "56"
},
"references" : {}
},
{
"id" : 4560,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4561]
}
},
{
"id" : 4561,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4562]
}
},
{
"id" : 4562,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "280",
"c" : "60"
},
"references" : {}
},
{
"id" : 4563,
"uid" : "jsw_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "jsw_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "790",
"c" : "9"
},
"references" : {}
},
{
"id" : 4564,
"uid" : "jswg_t=((xd_jswg*temp_arg));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4565],
"rhs" : [4572],
"lexval" : [4587]
}
},
{
"id" : 4565,
"uid" : "jswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4566]
}
},
{
"id" : 4566,
"uid" : "jswg_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4567],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4564],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4565, 4568, 4569, 4570, 4571]
}
},
{
"id" : 4567,
"uid" : "jswg_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "jswg_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "203",
"c" : "23"
},
"references" : {}
},
{
"id" : 4568,
"uid" : "jswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4566]
}
},
{
"id" : 4569,
"uid" : "jswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4566]
}
},
{
"id" : 4570,
"uid" : "jswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4566]
}
},
{
"id" : 4571,
"uid" : "jswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4566]
}
},
{
"id" : 4572,
"uid" : "((xd_jswg*temp_arg))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4573]
}
},
{
"id" : 4573,
"uid" : "(xd_jswg*temp_arg)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4574],
"arg2" : [4471]
}
},
{
"id" : 4574,
"uid" : "xd_jswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4575]
}
},
{
"id" : 4575,
"uid" : "xd_jswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4576],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4577],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4580],
"instance" : [4574]
}
},
{
"id" : 4576,
"uid" : "xd_jswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_jswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "281",
"c" : "20"
},
"references" : {}
},
{
"id" : 4577,
"uid" : "(1.0E-12)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4578]
}
},
{
"id" : 4578,
"uid" : "1.0E-12",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4579]
}
},
{
"id" : 4579,
"uid" : "1.0E-12",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0E-12",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "281",
"c" : "36"
},
"references" : {}
},
{
"id" : 4580,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4581],
"supexpr" : [4584]
}
},
{
"id" : 4581,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4582]
}
},
{
"id" : 4582,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4583]
}
},
{
"id" : 4583,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "281",
"c" : "56"
},
"references" : {}
},
{
"id" : 4584,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4585]
}
},
{
"id" : 4585,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4586]
}
},
{
"id" : 4586,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "281",
"c" : "60"
},
"references" : {}
},
{
"id" : 4587,
"uid" : "jswg_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "jswg_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "791",
"c" : "9"
},
"references" : {}
},
{
"id" : 4588,
"uid" : "pb_t=((xd_pb-(tp_pb*deltaT)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4589],
"rhs" : [4596],
"lexval" : [4625]
}
},
{
"id" : 4589,
"uid" : "pb_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4590]
}
},
{
"id" : 4590,
"uid" : "pb_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4591],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4588],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4589, 4592, 4593, 4594, 4595]
}
},
{
"id" : 4591,
"uid" : "pb_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pb_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "204",
"c" : "10"
},
"references" : {}
},
{
"id" : 4592,
"uid" : "pb_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4590]
}
},
{
"id" : 4593,
"uid" : "pb_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4590]
}
},
{
"id" : 4594,
"uid" : "pb_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4590]
}
},
{
"id" : 4595,
"uid" : "pb_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4590]
}
},
{
"id" : 4596,
"uid" : "((xd_pb-(tp_pb*deltaT)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4597]
}
},
{
"id" : 4597,
"uid" : "(xd_pb-(tp_pb*deltaT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4598],
"arg2" : [4611]
}
},
{
"id" : 4598,
"uid" : "xd_pb",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4599]
}
},
{
"id" : 4599,
"uid" : "xd_pb",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4600],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4601],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4604],
"instance" : [4598]
}
},
{
"id" : 4600,
"uid" : "xd_pb",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_pb",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "285",
"c" : "20"
},
"references" : {}
},
{
"id" : 4601,
"uid" : "(0.800)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4602]
}
},
{
"id" : 4602,
"uid" : "0.800",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4603]
}
},
{
"id" : 4603,
"uid" : "0.800",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.800",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "285",
"c" : "36"
},
"references" : {}
},
{
"id" : 4604,
"uid" : "from ((0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4605],
"supexpr" : [4608]
}
},
{
"id" : 4605,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4606]
}
},
{
"id" : 4606,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4607]
}
},
{
"id" : 4607,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "285",
"c" : "56"
},
"references" : {}
},
{
"id" : 4608,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4609]
}
},
{
"id" : 4609,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4610]
}
},
{
"id" : 4610,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "285",
"c" : "60"
},
"references" : {}
},
{
"id" : 4611,
"uid" : "(tp_pb*deltaT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4612],
"arg2" : [396]
}
},
{
"id" : 4612,
"uid" : "tp_pb",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4613]
}
},
{
"id" : 4613,
"uid" : "tp_pb",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4614],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4615],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4618],
"instance" : [4612]
}
},
{
"id" : 4614,
"uid" : "tp_pb",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_pb",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "304",
"c" : "20"
},
"references" : {}
},
{
"id" : 4615,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4616]
}
},
{
"id" : 4616,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4617]
}
},
{
"id" : 4617,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "304",
"c" : "36"
},
"references" : {}
},
{
"id" : 4618,
"uid" : "from ((-inf):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4619],
"supexpr" : [4622]
}
},
{
"id" : 4619,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [4620]
}
},
{
"id" : 4620,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4621]
}
},
{
"id" : 4621,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "304",
"c" : "57"
},
"references" : {}
},
{
"id" : 4622,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4623]
}
},
{
"id" : 4623,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4624]
}
},
{
"id" : 4624,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "304",
"c" : "61"
},
"references" : {}
},
{
"id" : 4625,
"uid" : "pb_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pb_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "792",
"c" : "9"
},
"references" : {}
},
{
"id" : 4626,
"uid" : "pbsw_t=((xd_pbsw-(tp_pbsw*deltaT)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4627],
"rhs" : [4634],
"lexval" : [4663]
}
},
{
"id" : 4627,
"uid" : "pbsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4628]
}
},
{
"id" : 4628,
"uid" : "pbsw_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4629],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4626],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4627, 4630, 4631, 4632, 4633]
}
},
{
"id" : 4629,
"uid" : "pbsw_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pbsw_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "204",
"c" : "16"
},
"references" : {}
},
{
"id" : 4630,
"uid" : "pbsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4628]
}
},
{
"id" : 4631,
"uid" : "pbsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4628]
}
},
{
"id" : 4632,
"uid" : "pbsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4628]
}
},
{
"id" : 4633,
"uid" : "pbsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4628]
}
},
{
"id" : 4634,
"uid" : "((xd_pbsw-(tp_pbsw*deltaT)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4635]
}
},
{
"id" : 4635,
"uid" : "(xd_pbsw-(tp_pbsw*deltaT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4636],
"arg2" : [4649]
}
},
{
"id" : 4636,
"uid" : "xd_pbsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4637]
}
},
{
"id" : 4637,
"uid" : "xd_pbsw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4638],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4639],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4642],
"instance" : [4636]
}
},
{
"id" : 4638,
"uid" : "xd_pbsw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_pbsw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "286",
"c" : "20"
},
"references" : {}
},
{
"id" : 4639,
"uid" : "(0.600)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4640]
}
},
{
"id" : 4640,
"uid" : "0.600",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4641]
}
},
{
"id" : 4641,
"uid" : "0.600",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.600",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "286",
"c" : "36"
},
"references" : {}
},
{
"id" : 4642,
"uid" : "from ((0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4643],
"supexpr" : [4646]
}
},
{
"id" : 4643,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4644]
}
},
{
"id" : 4644,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4645]
}
},
{
"id" : 4645,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "286",
"c" : "56"
},
"references" : {}
},
{
"id" : 4646,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4647]
}
},
{
"id" : 4647,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4648]
}
},
{
"id" : 4648,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "286",
"c" : "60"
},
"references" : {}
},
{
"id" : 4649,
"uid" : "(tp_pbsw*deltaT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4650],
"arg2" : [397]
}
},
{
"id" : 4650,
"uid" : "tp_pbsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4651]
}
},
{
"id" : 4651,
"uid" : "tp_pbsw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4652],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4653],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4656],
"instance" : [4650]
}
},
{
"id" : 4652,
"uid" : "tp_pbsw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_pbsw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "305",
"c" : "20"
},
"references" : {}
},
{
"id" : 4653,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4654]
}
},
{
"id" : 4654,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4655]
}
},
{
"id" : 4655,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "305",
"c" : "36"
},
"references" : {}
},
{
"id" : 4656,
"uid" : "from ((-inf):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4657],
"supexpr" : [4660]
}
},
{
"id" : 4657,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [4658]
}
},
{
"id" : 4658,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4659]
}
},
{
"id" : 4659,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "305",
"c" : "57"
},
"references" : {}
},
{
"id" : 4660,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4661]
}
},
{
"id" : 4661,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4662]
}
},
{
"id" : 4662,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "305",
"c" : "61"
},
"references" : {}
},
{
"id" : 4663,
"uid" : "pbsw_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pbsw_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "793",
"c" : "9"
},
"references" : {}
},
{
"id" : 4664,
"uid" : "pbswg_t=((xd_pbswg-(tp_pbswg*deltaT)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4665],
"rhs" : [4672],
"lexval" : [4701]
}
},
{
"id" : 4665,
"uid" : "pbswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4666]
}
},
{
"id" : 4666,
"uid" : "pbswg_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4667],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4664],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4665, 4668, 4669, 4670, 4671]
}
},
{
"id" : 4667,
"uid" : "pbswg_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pbswg_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "204",
"c" : "24"
},
"references" : {}
},
{
"id" : 4668,
"uid" : "pbswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4666]
}
},
{
"id" : 4669,
"uid" : "pbswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4666]
}
},
{
"id" : 4670,
"uid" : "pbswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4666]
}
},
{
"id" : 4671,
"uid" : "pbswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4666]
}
},
{
"id" : 4672,
"uid" : "((xd_pbswg-(tp_pbswg*deltaT)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4673]
}
},
{
"id" : 4673,
"uid" : "(xd_pbswg-(tp_pbswg*deltaT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [4674],
"arg2" : [4687]
}
},
{
"id" : 4674,
"uid" : "xd_pbswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4675]
}
},
{
"id" : 4675,
"uid" : "xd_pbswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4676],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4677],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4680],
"instance" : [4674]
}
},
{
"id" : 4676,
"uid" : "xd_pbswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_pbswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "287",
"c" : "20"
},
"references" : {}
},
{
"id" : 4677,
"uid" : "(0.600)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4678]
}
},
{
"id" : 4678,
"uid" : "0.600",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4679]
}
},
{
"id" : 4679,
"uid" : "0.600",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.600",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "287",
"c" : "36"
},
"references" : {}
},
{
"id" : 4680,
"uid" : "from ((0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4681],
"supexpr" : [4684]
}
},
{
"id" : 4681,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4682]
}
},
{
"id" : 4682,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4683]
}
},
{
"id" : 4683,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "287",
"c" : "56"
},
"references" : {}
},
{
"id" : 4684,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4685]
}
},
{
"id" : 4685,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4686]
}
},
{
"id" : 4686,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "287",
"c" : "60"
},
"references" : {}
},
{
"id" : 4687,
"uid" : "(tp_pbswg*deltaT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4688],
"arg2" : [398]
}
},
{
"id" : 4688,
"uid" : "tp_pbswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4689]
}
},
{
"id" : 4689,
"uid" : "tp_pbswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4690],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4691],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4694],
"instance" : [4688]
}
},
{
"id" : 4690,
"uid" : "tp_pbswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_pbswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "306",
"c" : "20"
},
"references" : {}
},
{
"id" : 4691,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4692]
}
},
{
"id" : 4692,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4693]
}
},
{
"id" : 4693,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "306",
"c" : "36"
},
"references" : {}
},
{
"id" : 4694,
"uid" : "from ((-inf):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4695],
"supexpr" : [4698]
}
},
{
"id" : 4695,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [4696]
}
},
{
"id" : 4696,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4697]
}
},
{
"id" : 4697,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "306",
"c" : "57"
},
"references" : {}
},
{
"id" : 4698,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4699]
}
},
{
"id" : 4699,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4700]
}
},
{
"id" : 4700,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "306",
"c" : "61"
},
"references" : {}
},
{
"id" : 4701,
"uid" : "pbswg_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "pbswg_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "794",
"c" : "9"
},
"references" : {}
},
{
"id" : 4702,
"uid" : "cj_t=((xd_cj*(1.0+(tp_cj*deltaT))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4703],
"rhs" : [4710],
"lexval" : [4742]
}
},
{
"id" : 4703,
"uid" : "cj_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4704]
}
},
{
"id" : 4704,
"uid" : "cj_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4705],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4702],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4703, 4706, 4707, 4708, 4709]
}
},
{
"id" : 4705,
"uid" : "cj_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cj_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "205",
"c" : "10"
},
"references" : {}
},
{
"id" : 4706,
"uid" : "cj_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4704]
}
},
{
"id" : 4707,
"uid" : "cj_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4704]
}
},
{
"id" : 4708,
"uid" : "cj_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4704]
}
},
{
"id" : 4709,
"uid" : "cj_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4704]
}
},
{
"id" : 4710,
"uid" : "((xd_cj*(1.0+(tp_cj*deltaT))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4711]
}
},
{
"id" : 4711,
"uid" : "(xd_cj*(1.0+(tp_cj*deltaT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4712],
"arg2" : [4725]
}
},
{
"id" : 4712,
"uid" : "xd_cj",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4713]
}
},
{
"id" : 4713,
"uid" : "xd_cj",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4714],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4715],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4718],
"instance" : [4712]
}
},
{
"id" : 4714,
"uid" : "xd_cj",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_cj",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "288",
"c" : "20"
},
"references" : {}
},
{
"id" : 4715,
"uid" : "(1.0E-09)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4716]
}
},
{
"id" : 4716,
"uid" : "1.0E-09",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4717]
}
},
{
"id" : 4717,
"uid" : "1.0E-09",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0E-09",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "288",
"c" : "36"
},
"references" : {}
},
{
"id" : 4718,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4719],
"supexpr" : [4722]
}
},
{
"id" : 4719,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4720]
}
},
{
"id" : 4720,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4721]
}
},
{
"id" : 4721,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "288",
"c" : "56"
},
"references" : {}
},
{
"id" : 4722,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4723]
}
},
{
"id" : 4723,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4724]
}
},
{
"id" : 4724,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "288",
"c" : "60"
},
"references" : {}
},
{
"id" : 4725,
"uid" : "(1.0+(tp_cj*deltaT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4726],
"arg2" : [4728]
}
},
{
"id" : 4726,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4727]
}
},
{
"id" : 4727,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "795",
"c" : "23"
},
"references" : {}
},
{
"id" : 4728,
"uid" : "(tp_cj*deltaT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4729],
"arg2" : [399]
}
},
{
"id" : 4729,
"uid" : "tp_cj",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4730]
}
},
{
"id" : 4730,
"uid" : "tp_cj",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4731],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4732],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4735],
"instance" : [4729]
}
},
{
"id" : 4731,
"uid" : "tp_cj",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_cj",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "301",
"c" : "20"
},
"references" : {}
},
{
"id" : 4732,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4733]
}
},
{
"id" : 4733,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4734]
}
},
{
"id" : 4734,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "301",
"c" : "36"
},
"references" : {}
},
{
"id" : 4735,
"uid" : "from ((-inf):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4736],
"supexpr" : [4739]
}
},
{
"id" : 4736,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [4737]
}
},
{
"id" : 4737,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4738]
}
},
{
"id" : 4738,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "301",
"c" : "57"
},
"references" : {}
},
{
"id" : 4739,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4740]
}
},
{
"id" : 4740,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4741]
}
},
{
"id" : 4741,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "301",
"c" : "61"
},
"references" : {}
},
{
"id" : 4742,
"uid" : "cj_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cj_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "795",
"c" : "9"
},
"references" : {}
},
{
"id" : 4743,
"uid" : "cjsw_t=((xd_cjsw*(1.0+(tp_cjsw*deltaT))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4744],
"rhs" : [4751],
"lexval" : [4783]
}
},
{
"id" : 4744,
"uid" : "cjsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4745]
}
},
{
"id" : 4745,
"uid" : "cjsw_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4746],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4743],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4744, 4747, 4748, 4749, 4750]
}
},
{
"id" : 4746,
"uid" : "cjsw_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cjsw_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "205",
"c" : "16"
},
"references" : {}
},
{
"id" : 4747,
"uid" : "cjsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4745]
}
},
{
"id" : 4748,
"uid" : "cjsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4745]
}
},
{
"id" : 4749,
"uid" : "cjsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4745]
}
},
{
"id" : 4750,
"uid" : "cjsw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4745]
}
},
{
"id" : 4751,
"uid" : "((xd_cjsw*(1.0+(tp_cjsw*deltaT))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4752]
}
},
{
"id" : 4752,
"uid" : "(xd_cjsw*(1.0+(tp_cjsw*deltaT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4753],
"arg2" : [4766]
}
},
{
"id" : 4753,
"uid" : "xd_cjsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4754]
}
},
{
"id" : 4754,
"uid" : "xd_cjsw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4755],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4756],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4759],
"instance" : [4753]
}
},
{
"id" : 4755,
"uid" : "xd_cjsw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_cjsw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "289",
"c" : "20"
},
"references" : {}
},
{
"id" : 4756,
"uid" : "(1.0E-12)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4757]
}
},
{
"id" : 4757,
"uid" : "1.0E-12",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4758]
}
},
{
"id" : 4758,
"uid" : "1.0E-12",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0E-12",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "289",
"c" : "36"
},
"references" : {}
},
{
"id" : 4759,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4760],
"supexpr" : [4763]
}
},
{
"id" : 4760,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4761]
}
},
{
"id" : 4761,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4762]
}
},
{
"id" : 4762,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "289",
"c" : "56"
},
"references" : {}
},
{
"id" : 4763,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4764]
}
},
{
"id" : 4764,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4765]
}
},
{
"id" : 4765,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "289",
"c" : "60"
},
"references" : {}
},
{
"id" : 4766,
"uid" : "(1.0+(tp_cjsw*deltaT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4767],
"arg2" : [4769]
}
},
{
"id" : 4767,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4768]
}
},
{
"id" : 4768,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "796",
"c" : "27"
},
"references" : {}
},
{
"id" : 4769,
"uid" : "(tp_cjsw*deltaT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4770],
"arg2" : [400]
}
},
{
"id" : 4770,
"uid" : "tp_cjsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4771]
}
},
{
"id" : 4771,
"uid" : "tp_cjsw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4772],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4773],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4776],
"instance" : [4770]
}
},
{
"id" : 4772,
"uid" : "tp_cjsw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_cjsw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "302",
"c" : "20"
},
"references" : {}
},
{
"id" : 4773,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4774]
}
},
{
"id" : 4774,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4775]
}
},
{
"id" : 4775,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "302",
"c" : "36"
},
"references" : {}
},
{
"id" : 4776,
"uid" : "from ((-inf):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4777],
"supexpr" : [4780]
}
},
{
"id" : 4777,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [4778]
}
},
{
"id" : 4778,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4779]
}
},
{
"id" : 4779,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "302",
"c" : "57"
},
"references" : {}
},
{
"id" : 4780,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4781]
}
},
{
"id" : 4781,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4782]
}
},
{
"id" : 4782,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "302",
"c" : "61"
},
"references" : {}
},
{
"id" : 4783,
"uid" : "cjsw_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cjsw_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "796",
"c" : "9"
},
"references" : {}
},
{
"id" : 4784,
"uid" : "cjswg_t=((xd_cjswg*(1.0+(tp_cjswg*deltaT))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4785],
"rhs" : [4792],
"lexval" : [4824]
}
},
{
"id" : 4785,
"uid" : "cjswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4786]
}
},
{
"id" : 4786,
"uid" : "cjswg_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4787],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4784],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4785, 4788, 4789, 4790, 4791]
}
},
{
"id" : 4787,
"uid" : "cjswg_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cjswg_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "205",
"c" : "24"
},
"references" : {}
},
{
"id" : 4788,
"uid" : "cjswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4786]
}
},
{
"id" : 4789,
"uid" : "cjswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4786]
}
},
{
"id" : 4790,
"uid" : "cjswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4786]
}
},
{
"id" : 4791,
"uid" : "cjswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4786]
}
},
{
"id" : 4792,
"uid" : "((xd_cjswg*(1.0+(tp_cjswg*deltaT))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4793]
}
},
{
"id" : 4793,
"uid" : "(xd_cjswg*(1.0+(tp_cjswg*deltaT)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4794],
"arg2" : [4807]
}
},
{
"id" : 4794,
"uid" : "xd_cjswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4795]
}
},
{
"id" : 4795,
"uid" : "xd_cjswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4796],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4797],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4800],
"instance" : [4794]
}
},
{
"id" : 4796,
"uid" : "xd_cjswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_cjswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "290",
"c" : "20"
},
"references" : {}
},
{
"id" : 4797,
"uid" : "(1.0E-12)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4798]
}
},
{
"id" : 4798,
"uid" : "1.0E-12",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4799]
}
},
{
"id" : 4799,
"uid" : "1.0E-12",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0E-12",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "290",
"c" : "36"
},
"references" : {}
},
{
"id" : 4800,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4801],
"supexpr" : [4804]
}
},
{
"id" : 4801,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4802]
}
},
{
"id" : 4802,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4803]
}
},
{
"id" : 4803,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "290",
"c" : "56"
},
"references" : {}
},
{
"id" : 4804,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4805]
}
},
{
"id" : 4805,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4806]
}
},
{
"id" : 4806,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "290",
"c" : "60"
},
"references" : {}
},
{
"id" : 4807,
"uid" : "(1.0+(tp_cjswg*deltaT))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4808],
"arg2" : [4810]
}
},
{
"id" : 4808,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4809]
}
},
{
"id" : 4809,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "797",
"c" : "29"
},
"references" : {}
},
{
"id" : 4810,
"uid" : "(tp_cjswg*deltaT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4811],
"arg2" : [401]
}
},
{
"id" : 4811,
"uid" : "tp_cjswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4812]
}
},
{
"id" : 4812,
"uid" : "tp_cjswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4813],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4814],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4817],
"instance" : [4811]
}
},
{
"id" : 4813,
"uid" : "tp_cjswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_cjswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "303",
"c" : "20"
},
"references" : {}
},
{
"id" : 4814,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4815]
}
},
{
"id" : 4815,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4816]
}
},
{
"id" : 4816,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "303",
"c" : "36"
},
"references" : {}
},
{
"id" : 4817,
"uid" : "from ((-inf):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_exclude",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4818],
"supexpr" : [4821]
}
},
{
"id" : 4818,
"uid" : "(-inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "minus"
},
"references" : {
"tree" : [4819]
}
},
{
"id" : 4819,
"uid" : "-inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4820]
}
},
{
"id" : 4820,
"uid" : "-inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "-inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "303",
"c" : "57"
},
"references" : {}
},
{
"id" : 4821,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4822]
}
},
{
"id" : 4822,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4823]
}
},
{
"id" : 4823,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "303",
"c" : "61"
},
"references" : {}
},
{
"id" : 4824,
"uid" : "cjswg_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cjswg_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "797",
"c" : "9"
},
"references" : {}
},
{
"id" : 4825,
"uid" : "njts_t=((xd_njts*(1.0+((ratioT-1.0)*tp_njts))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4826],
"rhs" : [4831],
"lexval" : [4866]
}
},
{
"id" : 4826,
"uid" : "njts_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4827]
}
},
{
"id" : 4827,
"uid" : "njts_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4828],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4825],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4826, 4829, 4830]
}
},
{
"id" : 4828,
"uid" : "njts_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "njts_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "206",
"c" : "10"
},
"references" : {}
},
{
"id" : 4829,
"uid" : "njts_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4827]
}
},
{
"id" : 4830,
"uid" : "njts_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4827]
}
},
{
"id" : 4831,
"uid" : "((xd_njts*(1.0+((ratioT-1.0)*tp_njts))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4832]
}
},
{
"id" : 4832,
"uid" : "(xd_njts*(1.0+((ratioT-1.0)*tp_njts)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4833],
"arg2" : [4846]
}
},
{
"id" : 4833,
"uid" : "xd_njts",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4834]
}
},
{
"id" : 4834,
"uid" : "xd_njts",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4835],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4836],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4839],
"instance" : [4833]
}
},
{
"id" : 4835,
"uid" : "xd_njts",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_njts",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "294",
"c" : "20"
},
"references" : {}
},
{
"id" : 4836,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4837]
}
},
{
"id" : 4837,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4838]
}
},
{
"id" : 4838,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "294",
"c" : "36"
},
"references" : {}
},
{
"id" : 4839,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4840],
"supexpr" : [4843]
}
},
{
"id" : 4840,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4841]
}
},
{
"id" : 4841,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4842]
}
},
{
"id" : 4842,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "294",
"c" : "56"
},
"references" : {}
},
{
"id" : 4843,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4844]
}
},
{
"id" : 4844,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4845]
}
},
{
"id" : 4845,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "294",
"c" : "60"
},
"references" : {}
},
{
"id" : 4846,
"uid" : "(1.0+((ratioT-1.0)*tp_njts))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4847],
"arg2" : [4849]
}
},
{
"id" : 4847,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4848]
}
},
{
"id" : 4848,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "798",
"c" : "27"
},
"references" : {}
},
{
"id" : 4849,
"uid" : "((ratioT-1.0)*tp_njts)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4850],
"arg2" : [4853]
}
},
{
"id" : 4850,
"uid" : "(ratioT-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1606],
"arg2" : [4851]
}
},
{
"id" : 4851,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4852]
}
},
{
"id" : 4852,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "798",
"c" : "39"
},
"references" : {}
},
{
"id" : 4853,
"uid" : "tp_njts",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4854]
}
},
{
"id" : 4854,
"uid" : "tp_njts",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4855],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4856],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4859],
"instance" : [4853]
}
},
{
"id" : 4855,
"uid" : "tp_njts",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_njts",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "307",
"c" : "20"
},
"references" : {}
},
{
"id" : 4856,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4857]
}
},
{
"id" : 4857,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4858]
}
},
{
"id" : 4858,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "307",
"c" : "36"
},
"references" : {}
},
{
"id" : 4859,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4860],
"supexpr" : [4863]
}
},
{
"id" : 4860,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4861]
}
},
{
"id" : 4861,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4862]
}
},
{
"id" : 4862,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "307",
"c" : "56"
},
"references" : {}
},
{
"id" : 4863,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4864]
}
},
{
"id" : 4864,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4865]
}
},
{
"id" : 4865,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "307",
"c" : "60"
},
"references" : {}
},
{
"id" : 4866,
"uid" : "njts_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "njts_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "798",
"c" : "9"
},
"references" : {}
},
{
"id" : 4867,
"uid" : "njtssw_t=((xd_njtssw*(1.0+((ratioT-1.0)*tp_njtssw))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4868],
"rhs" : [4873],
"lexval" : [4908]
}
},
{
"id" : 4868,
"uid" : "njtssw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4869]
}
},
{
"id" : 4869,
"uid" : "njtssw_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4870],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4867],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4868, 4871, 4872]
}
},
{
"id" : 4870,
"uid" : "njtssw_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "njtssw_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "206",
"c" : "18"
},
"references" : {}
},
{
"id" : 4871,
"uid" : "njtssw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4869]
}
},
{
"id" : 4872,
"uid" : "njtssw_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4869]
}
},
{
"id" : 4873,
"uid" : "((xd_njtssw*(1.0+((ratioT-1.0)*tp_njtssw))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4874]
}
},
{
"id" : 4874,
"uid" : "(xd_njtssw*(1.0+((ratioT-1.0)*tp_njtssw)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4875],
"arg2" : [4888]
}
},
{
"id" : 4875,
"uid" : "xd_njtssw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4876]
}
},
{
"id" : 4876,
"uid" : "xd_njtssw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4877],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4878],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4881],
"instance" : [4875]
}
},
{
"id" : 4877,
"uid" : "xd_njtssw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_njtssw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "295",
"c" : "20"
},
"references" : {}
},
{
"id" : 4878,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4879]
}
},
{
"id" : 4879,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4880]
}
},
{
"id" : 4880,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "295",
"c" : "36"
},
"references" : {}
},
{
"id" : 4881,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4882],
"supexpr" : [4885]
}
},
{
"id" : 4882,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4883]
}
},
{
"id" : 4883,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4884]
}
},
{
"id" : 4884,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "295",
"c" : "56"
},
"references" : {}
},
{
"id" : 4885,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4886]
}
},
{
"id" : 4886,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4887]
}
},
{
"id" : 4887,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "295",
"c" : "60"
},
"references" : {}
},
{
"id" : 4888,
"uid" : "(1.0+((ratioT-1.0)*tp_njtssw))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4889],
"arg2" : [4891]
}
},
{
"id" : 4889,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4890]
}
},
{
"id" : 4890,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "799",
"c" : "31"
},
"references" : {}
},
{
"id" : 4891,
"uid" : "((ratioT-1.0)*tp_njtssw)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4892],
"arg2" : [4895]
}
},
{
"id" : 4892,
"uid" : "(ratioT-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1607],
"arg2" : [4893]
}
},
{
"id" : 4893,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4894]
}
},
{
"id" : 4894,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "799",
"c" : "43"
},
"references" : {}
},
{
"id" : 4895,
"uid" : "tp_njtssw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4896]
}
},
{
"id" : 4896,
"uid" : "tp_njtssw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4897],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4898],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4901],
"instance" : [4895]
}
},
{
"id" : 4897,
"uid" : "tp_njtssw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_njtssw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "308",
"c" : "20"
},
"references" : {}
},
{
"id" : 4898,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4899]
}
},
{
"id" : 4899,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4900]
}
},
{
"id" : 4900,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "308",
"c" : "36"
},
"references" : {}
},
{
"id" : 4901,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4902],
"supexpr" : [4905]
}
},
{
"id" : 4902,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4903]
}
},
{
"id" : 4903,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4904]
}
},
{
"id" : 4904,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "308",
"c" : "56"
},
"references" : {}
},
{
"id" : 4905,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4906]
}
},
{
"id" : 4906,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4907]
}
},
{
"id" : 4907,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "308",
"c" : "60"
},
"references" : {}
},
{
"id" : 4908,
"uid" : "njtssw_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "njtssw_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "799",
"c" : "9"
},
"references" : {}
},
{
"id" : 4909,
"uid" : "njtsswg_t=((xd_njtsswg*(1.0+((ratioT-1.0)*tp_njtsswg))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4910],
"rhs" : [4915],
"lexval" : [4950]
}
},
{
"id" : 4910,
"uid" : "njtsswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4911]
}
},
{
"id" : 4911,
"uid" : "njtsswg_t",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4912],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4909],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4910, 4913, 4914]
}
},
{
"id" : 4912,
"uid" : "njtsswg_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "njtsswg_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "206",
"c" : "28"
},
"references" : {}
},
{
"id" : 4913,
"uid" : "njtsswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4911]
}
},
{
"id" : 4914,
"uid" : "njtsswg_t",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4911]
}
},
{
"id" : 4915,
"uid" : "((xd_njtsswg*(1.0+((ratioT-1.0)*tp_njtsswg))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4916]
}
},
{
"id" : 4916,
"uid" : "(xd_njtsswg*(1.0+((ratioT-1.0)*tp_njtsswg)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4917],
"arg2" : [4930]
}
},
{
"id" : 4917,
"uid" : "xd_njtsswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4918]
}
},
{
"id" : 4918,
"uid" : "xd_njtsswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4919],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4920],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4923],
"instance" : [4917]
}
},
{
"id" : 4919,
"uid" : "xd_njtsswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_njtsswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "296",
"c" : "20"
},
"references" : {}
},
{
"id" : 4920,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4921]
}
},
{
"id" : 4921,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4922]
}
},
{
"id" : 4922,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "296",
"c" : "36"
},
"references" : {}
},
{
"id" : 4923,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4924],
"supexpr" : [4927]
}
},
{
"id" : 4924,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4925]
}
},
{
"id" : 4925,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4926]
}
},
{
"id" : 4926,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "296",
"c" : "56"
},
"references" : {}
},
{
"id" : 4927,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4928]
}
},
{
"id" : 4928,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4929]
}
},
{
"id" : 4929,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "296",
"c" : "60"
},
"references" : {}
},
{
"id" : 4930,
"uid" : "(1.0+((ratioT-1.0)*tp_njtsswg))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [4931],
"arg2" : [4933]
}
},
{
"id" : 4931,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4932]
}
},
{
"id" : 4932,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "800",
"c" : "33"
},
"references" : {}
},
{
"id" : 4933,
"uid" : "((ratioT-1.0)*tp_njtsswg)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4934],
"arg2" : [4937]
}
},
{
"id" : 4934,
"uid" : "(ratioT-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [1608],
"arg2" : [4935]
}
},
{
"id" : 4935,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4936]
}
},
{
"id" : 4936,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "800",
"c" : "45"
},
"references" : {}
},
{
"id" : 4937,
"uid" : "tp_njtsswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4938]
}
},
{
"id" : 4938,
"uid" : "tp_njtsswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [4939],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [4940],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [4943],
"instance" : [4937]
}
},
{
"id" : 4939,
"uid" : "tp_njtsswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tp_njtsswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "309",
"c" : "20"
},
"references" : {}
},
{
"id" : 4940,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4941]
}
},
{
"id" : 4941,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4942]
}
},
{
"id" : 4942,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "309",
"c" : "36"
},
"references" : {}
},
{
"id" : 4943,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [4944],
"supexpr" : [4947]
}
},
{
"id" : 4944,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4945]
}
},
{
"id" : 4945,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4946]
}
},
{
"id" : 4946,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "309",
"c" : "56"
},
"references" : {}
},
{
"id" : 4947,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [4948]
}
},
{
"id" : 4948,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [4949]
}
},
{
"id" : 4949,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "309",
"c" : "60"
},
"references" : {}
},
{
"id" : 4950,
"uid" : "njtsswg_t",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "njtsswg_t",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "800",
"c" : "9"
},
"references" : {}
},
{
"id" : 4951,
"uid" : "v_di_b=((TYPE*V(b,d)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4952],
"rhs" : [4972],
"lexval" : [4974]
}
},
{
"id" : 4952,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4953,
"uid" : "v_di_b",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4954],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4951],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4952, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971]
}
},
{
"id" : 4954,
"uid" : "v_di_b",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "v_di_b",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "201",
"c" : "34"
},
"references" : {}
},
{
"id" : 4955,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4956,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4957,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4958,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4959,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4960,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4961,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4962,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4963,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4964,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4965,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4966,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4967,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4968,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4969,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4970,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4971,
"uid" : "v_di_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4953]
}
},
{
"id" : 4972,
"uid" : "((TYPE*V(b,d)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4973]
}
},
{
"id" : 4973,
"uid" : "(TYPE*V(b,d))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [157],
"arg2" : [1904]
}
},
{
"id" : 4974,
"uid" : "v_di_b",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "v_di_b",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "802",
"c" : "17"
},
"references" : {}
},
{
"id" : 4975,
"uid" : "v_si_b=((TYPE*V(b,s)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4976],
"rhs" : [4996],
"lexval" : [4998]
}
},
{
"id" : 4976,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4977,
"uid" : "v_si_b",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [4978],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4975],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [4976, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995]
}
},
{
"id" : 4978,
"uid" : "v_si_b",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "v_si_b",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "201",
"c" : "42"
},
"references" : {}
},
{
"id" : 4979,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4980,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4981,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4982,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4983,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4984,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4985,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4986,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4987,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4988,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4989,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4990,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4991,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4992,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4993,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4994,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4995,
"uid" : "v_si_b",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [4977]
}
},
{
"id" : 4996,
"uid" : "((TYPE*V(b,s)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [4997]
}
},
{
"id" : 4997,
"uid" : "(TYPE*V(b,s))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [158],
"arg2" : [1897]
}
},
{
"id" : 4998,
"uid" : "v_si_b",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "v_si_b",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "803",
"c" : "17"
},
"references" : {}
},
{
"id" : 4999,
"uid" : "is_d=((((js_t*ad_i)+(jsw_t*pd_i))+(jswg_t*Weff)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5000],
"rhs" : [5004],
"lexval" : [5010]
}
},
{
"id" : 5000,
"uid" : "is_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5001]
}
},
{
"id" : 5001,
"uid" : "is_d",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [5002],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [4999],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5000, 5003]
}
},
{
"id" : 5002,
"uid" : "is_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "is_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "207",
"c" : "10"
},
"references" : {}
},
{
"id" : 5003,
"uid" : "is_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5001]
}
},
{
"id" : 5004,
"uid" : "((((js_t*ad_i)+(jsw_t*pd_i))+(jswg_t*Weff)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5005]
}
},
{
"id" : 5005,
"uid" : "(((js_t*ad_i)+(jsw_t*pd_i))+(jswg_t*Weff))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5006],
"arg2" : [5009]
}
},
{
"id" : 5006,
"uid" : "((js_t*ad_i)+(jsw_t*pd_i))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5007],
"arg2" : [5008]
}
},
{
"id" : 5007,
"uid" : "(js_t*ad_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4520],
"arg2" : [4411]
}
},
{
"id" : 5008,
"uid" : "(jsw_t*pd_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4544],
"arg2" : [4452]
}
},
{
"id" : 5009,
"uid" : "(jswg_t*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4568],
"arg2" : [255]
}
},
{
"id" : 5010,
"uid" : "is_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "is_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "805",
"c" : "17"
},
"references" : {}
},
{
"id" : 5011,
"uid" : "arg_d=((((-v_di_b)*ratioT)/(Vt*xd_n)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5012],
"rhs" : [5024],
"lexval" : [5029]
}
},
{
"id" : 5012,
"uid" : "arg_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5013]
}
},
{
"id" : 5013,
"uid" : "arg_d",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5014],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5015],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5012, 5022, 5016, 5023]
}
},
{
"id" : 5014,
"uid" : "arg_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "arg_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "207",
"c" : "16"
},
"references" : {}
},
{
"id" : 5015,
"uid" : "arg_d=((-40.0));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5016],
"rhs" : [5017],
"lexval" : [5021]
}
},
{
"id" : 5016,
"uid" : "arg_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5013]
}
},
{
"id" : 5017,
"uid" : "((-40.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5018]
}
},
{
"id" : 5018,
"uid" : "(-40.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5019]
}
},
{
"id" : 5019,
"uid" : "40.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5020]
}
},
{
"id" : 5020,
"uid" : "40.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "40.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "807",
"c" : "45"
},
"references" : {}
},
{
"id" : 5021,
"uid" : "arg_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "arg_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "807",
"c" : "36"
},
"references" : {}
},
{
"id" : 5022,
"uid" : "arg_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5013]
}
},
{
"id" : 5023,
"uid" : "arg_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5013]
}
},
{
"id" : 5024,
"uid" : "((((-v_di_b)*ratioT)/(Vt*xd_n)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5025]
}
},
{
"id" : 5025,
"uid" : "(((-v_di_b)*ratioT)/(Vt*xd_n))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5026],
"arg2" : [5028]
}
},
{
"id" : 5026,
"uid" : "((-v_di_b)*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5027],
"arg2" : [1609]
}
},
{
"id" : 5027,
"uid" : "(-v_di_b)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [4955]
}
},
{
"id" : 5028,
"uid" : "(Vt*xd_n)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [852],
"arg2" : [4511]
}
},
{
"id" : 5029,
"uid" : "arg_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "arg_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "806",
"c" : "17"
},
"references" : {}
},
{
"id" : 5030,
"uid" : "if(((arg_d<=(-40.0)))) arg_d=((-40.0));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [5031],
"then" : [5015],
"else" : []
}
},
{
"id" : 5031,
"uid" : "((arg_d<=(-40.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5032]
}
},
{
"id" : 5032,
"uid" : "(arg_d<=(-40.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "lt"
},
"references" : {
"arg1" : [5022],
"arg2" : [5033]
}
},
{
"id" : 5033,
"uid" : "(-40.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5034]
}
},
{
"id" : 5034,
"uid" : "40.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5035]
}
},
{
"id" : 5035,
"uid" : "40.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "40.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "807",
"c" : "30"
},
"references" : {}
},
{
"id" : 5036,
"uid" : "tmp0=(((((-v_di_b)+xd_bv)*ratioT)/(Vt*xd_n)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5037],
"rhs" : [5067],
"lexval" : [5073]
}
},
{
"id" : 5037,
"uid" : "tmp0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5038]
}
},
{
"id" : 5038,
"uid" : "tmp0",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5039],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5040],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5037, 5063, 5064, 5041, 5065, 5066]
}
},
{
"id" : 5039,
"uid" : "tmp0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "202",
"c" : "20"
},
"references" : {}
},
{
"id" : 5040,
"uid" : "tmp0=(((((-v_si_b)+xd_bv)*ratioT)/(Vt*xd_n)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5041],
"rhs" : [5042],
"lexval" : [5062]
}
},
{
"id" : 5041,
"uid" : "tmp0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5038]
}
},
{
"id" : 5042,
"uid" : "(((((-v_si_b)+xd_bv)*ratioT)/(Vt*xd_n)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5043]
}
},
{
"id" : 5043,
"uid" : "((((-v_si_b)+xd_bv)*ratioT)/(Vt*xd_n))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5044],
"arg2" : [5061]
}
},
{
"id" : 5044,
"uid" : "(((-v_si_b)+xd_bv)*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5045],
"arg2" : [1615]
}
},
{
"id" : 5045,
"uid" : "((-v_si_b)+xd_bv)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5046],
"arg2" : [5047]
}
},
{
"id" : 5046,
"uid" : "(-v_si_b)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [4980]
}
},
{
"id" : 5047,
"uid" : "xd_bv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5048]
}
},
{
"id" : 5048,
"uid" : "xd_bv",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5049],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5050],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5053],
"instance" : [5060, 5047]
}
},
{
"id" : 5049,
"uid" : "xd_bv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_bv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "293",
"c" : "20"
},
"references" : {}
},
{
"id" : 5050,
"uid" : "(10.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5051]
}
},
{
"id" : 5051,
"uid" : "10.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5052]
}
},
{
"id" : 5052,
"uid" : "10.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "10.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "293",
"c" : "36"
},
"references" : {}
},
{
"id" : 5053,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5054],
"supexpr" : [5057]
}
},
{
"id" : 5054,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5055]
}
},
{
"id" : 5055,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5056]
}
},
{
"id" : 5056,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "293",
"c" : "56"
},
"references" : {}
},
{
"id" : 5057,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5058]
}
},
{
"id" : 5058,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5059]
}
},
{
"id" : 5059,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "293",
"c" : "60"
},
"references" : {}
},
{
"id" : 5060,
"uid" : "xd_bv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5048]
}
},
{
"id" : 5061,
"uid" : "(Vt*xd_n)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [858],
"arg2" : [4514]
}
},
{
"id" : 5062,
"uid" : "tmp0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "820",
"c" : "3"
},
"references" : {}
},
{
"id" : 5063,
"uid" : "tmp0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5038]
}
},
{
"id" : 5064,
"uid" : "tmp0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5038]
}
},
{
"id" : 5065,
"uid" : "tmp0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5038]
}
},
{
"id" : 5066,
"uid" : "tmp0",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5038]
}
},
{
"id" : 5067,
"uid" : "(((((-v_di_b)+xd_bv)*ratioT)/(Vt*xd_n)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5068]
}
},
{
"id" : 5068,
"uid" : "((((-v_di_b)+xd_bv)*ratioT)/(Vt*xd_n))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5069],
"arg2" : [5072]
}
},
{
"id" : 5069,
"uid" : "(((-v_di_b)+xd_bv)*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5070],
"arg2" : [1610]
}
},
{
"id" : 5070,
"uid" : "((-v_di_b)+xd_bv)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5071],
"arg2" : [5060]
}
},
{
"id" : 5071,
"uid" : "(-v_di_b)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [4956]
}
},
{
"id" : 5072,
"uid" : "(Vt*xd_n)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [853],
"arg2" : [4512]
}
},
{
"id" : 5073,
"uid" : "tmp0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "tmp0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "808",
"c" : "3"
},
"references" : {}
},
{
"id" : 5074,
"uid" : "if(((tmp0>70))) f_breakdown_d=(1.0); else f_breakdown_d=((1.0+(xd_xjbv*exp((-tmp0)))));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [5075],
"then" : [5079],
"else" : [5083]
}
},
{
"id" : 5075,
"uid" : "((tmp0>70))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5076]
}
},
{
"id" : 5076,
"uid" : "(tmp0>70)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [5063],
"arg2" : [5077]
}
},
{
"id" : 5077,
"uid" : "70",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [5078]
}
},
{
"id" : 5078,
"uid" : "70",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "70",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "809",
"c" : "12"
},
"references" : {}
},
{
"id" : 5079,
"uid" : "f_breakdown_d=(1.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5080],
"rhs" : [5109],
"lexval" : [5112]
}
},
{
"id" : 5080,
"uid" : "f_breakdown_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5081]
}
},
{
"id" : 5081,
"uid" : "f_breakdown_d",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5082],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5083],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5080, 5084, 5108]
}
},
{
"id" : 5082,
"uid" : "f_breakdown_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "f_breakdown_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "208",
"c" : "10"
},
"references" : {}
},
{
"id" : 5083,
"uid" : "f_breakdown_d=((1.0+(xd_xjbv*exp((-tmp0)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5084],
"rhs" : [5085],
"lexval" : [5107]
}
},
{
"id" : 5084,
"uid" : "f_breakdown_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5081]
}
},
{
"id" : 5085,
"uid" : "((1.0+(xd_xjbv*exp((-tmp0)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5086]
}
},
{
"id" : 5086,
"uid" : "(1.0+(xd_xjbv*exp((-tmp0))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5087],
"arg2" : [5089]
}
},
{
"id" : 5087,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5088]
}
},
{
"id" : 5088,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "810",
"c" : "24"
},
"references" : {}
},
{
"id" : 5089,
"uid" : "(xd_xjbv*exp((-tmp0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5090],
"arg2" : [5104]
}
},
{
"id" : 5090,
"uid" : "xd_xjbv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5091]
}
},
{
"id" : 5091,
"uid" : "xd_xjbv",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5092],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5093],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5096],
"instance" : [5090, 5103]
}
},
{
"id" : 5092,
"uid" : "xd_xjbv",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_xjbv",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "292",
"c" : "20"
},
"references" : {}
},
{
"id" : 5093,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5094]
}
},
{
"id" : 5094,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5095]
}
},
{
"id" : 5095,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "292",
"c" : "36"
},
"references" : {}
},
{
"id" : 5096,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5097],
"supexpr" : [5100]
}
},
{
"id" : 5097,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5098]
}
},
{
"id" : 5098,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5099]
}
},
{
"id" : 5099,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "292",
"c" : "56"
},
"references" : {}
},
{
"id" : 5100,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5101]
}
},
{
"id" : 5101,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5102]
}
},
{
"id" : 5102,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "292",
"c" : "60"
},
"references" : {}
},
{
"id" : 5103,
"uid" : "xd_xjbv",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5091]
}
},
{
"id" : 5104,
"uid" : "exp((-tmp0))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "72"
},
"references" : {
"lexval" : [5105],
"definition" : [],
"arguments" : [5106]
}
},
{
"id" : 5105,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "810",
"c" : "38"
},
"references" : {}
},
{
"id" : 5106,
"uid" : "(-tmp0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5064]
}
},
{
"id" : 5107,
"uid" : "f_breakdown_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "f_breakdown_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "810",
"c" : "8"
},
"references" : {}
},
{
"id" : 5108,
"uid" : "f_breakdown_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5081]
}
},
{
"id" : 5109,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5110]
}
},
{
"id" : 5110,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5111]
}
},
{
"id" : 5111,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "809",
"c" : "32"
},
"references" : {}
},
{
"id" : 5112,
"uid" : "f_breakdown_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "f_breakdown_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "809",
"c" : "16"
},
"references" : {}
},
{
"id" : 5113,
"uid" : "idb_tun=((((-Weff)*jswg_t)*(exp(((((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_di_b),1.0e-3)))-1.0)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5114],
"rhs" : [5159],
"lexval" : [5194]
}
},
{
"id" : 5114,
"uid" : "idb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5115]
}
},
{
"id" : 5115,
"uid" : "idb_tun",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "3"
},
"references" : {
"module" : [2],
"lexval" : [5116],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5117],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5114, 5156, 5157, 5121, 5118, 5158]
}
},
{
"id" : 5116,
"uid" : "idb_tun",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "idb_tun",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "208",
"c" : "40"
},
"references" : {}
},
{
"id" : 5117,
"uid" : "idb_tun=((idb_tun-((ad_i*js_t)*(exp(((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3)))-1.0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5118],
"rhs" : [5119],
"lexval" : [5155]
}
},
{
"id" : 5118,
"uid" : "idb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5115]
}
},
{
"id" : 5119,
"uid" : "((idb_tun-((ad_i*js_t)*(exp(((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3)))-1.0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5120]
}
},
{
"id" : 5120,
"uid" : "(idb_tun-((ad_i*js_t)*(exp(((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3)))-1.0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5121],
"arg2" : [5122]
}
},
{
"id" : 5121,
"uid" : "idb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5115]
}
},
{
"id" : 5122,
"uid" : "((ad_i*js_t)*(exp(((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3)))-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5123],
"arg2" : [5124]
}
},
{
"id" : 5123,
"uid" : "(ad_i*js_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4412],
"arg2" : [4521]
}
},
{
"id" : 5124,
"uid" : "(exp(((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3)))-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5125],
"arg2" : [5153]
}
},
{
"id" : 5125,
"uid" : "exp(((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "78"
},
"references" : {
"lexval" : [5126],
"definition" : [],
"arguments" : [5127]
}
},
{
"id" : 5126,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "814",
"c" : "48"
},
"references" : {}
},
{
"id" : 5127,
"uid" : "((((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_di_b),1.0e-3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5128],
"arg2" : [5148]
}
},
{
"id" : 5128,
"uid" : "(((v_di_b*ratioT)/(Vt*njts_t))*xd_vts)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5129],
"arg2" : [5132]
}
},
{
"id" : 5129,
"uid" : "((v_di_b*ratioT)/(Vt*njts_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5130],
"arg2" : [5131]
}
},
{
"id" : 5130,
"uid" : "(v_di_b*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4961],
"arg2" : [1613]
}
},
{
"id" : 5131,
"uid" : "(Vt*njts_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [856],
"arg2" : [4829]
}
},
{
"id" : 5132,
"uid" : "xd_vts",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5133]
}
},
{
"id" : 5133,
"uid" : "xd_vts",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5134],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5135],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5138],
"instance" : [5132, 5145, 5146, 5147]
}
},
{
"id" : 5134,
"uid" : "xd_vts",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_vts",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "297",
"c" : "20"
},
"references" : {}
},
{
"id" : 5135,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5136]
}
},
{
"id" : 5136,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5137]
}
},
{
"id" : 5137,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "297",
"c" : "36"
},
"references" : {}
},
{
"id" : 5138,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5139],
"supexpr" : [5142]
}
},
{
"id" : 5139,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5140]
}
},
{
"id" : 5140,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5141]
}
},
{
"id" : 5141,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "297",
"c" : "56"
},
"references" : {}
},
{
"id" : 5142,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5143]
}
},
{
"id" : 5143,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5144]
}
},
{
"id" : 5144,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "297",
"c" : "60"
},
"references" : {}
},
{
"id" : 5145,
"uid" : "xd_vts",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5133]
}
},
{
"id" : 5146,
"uid" : "xd_vts",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5133]
}
},
{
"id" : 5147,
"uid" : "xd_vts",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5133]
}
},
{
"id" : 5148,
"uid" : "max((xd_vts+v_di_b),1.0e-3)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "77"
},
"references" : {
"lexval" : [5149],
"definition" : [],
"arguments" : [5150, 5151]
}
},
{
"id" : 5149,
"uid" : "max",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "max",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "814",
"c" : "87"
},
"references" : {}
},
{
"id" : 5150,
"uid" : "(xd_vts+v_di_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5145],
"arg2" : [4962]
}
},
{
"id" : 5151,
"uid" : "1.0e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5152]
}
},
{
"id" : 5152,
"uid" : "1.0e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "814",
"c" : "105"
},
"references" : {}
},
{
"id" : 5153,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5154]
}
},
{
"id" : 5154,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "814",
"c" : "114"
},
"references" : {}
},
{
"id" : 5155,
"uid" : "idb_tun",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "idb_tun",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "814",
"c" : "17"
},
"references" : {}
},
{
"id" : 5156,
"uid" : "idb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5115]
}
},
{
"id" : 5157,
"uid" : "idb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5115]
}
},
{
"id" : 5158,
"uid" : "idb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5115]
}
},
{
"id" : 5159,
"uid" : "((((-Weff)*jswg_t)*(exp(((((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_di_b),1.0e-3)))-1.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5160]
}
},
{
"id" : 5160,
"uid" : "(((-Weff)*jswg_t)*(exp(((((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_di_b),1.0e-3)))-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5161],
"arg2" : [5163]
}
},
{
"id" : 5161,
"uid" : "((-Weff)*jswg_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5162],
"arg2" : [4569]
}
},
{
"id" : 5162,
"uid" : "(-Weff)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [256]
}
},
{
"id" : 5163,
"uid" : "(exp(((((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_di_b),1.0e-3)))-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5164],
"arg2" : [5192]
}
},
{
"id" : 5164,
"uid" : "exp(((((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_di_b),1.0e-3)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "74"
},
"references" : {
"lexval" : [5165],
"definition" : [],
"arguments" : [5166]
}
},
{
"id" : 5165,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "812",
"c" : "41"
},
"references" : {}
},
{
"id" : 5166,
"uid" : "((((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_di_b),1.0e-3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5167],
"arg2" : [5187]
}
},
{
"id" : 5167,
"uid" : "(((v_di_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5168],
"arg2" : [5171]
}
},
{
"id" : 5168,
"uid" : "((v_di_b*ratioT)/(Vt*njtsswg_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5169],
"arg2" : [5170]
}
},
{
"id" : 5169,
"uid" : "(v_di_b*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4957],
"arg2" : [1611]
}
},
{
"id" : 5170,
"uid" : "(Vt*njtsswg_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [854],
"arg2" : [4913]
}
},
{
"id" : 5171,
"uid" : "xd_vtsswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5172]
}
},
{
"id" : 5172,
"uid" : "xd_vtsswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5173],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5174],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5177],
"instance" : [5171, 5184, 5185, 5186]
}
},
{
"id" : 5173,
"uid" : "xd_vtsswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_vtsswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "299",
"c" : "20"
},
"references" : {}
},
{
"id" : 5174,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5175]
}
},
{
"id" : 5175,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5176]
}
},
{
"id" : 5176,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "299",
"c" : "36"
},
"references" : {}
},
{
"id" : 5177,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5178],
"supexpr" : [5181]
}
},
{
"id" : 5178,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5179]
}
},
{
"id" : 5179,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5180]
}
},
{
"id" : 5180,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "299",
"c" : "56"
},
"references" : {}
},
{
"id" : 5181,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5182]
}
},
{
"id" : 5182,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5183]
}
},
{
"id" : 5183,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "299",
"c" : "60"
},
"references" : {}
},
{
"id" : 5184,
"uid" : "xd_vtsswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5172]
}
},
{
"id" : 5185,
"uid" : "xd_vtsswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5172]
}
},
{
"id" : 5186,
"uid" : "xd_vtsswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5172]
}
},
{
"id" : 5187,
"uid" : "max((xd_vtsswg+v_di_b),1.0e-3)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "73"
},
"references" : {
"lexval" : [5188],
"definition" : [],
"arguments" : [5189, 5190]
}
},
{
"id" : 5188,
"uid" : "max",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "max",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "812",
"c" : "86"
},
"references" : {}
},
{
"id" : 5189,
"uid" : "(xd_vtsswg+v_di_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5184],
"arg2" : [4958]
}
},
{
"id" : 5190,
"uid" : "1.0e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5191]
}
},
{
"id" : 5191,
"uid" : "1.0e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "812",
"c" : "107"
},
"references" : {}
},
{
"id" : 5192,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5193]
}
},
{
"id" : 5193,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "812",
"c" : "116"
},
"references" : {}
},
{
"id" : 5194,
"uid" : "idb_tun",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "idb_tun",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "812",
"c" : "17"
},
"references" : {}
},
{
"id" : 5195,
"uid" : "idb_tun=((idb_tun-((pd_i*jsw_t)*(exp(((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3)))-1.0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5157],
"rhs" : [5196],
"lexval" : [5231]
}
},
{
"id" : 5196,
"uid" : "((idb_tun-((pd_i*jsw_t)*(exp(((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3)))-1.0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5197]
}
},
{
"id" : 5197,
"uid" : "(idb_tun-((pd_i*jsw_t)*(exp(((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3)))-1.0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5156],
"arg2" : [5198]
}
},
{
"id" : 5198,
"uid" : "((pd_i*jsw_t)*(exp(((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3)))-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5199],
"arg2" : [5200]
}
},
{
"id" : 5199,
"uid" : "(pd_i*jsw_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4453],
"arg2" : [4545]
}
},
{
"id" : 5200,
"uid" : "(exp(((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3)))-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5201],
"arg2" : [5229]
}
},
{
"id" : 5201,
"uid" : "exp(((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "76"
},
"references" : {
"lexval" : [5202],
"definition" : [],
"arguments" : [5203]
}
},
{
"id" : 5202,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "813",
"c" : "49"
},
"references" : {}
},
{
"id" : 5203,
"uid" : "((((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_di_b),1.0e-3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5204],
"arg2" : [5224]
}
},
{
"id" : 5204,
"uid" : "(((v_di_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5205],
"arg2" : [5208]
}
},
{
"id" : 5205,
"uid" : "((v_di_b*ratioT)/(Vt*njtssw_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5206],
"arg2" : [5207]
}
},
{
"id" : 5206,
"uid" : "(v_di_b*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4959],
"arg2" : [1612]
}
},
{
"id" : 5207,
"uid" : "(Vt*njtssw_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [855],
"arg2" : [4871]
}
},
{
"id" : 5208,
"uid" : "xd_vtssw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5209]
}
},
{
"id" : 5209,
"uid" : "xd_vtssw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5210],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5211],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5214],
"instance" : [5208, 5221, 5222, 5223]
}
},
{
"id" : 5210,
"uid" : "xd_vtssw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_vtssw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "298",
"c" : "20"
},
"references" : {}
},
{
"id" : 5211,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5212]
}
},
{
"id" : 5212,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5213]
}
},
{
"id" : 5213,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "298",
"c" : "36"
},
"references" : {}
},
{
"id" : 5214,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5215],
"supexpr" : [5218]
}
},
{
"id" : 5215,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5216]
}
},
{
"id" : 5216,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5217]
}
},
{
"id" : 5217,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "298",
"c" : "56"
},
"references" : {}
},
{
"id" : 5218,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5219]
}
},
{
"id" : 5219,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5220]
}
},
{
"id" : 5220,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "298",
"c" : "60"
},
"references" : {}
},
{
"id" : 5221,
"uid" : "xd_vtssw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5209]
}
},
{
"id" : 5222,
"uid" : "xd_vtssw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5209]
}
},
{
"id" : 5223,
"uid" : "xd_vtssw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5209]
}
},
{
"id" : 5224,
"uid" : "max((xd_vtssw+v_di_b),1.0e-3)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "75"
},
"references" : {
"lexval" : [5225],
"definition" : [],
"arguments" : [5226, 5227]
}
},
{
"id" : 5225,
"uid" : "max",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "max",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "813",
"c" : "92"
},
"references" : {}
},
{
"id" : 5226,
"uid" : "(xd_vtssw+v_di_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5221],
"arg2" : [4960]
}
},
{
"id" : 5227,
"uid" : "1.0e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5228]
}
},
{
"id" : 5228,
"uid" : "1.0e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "813",
"c" : "112"
},
"references" : {}
},
{
"id" : 5229,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5230]
}
},
{
"id" : 5230,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "813",
"c" : "121"
},
"references" : {}
},
{
"id" : 5231,
"uid" : "idb_tun",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "idb_tun",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "813",
"c" : "17"
},
"references" : {}
},
{
"id" : 5232,
"uid" : "I(d,b)<+(((((((is_d*(1.0-exp(arg_d)))*f_breakdown_d)+(v_di_b*xd_gmin))+idb_tun)*TYPE)*M));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4172],
"rhs" : [5233],
"lexval" : [5260],
"branchalias" : []
}
},
{
"id" : 5233,
"uid" : "(((((((is_d*(1.0-exp(arg_d)))*f_breakdown_d)+(v_di_b*xd_gmin))+idb_tun)*TYPE)*M))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5234]
}
},
{
"id" : 5234,
"uid" : "((((((is_d*(1.0-exp(arg_d)))*f_breakdown_d)+(v_di_b*xd_gmin))+idb_tun)*TYPE)*M)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5235],
"arg2" : [1214]
}
},
{
"id" : 5235,
"uid" : "(((((is_d*(1.0-exp(arg_d)))*f_breakdown_d)+(v_di_b*xd_gmin))+idb_tun)*TYPE)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5236],
"arg2" : [159]
}
},
{
"id" : 5236,
"uid" : "((((is_d*(1.0-exp(arg_d)))*f_breakdown_d)+(v_di_b*xd_gmin))+idb_tun)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5237],
"arg2" : [5158]
}
},
{
"id" : 5237,
"uid" : "(((is_d*(1.0-exp(arg_d)))*f_breakdown_d)+(v_di_b*xd_gmin))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5238],
"arg2" : [5245]
}
},
{
"id" : 5238,
"uid" : "((is_d*(1.0-exp(arg_d)))*f_breakdown_d)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5239],
"arg2" : [5108]
}
},
{
"id" : 5239,
"uid" : "(is_d*(1.0-exp(arg_d)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5003],
"arg2" : [5240]
}
},
{
"id" : 5240,
"uid" : "(1.0-exp(arg_d))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5241],
"arg2" : [5243]
}
},
{
"id" : 5241,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5242]
}
},
{
"id" : 5242,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "815",
"c" : "36"
},
"references" : {}
},
{
"id" : 5243,
"uid" : "exp(arg_d)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "79"
},
"references" : {
"lexval" : [5244],
"definition" : [],
"arguments" : [5023]
}
},
{
"id" : 5244,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "815",
"c" : "42"
},
"references" : {}
},
{
"id" : 5245,
"uid" : "(v_di_b*xd_gmin)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4963],
"arg2" : [5246]
}
},
{
"id" : 5246,
"uid" : "xd_gmin",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5247]
}
},
{
"id" : 5247,
"uid" : "xd_gmin",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5248],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5249],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5252],
"instance" : [5246, 5259]
}
},
{
"id" : 5248,
"uid" : "xd_gmin",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_gmin",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "291",
"c" : "20"
},
"references" : {}
},
{
"id" : 5249,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5250]
}
},
{
"id" : 5250,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5251]
}
},
{
"id" : 5251,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "291",
"c" : "36"
},
"references" : {}
},
{
"id" : 5252,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5253],
"supexpr" : [5256]
}
},
{
"id" : 5253,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5254]
}
},
{
"id" : 5254,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5255]
}
},
{
"id" : 5255,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "291",
"c" : "56"
},
"references" : {}
},
{
"id" : 5256,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5257]
}
},
{
"id" : 5257,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5258]
}
},
{
"id" : 5258,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "291",
"c" : "60"
},
"references" : {}
},
{
"id" : 5259,
"uid" : "xd_gmin",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5247]
}
},
{
"id" : 5260,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "815",
"c" : "17"
},
"references" : {}
},
{
"id" : 5261,
"uid" : "is_s=((((js_t*as_i)+(jsw_t*ps_i))+(jswg_t*Weff)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5262],
"rhs" : [5266],
"lexval" : [5272]
}
},
{
"id" : 5262,
"uid" : "is_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5263]
}
},
{
"id" : 5263,
"uid" : "is_s",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [5264],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5261],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5262, 5265]
}
},
{
"id" : 5264,
"uid" : "is_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "is_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "207",
"c" : "23"
},
"references" : {}
},
{
"id" : 5265,
"uid" : "is_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5263]
}
},
{
"id" : 5266,
"uid" : "((((js_t*as_i)+(jsw_t*ps_i))+(jswg_t*Weff)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5267]
}
},
{
"id" : 5267,
"uid" : "(((js_t*as_i)+(jsw_t*ps_i))+(jswg_t*Weff))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5268],
"arg2" : [5271]
}
},
{
"id" : 5268,
"uid" : "((js_t*as_i)+(jsw_t*ps_i))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5269],
"arg2" : [5270]
}
},
{
"id" : 5269,
"uid" : "(js_t*as_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4522],
"arg2" : [4326]
}
},
{
"id" : 5270,
"uid" : "(jsw_t*ps_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4546],
"arg2" : [4367]
}
},
{
"id" : 5271,
"uid" : "(jswg_t*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4570],
"arg2" : [257]
}
},
{
"id" : 5272,
"uid" : "is_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "is_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "817",
"c" : "17"
},
"references" : {}
},
{
"id" : 5273,
"uid" : "arg_s=((((-v_si_b)*ratioT)/(Vt*xd_n)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5274],
"rhs" : [5286],
"lexval" : [5291]
}
},
{
"id" : 5274,
"uid" : "arg_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5275]
}
},
{
"id" : 5275,
"uid" : "arg_s",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5276],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5277],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5274, 5284, 5278, 5285]
}
},
{
"id" : 5276,
"uid" : "arg_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "arg_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "207",
"c" : "29"
},
"references" : {}
},
{
"id" : 5277,
"uid" : "arg_s=((-40.0));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5278],
"rhs" : [5279],
"lexval" : [5283]
}
},
{
"id" : 5278,
"uid" : "arg_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5275]
}
},
{
"id" : 5279,
"uid" : "((-40.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5280]
}
},
{
"id" : 5280,
"uid" : "(-40.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5281]
}
},
{
"id" : 5281,
"uid" : "40.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5282]
}
},
{
"id" : 5282,
"uid" : "40.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "40.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "819",
"c" : "45"
},
"references" : {}
},
{
"id" : 5283,
"uid" : "arg_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "arg_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "819",
"c" : "36"
},
"references" : {}
},
{
"id" : 5284,
"uid" : "arg_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5275]
}
},
{
"id" : 5285,
"uid" : "arg_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5275]
}
},
{
"id" : 5286,
"uid" : "((((-v_si_b)*ratioT)/(Vt*xd_n)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5287]
}
},
{
"id" : 5287,
"uid" : "(((-v_si_b)*ratioT)/(Vt*xd_n))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5288],
"arg2" : [5290]
}
},
{
"id" : 5288,
"uid" : "((-v_si_b)*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5289],
"arg2" : [1614]
}
},
{
"id" : 5289,
"uid" : "(-v_si_b)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [4979]
}
},
{
"id" : 5290,
"uid" : "(Vt*xd_n)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [857],
"arg2" : [4513]
}
},
{
"id" : 5291,
"uid" : "arg_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "arg_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "818",
"c" : "17"
},
"references" : {}
},
{
"id" : 5292,
"uid" : "if(((arg_s<=(-40.0)))) arg_s=((-40.0));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [5293],
"then" : [5277],
"else" : []
}
},
{
"id" : 5293,
"uid" : "((arg_s<=(-40.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5294]
}
},
{
"id" : 5294,
"uid" : "(arg_s<=(-40.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "lt"
},
"references" : {
"arg1" : [5284],
"arg2" : [5295]
}
},
{
"id" : 5295,
"uid" : "(-40.0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5296]
}
},
{
"id" : 5296,
"uid" : "40.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5297]
}
},
{
"id" : 5297,
"uid" : "40.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "40.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "819",
"c" : "30"
},
"references" : {}
},
{
"id" : 5298,
"uid" : "if(((tmp0>70))) f_breakdown_s=(1.0); else f_breakdown_s=((1.0+(xd_xjbv*exp((-tmp0)))));",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [5299],
"then" : [5303],
"else" : [5307]
}
},
{
"id" : 5299,
"uid" : "((tmp0>70))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5300]
}
},
{
"id" : 5300,
"uid" : "(tmp0>70)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [5065],
"arg2" : [5301]
}
},
{
"id" : 5301,
"uid" : "70",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [5302]
}
},
{
"id" : 5302,
"uid" : "70",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "70",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "821",
"c" : "12"
},
"references" : {}
},
{
"id" : 5303,
"uid" : "f_breakdown_s=(1.0);",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5304],
"rhs" : [5319],
"lexval" : [5322]
}
},
{
"id" : 5304,
"uid" : "f_breakdown_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5305]
}
},
{
"id" : 5305,
"uid" : "f_breakdown_s",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5306],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5307],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5304, 5308, 5318]
}
},
{
"id" : 5306,
"uid" : "f_breakdown_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "f_breakdown_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "208",
"c" : "25"
},
"references" : {}
},
{
"id" : 5307,
"uid" : "f_breakdown_s=((1.0+(xd_xjbv*exp((-tmp0)))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5308],
"rhs" : [5309],
"lexval" : [5317]
}
},
{
"id" : 5308,
"uid" : "f_breakdown_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5305]
}
},
{
"id" : 5309,
"uid" : "((1.0+(xd_xjbv*exp((-tmp0)))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5310]
}
},
{
"id" : 5310,
"uid" : "(1.0+(xd_xjbv*exp((-tmp0))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5311],
"arg2" : [5313]
}
},
{
"id" : 5311,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5312]
}
},
{
"id" : 5312,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "822",
"c" : "24"
},
"references" : {}
},
{
"id" : 5313,
"uid" : "(xd_xjbv*exp((-tmp0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5103],
"arg2" : [5314]
}
},
{
"id" : 5314,
"uid" : "exp((-tmp0))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "80"
},
"references" : {
"lexval" : [5315],
"definition" : [],
"arguments" : [5316]
}
},
{
"id" : 5315,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "822",
"c" : "38"
},
"references" : {}
},
{
"id" : 5316,
"uid" : "(-tmp0)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5066]
}
},
{
"id" : 5317,
"uid" : "f_breakdown_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "f_breakdown_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "822",
"c" : "8"
},
"references" : {}
},
{
"id" : 5318,
"uid" : "f_breakdown_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5305]
}
},
{
"id" : 5319,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5320]
}
},
{
"id" : 5320,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5321]
}
},
{
"id" : 5321,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "821",
"c" : "32"
},
"references" : {}
},
{
"id" : 5322,
"uid" : "f_breakdown_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "f_breakdown_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "821",
"c" : "16"
},
"references" : {}
},
{
"id" : 5323,
"uid" : "isb_tun=((((-Weff)*jswg_t)*(exp(((((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_si_b),1.0e-3)))-1.0)));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5324],
"rhs" : [5353],
"lexval" : [5372]
}
},
{
"id" : 5324,
"uid" : "isb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5325]
}
},
{
"id" : 5325,
"uid" : "isb_tun",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "3"
},
"references" : {
"module" : [2],
"lexval" : [5326],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5327],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5324, 5350, 5351, 5331, 5328, 5352]
}
},
{
"id" : 5326,
"uid" : "isb_tun",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "isb_tun",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "208",
"c" : "49"
},
"references" : {}
},
{
"id" : 5327,
"uid" : "isb_tun=((isb_tun-((as_i*js_t)*(exp(((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3)))-1.0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5328],
"rhs" : [5329],
"lexval" : [5349]
}
},
{
"id" : 5328,
"uid" : "isb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5325]
}
},
{
"id" : 5329,
"uid" : "((isb_tun-((as_i*js_t)*(exp(((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3)))-1.0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5330]
}
},
{
"id" : 5330,
"uid" : "(isb_tun-((as_i*js_t)*(exp(((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3)))-1.0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5331],
"arg2" : [5332]
}
},
{
"id" : 5331,
"uid" : "isb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5325]
}
},
{
"id" : 5332,
"uid" : "((as_i*js_t)*(exp(((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3)))-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5333],
"arg2" : [5334]
}
},
{
"id" : 5333,
"uid" : "(as_i*js_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4327],
"arg2" : [4523]
}
},
{
"id" : 5334,
"uid" : "(exp(((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3)))-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5335],
"arg2" : [5347]
}
},
{
"id" : 5335,
"uid" : "exp(((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "86"
},
"references" : {
"lexval" : [5336],
"definition" : [],
"arguments" : [5337]
}
},
{
"id" : 5336,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "826",
"c" : "48"
},
"references" : {}
},
{
"id" : 5337,
"uid" : "((((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)/max((xd_vts+v_si_b),1.0e-3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5338],
"arg2" : [5342]
}
},
{
"id" : 5338,
"uid" : "(((v_si_b*ratioT)/(Vt*njts_t))*xd_vts)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5339],
"arg2" : [5146]
}
},
{
"id" : 5339,
"uid" : "((v_si_b*ratioT)/(Vt*njts_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5340],
"arg2" : [5341]
}
},
{
"id" : 5340,
"uid" : "(v_si_b*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4985],
"arg2" : [1618]
}
},
{
"id" : 5341,
"uid" : "(Vt*njts_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [861],
"arg2" : [4830]
}
},
{
"id" : 5342,
"uid" : "max((xd_vts+v_si_b),1.0e-3)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "85"
},
"references" : {
"lexval" : [5343],
"definition" : [],
"arguments" : [5344, 5345]
}
},
{
"id" : 5343,
"uid" : "max",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "max",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "826",
"c" : "87"
},
"references" : {}
},
{
"id" : 5344,
"uid" : "(xd_vts+v_si_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5147],
"arg2" : [4986]
}
},
{
"id" : 5345,
"uid" : "1.0e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5346]
}
},
{
"id" : 5346,
"uid" : "1.0e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "826",
"c" : "105"
},
"references" : {}
},
{
"id" : 5347,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5348]
}
},
{
"id" : 5348,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "826",
"c" : "114"
},
"references" : {}
},
{
"id" : 5349,
"uid" : "isb_tun",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "isb_tun",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "826",
"c" : "17"
},
"references" : {}
},
{
"id" : 5350,
"uid" : "isb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5325]
}
},
{
"id" : 5351,
"uid" : "isb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5325]
}
},
{
"id" : 5352,
"uid" : "isb_tun",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5325]
}
},
{
"id" : 5353,
"uid" : "((((-Weff)*jswg_t)*(exp(((((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_si_b),1.0e-3)))-1.0)))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5354]
}
},
{
"id" : 5354,
"uid" : "(((-Weff)*jswg_t)*(exp(((((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_si_b),1.0e-3)))-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5355],
"arg2" : [5357]
}
},
{
"id" : 5355,
"uid" : "((-Weff)*jswg_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5356],
"arg2" : [4571]
}
},
{
"id" : 5356,
"uid" : "(-Weff)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [258]
}
},
{
"id" : 5357,
"uid" : "(exp(((((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_si_b),1.0e-3)))-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5358],
"arg2" : [5370]
}
},
{
"id" : 5358,
"uid" : "exp(((((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_si_b),1.0e-3)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "82"
},
"references" : {
"lexval" : [5359],
"definition" : [],
"arguments" : [5360]
}
},
{
"id" : 5359,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "824",
"c" : "41"
},
"references" : {}
},
{
"id" : 5360,
"uid" : "((((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)/max((xd_vtsswg+v_si_b),1.0e-3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5361],
"arg2" : [5365]
}
},
{
"id" : 5361,
"uid" : "(((v_si_b*ratioT)/(Vt*njtsswg_t))*xd_vtsswg)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5362],
"arg2" : [5185]
}
},
{
"id" : 5362,
"uid" : "((v_si_b*ratioT)/(Vt*njtsswg_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5363],
"arg2" : [5364]
}
},
{
"id" : 5363,
"uid" : "(v_si_b*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4981],
"arg2" : [1616]
}
},
{
"id" : 5364,
"uid" : "(Vt*njtsswg_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [859],
"arg2" : [4914]
}
},
{
"id" : 5365,
"uid" : "max((xd_vtsswg+v_si_b),1.0e-3)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "81"
},
"references" : {
"lexval" : [5366],
"definition" : [],
"arguments" : [5367, 5368]
}
},
{
"id" : 5366,
"uid" : "max",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "max",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "824",
"c" : "86"
},
"references" : {}
},
{
"id" : 5367,
"uid" : "(xd_vtsswg+v_si_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5186],
"arg2" : [4982]
}
},
{
"id" : 5368,
"uid" : "1.0e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5369]
}
},
{
"id" : 5369,
"uid" : "1.0e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "824",
"c" : "107"
},
"references" : {}
},
{
"id" : 5370,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5371]
}
},
{
"id" : 5371,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "824",
"c" : "116"
},
"references" : {}
},
{
"id" : 5372,
"uid" : "isb_tun",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "isb_tun",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "824",
"c" : "17"
},
"references" : {}
},
{
"id" : 5373,
"uid" : "isb_tun=((isb_tun-((ps_i*jsw_t)*(exp(((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3)))-1.0))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5351],
"rhs" : [5374],
"lexval" : [5393]
}
},
{
"id" : 5374,
"uid" : "((isb_tun-((ps_i*jsw_t)*(exp(((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3)))-1.0))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5375]
}
},
{
"id" : 5375,
"uid" : "(isb_tun-((ps_i*jsw_t)*(exp(((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3)))-1.0)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5350],
"arg2" : [5376]
}
},
{
"id" : 5376,
"uid" : "((ps_i*jsw_t)*(exp(((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3)))-1.0))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5377],
"arg2" : [5378]
}
},
{
"id" : 5377,
"uid" : "(ps_i*jsw_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4368],
"arg2" : [4547]
}
},
{
"id" : 5378,
"uid" : "(exp(((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3)))-1.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5379],
"arg2" : [5391]
}
},
{
"id" : 5379,
"uid" : "exp(((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "84"
},
"references" : {
"lexval" : [5380],
"definition" : [],
"arguments" : [5381]
}
},
{
"id" : 5380,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "825",
"c" : "49"
},
"references" : {}
},
{
"id" : 5381,
"uid" : "((((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)/max((xd_vtssw+v_si_b),1.0e-3))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5382],
"arg2" : [5386]
}
},
{
"id" : 5382,
"uid" : "(((v_si_b*ratioT)/(Vt*njtssw_t))*xd_vtssw)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5383],
"arg2" : [5222]
}
},
{
"id" : 5383,
"uid" : "((v_si_b*ratioT)/(Vt*njtssw_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5384],
"arg2" : [5385]
}
},
{
"id" : 5384,
"uid" : "(v_si_b*ratioT)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4983],
"arg2" : [1617]
}
},
{
"id" : 5385,
"uid" : "(Vt*njtssw_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [860],
"arg2" : [4872]
}
},
{
"id" : 5386,
"uid" : "max((xd_vtssw+v_si_b),1.0e-3)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "83"
},
"references" : {
"lexval" : [5387],
"definition" : [],
"arguments" : [5388, 5389]
}
},
{
"id" : 5387,
"uid" : "max",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "max",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "825",
"c" : "92"
},
"references" : {}
},
{
"id" : 5388,
"uid" : "(xd_vtssw+v_si_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5223],
"arg2" : [4984]
}
},
{
"id" : 5389,
"uid" : "1.0e-3",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5390]
}
},
{
"id" : 5390,
"uid" : "1.0e-3",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0e-3",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "825",
"c" : "112"
},
"references" : {}
},
{
"id" : 5391,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5392]
}
},
{
"id" : 5392,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "825",
"c" : "121"
},
"references" : {}
},
{
"id" : 5393,
"uid" : "isb_tun",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "isb_tun",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "825",
"c" : "17"
},
"references" : {}
},
{
"id" : 5394,
"uid" : "I(s,b)<+(((((((is_s*(1.0-exp(arg_s)))*f_breakdown_s)+(v_si_b*xd_gmin))+isb_tun)*TYPE)*M));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4179],
"rhs" : [5395],
"lexval" : [5408],
"branchalias" : []
}
},
{
"id" : 5395,
"uid" : "(((((((is_s*(1.0-exp(arg_s)))*f_breakdown_s)+(v_si_b*xd_gmin))+isb_tun)*TYPE)*M))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5396]
}
},
{
"id" : 5396,
"uid" : "((((((is_s*(1.0-exp(arg_s)))*f_breakdown_s)+(v_si_b*xd_gmin))+isb_tun)*TYPE)*M)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5397],
"arg2" : [1215]
}
},
{
"id" : 5397,
"uid" : "(((((is_s*(1.0-exp(arg_s)))*f_breakdown_s)+(v_si_b*xd_gmin))+isb_tun)*TYPE)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5398],
"arg2" : [160]
}
},
{
"id" : 5398,
"uid" : "((((is_s*(1.0-exp(arg_s)))*f_breakdown_s)+(v_si_b*xd_gmin))+isb_tun)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5399],
"arg2" : [5352]
}
},
{
"id" : 5399,
"uid" : "(((is_s*(1.0-exp(arg_s)))*f_breakdown_s)+(v_si_b*xd_gmin))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5400],
"arg2" : [5407]
}
},
{
"id" : 5400,
"uid" : "((is_s*(1.0-exp(arg_s)))*f_breakdown_s)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5401],
"arg2" : [5318]
}
},
{
"id" : 5401,
"uid" : "(is_s*(1.0-exp(arg_s)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5265],
"arg2" : [5402]
}
},
{
"id" : 5402,
"uid" : "(1.0-exp(arg_s))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5403],
"arg2" : [5405]
}
},
{
"id" : 5403,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5404]
}
},
{
"id" : 5404,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "827",
"c" : "36"
},
"references" : {}
},
{
"id" : 5405,
"uid" : "exp(arg_s)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "87"
},
"references" : {
"lexval" : [5406],
"definition" : [],
"arguments" : [5285]
}
},
{
"id" : 5406,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "827",
"c" : "42"
},
"references" : {}
},
{
"id" : 5407,
"uid" : "(v_si_b*xd_gmin)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4987],
"arg2" : [5259]
}
},
{
"id" : 5408,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "827",
"c" : "17"
},
"references" : {}
},
{
"id" : 5409,
"uid" : "if(((v_di_b>0.0))) begin :\ncsb_d=(((cj_t*ad_i)*exp(((-xd_mj)*ln((1.0+(v_di_b/pb_t)))))));\ncssw_d=(((cjsw_t*pd_i)*exp(((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t)))))));\ncsswg_d=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t)))))));end\n else begin :\ncsb_d=(((cj_t*ad_i)*(1.0-((xd_mj*v_di_b)/pb_t))));\ncssw_d=(((cjsw_t*pd_i)*(1.0-((xd_mjsw*v_di_b)/pbsw_t))));\ncsswg_d=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_di_b)/pbswg_t))));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [5410],
"then" : [5414],
"else" : [5554]
}
},
{
"id" : 5410,
"uid" : "((v_di_b>0.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5411]
}
},
{
"id" : 5411,
"uid" : "(v_di_b>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [4964],
"arg2" : [5412]
}
},
{
"id" : 5412,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5413]
}
},
{
"id" : 5413,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "831",
"c" : "28"
},
"references" : {}
},
{
"id" : 5414,
"uid" : "begin :\ncsb_d=(((cj_t*ad_i)*exp(((-xd_mj)*ln((1.0+(v_di_b/pb_t)))))));\ncssw_d=(((cjsw_t*pd_i)*exp(((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t)))))));\ncsswg_d=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t)))))));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [5415],
"block" : [4],
"item" : [5416, 5462, 5508],
"variable" : []
}
},
{
"id" : 5415,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "832",
"c" : "17"
},
"references" : {}
},
{
"id" : 5416,
"uid" : "csb_d=(((cj_t*ad_i)*exp(((-xd_mj)*ln((1.0+(v_di_b/pb_t)))))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5417],
"rhs" : [5448],
"lexval" : [5461]
}
},
{
"id" : 5417,
"uid" : "csb_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5418]
}
},
{
"id" : 5418,
"uid" : "csb_d",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5419],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5420],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5417, 5421, 5447]
}
},
{
"id" : 5419,
"uid" : "csb_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csb_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "209",
"c" : "10"
},
"references" : {}
},
{
"id" : 5420,
"uid" : "csb_d=(((cj_t*ad_i)*(1.0-((xd_mj*v_di_b)/pb_t))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5421],
"rhs" : [5422],
"lexval" : [5446]
}
},
{
"id" : 5421,
"uid" : "csb_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5418]
}
},
{
"id" : 5422,
"uid" : "(((cj_t*ad_i)*(1.0-((xd_mj*v_di_b)/pb_t))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5423]
}
},
{
"id" : 5423,
"uid" : "((cj_t*ad_i)*(1.0-((xd_mj*v_di_b)/pb_t)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5424],
"arg2" : [5425]
}
},
{
"id" : 5424,
"uid" : "(cj_t*ad_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4707],
"arg2" : [4414]
}
},
{
"id" : 5425,
"uid" : "(1.0-((xd_mj*v_di_b)/pb_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5426],
"arg2" : [5428]
}
},
{
"id" : 5426,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5427]
}
},
{
"id" : 5427,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "839",
"c" : "51"
},
"references" : {}
},
{
"id" : 5428,
"uid" : "((xd_mj*v_di_b)/pb_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5429],
"arg2" : [4593]
}
},
{
"id" : 5429,
"uid" : "(xd_mj*v_di_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5430],
"arg2" : [4968]
}
},
{
"id" : 5430,
"uid" : "xd_mj",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5431]
}
},
{
"id" : 5431,
"uid" : "xd_mj",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5432],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5433],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5436],
"instance" : [5443, 5430, 5444, 5445]
}
},
{
"id" : 5432,
"uid" : "xd_mj",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_mj",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "282",
"c" : "20"
},
"references" : {}
},
{
"id" : 5433,
"uid" : "(0.900)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5434]
}
},
{
"id" : 5434,
"uid" : "0.900",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5435]
}
},
{
"id" : 5435,
"uid" : "0.900",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.900",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "282",
"c" : "36"
},
"references" : {}
},
{
"id" : 5436,
"uid" : "from [(0.0):(1.0)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5437],
"supexpr" : [5440]
}
},
{
"id" : 5437,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5438]
}
},
{
"id" : 5438,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5439]
}
},
{
"id" : 5439,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "282",
"c" : "56"
},
"references" : {}
},
{
"id" : 5440,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5441]
}
},
{
"id" : 5441,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5442]
}
},
{
"id" : 5442,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "282",
"c" : "60"
},
"references" : {}
},
{
"id" : 5443,
"uid" : "xd_mj",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5431]
}
},
{
"id" : 5444,
"uid" : "xd_mj",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5431]
}
},
{
"id" : 5445,
"uid" : "xd_mj",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5431]
}
},
{
"id" : 5446,
"uid" : "csb_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csb_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "839",
"c" : "25"
},
"references" : {}
},
{
"id" : 5447,
"uid" : "csb_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5418]
}
},
{
"id" : 5448,
"uid" : "(((cj_t*ad_i)*exp(((-xd_mj)*ln((1.0+(v_di_b/pb_t)))))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5449]
}
},
{
"id" : 5449,
"uid" : "((cj_t*ad_i)*exp(((-xd_mj)*ln((1.0+(v_di_b/pb_t))))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5450],
"arg2" : [5451]
}
},
{
"id" : 5450,
"uid" : "(cj_t*ad_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4706],
"arg2" : [4413]
}
},
{
"id" : 5451,
"uid" : "exp(((-xd_mj)*ln((1.0+(v_di_b/pb_t)))))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "89"
},
"references" : {
"lexval" : [5452],
"definition" : [],
"arguments" : [5453]
}
},
{
"id" : 5452,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "833",
"c" : "50"
},
"references" : {}
},
{
"id" : 5453,
"uid" : "((-xd_mj)*ln((1.0+(v_di_b/pb_t))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5454],
"arg2" : [5455]
}
},
{
"id" : 5454,
"uid" : "(-xd_mj)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5443]
}
},
{
"id" : 5455,
"uid" : "ln((1.0+(v_di_b/pb_t)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "88"
},
"references" : {
"lexval" : [5456],
"definition" : [],
"arguments" : [5457]
}
},
{
"id" : 5456,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "833",
"c" : "61"
},
"references" : {}
},
{
"id" : 5457,
"uid" : "(1.0+(v_di_b/pb_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5458],
"arg2" : [5460]
}
},
{
"id" : 5458,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5459]
}
},
{
"id" : 5459,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "833",
"c" : "64"
},
"references" : {}
},
{
"id" : 5460,
"uid" : "(v_di_b/pb_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4965],
"arg2" : [4592]
}
},
{
"id" : 5461,
"uid" : "csb_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csb_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "833",
"c" : "25"
},
"references" : {}
},
{
"id" : 5462,
"uid" : "cssw_d=(((cjsw_t*pd_i)*exp(((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t)))))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5463],
"rhs" : [5494],
"lexval" : [5507]
}
},
{
"id" : 5463,
"uid" : "cssw_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5464]
}
},
{
"id" : 5464,
"uid" : "cssw_d",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5465],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5466],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5463, 5467, 5493]
}
},
{
"id" : 5465,
"uid" : "cssw_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cssw_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "209",
"c" : "17"
},
"references" : {}
},
{
"id" : 5466,
"uid" : "cssw_d=(((cjsw_t*pd_i)*(1.0-((xd_mjsw*v_di_b)/pbsw_t))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5467],
"rhs" : [5468],
"lexval" : [5492]
}
},
{
"id" : 5467,
"uid" : "cssw_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5464]
}
},
{
"id" : 5468,
"uid" : "(((cjsw_t*pd_i)*(1.0-((xd_mjsw*v_di_b)/pbsw_t))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5469]
}
},
{
"id" : 5469,
"uid" : "((cjsw_t*pd_i)*(1.0-((xd_mjsw*v_di_b)/pbsw_t)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5470],
"arg2" : [5471]
}
},
{
"id" : 5470,
"uid" : "(cjsw_t*pd_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4748],
"arg2" : [4455]
}
},
{
"id" : 5471,
"uid" : "(1.0-((xd_mjsw*v_di_b)/pbsw_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5472],
"arg2" : [5474]
}
},
{
"id" : 5472,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5473]
}
},
{
"id" : 5473,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "840",
"c" : "51"
},
"references" : {}
},
{
"id" : 5474,
"uid" : "((xd_mjsw*v_di_b)/pbsw_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5475],
"arg2" : [4631]
}
},
{
"id" : 5475,
"uid" : "(xd_mjsw*v_di_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5476],
"arg2" : [4969]
}
},
{
"id" : 5476,
"uid" : "xd_mjsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5477]
}
},
{
"id" : 5477,
"uid" : "xd_mjsw",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5478],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5479],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5482],
"instance" : [5489, 5476, 5490, 5491]
}
},
{
"id" : 5478,
"uid" : "xd_mjsw",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_mjsw",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "283",
"c" : "20"
},
"references" : {}
},
{
"id" : 5479,
"uid" : "(0.700)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5480]
}
},
{
"id" : 5480,
"uid" : "0.700",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5481]
}
},
{
"id" : 5481,
"uid" : "0.700",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.700",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "283",
"c" : "36"
},
"references" : {}
},
{
"id" : 5482,
"uid" : "from [(0.0):(1.0)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5483],
"supexpr" : [5486]
}
},
{
"id" : 5483,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5484]
}
},
{
"id" : 5484,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5485]
}
},
{
"id" : 5485,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "283",
"c" : "56"
},
"references" : {}
},
{
"id" : 5486,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5487]
}
},
{
"id" : 5487,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5488]
}
},
{
"id" : 5488,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "283",
"c" : "60"
},
"references" : {}
},
{
"id" : 5489,
"uid" : "xd_mjsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5477]
}
},
{
"id" : 5490,
"uid" : "xd_mjsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5477]
}
},
{
"id" : 5491,
"uid" : "xd_mjsw",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5477]
}
},
{
"id" : 5492,
"uid" : "cssw_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cssw_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "840",
"c" : "25"
},
"references" : {}
},
{
"id" : 5493,
"uid" : "cssw_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5464]
}
},
{
"id" : 5494,
"uid" : "(((cjsw_t*pd_i)*exp(((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t)))))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5495]
}
},
{
"id" : 5495,
"uid" : "((cjsw_t*pd_i)*exp(((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t))))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5496],
"arg2" : [5497]
}
},
{
"id" : 5496,
"uid" : "(cjsw_t*pd_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4747],
"arg2" : [4454]
}
},
{
"id" : 5497,
"uid" : "exp(((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t)))))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "91"
},
"references" : {
"lexval" : [5498],
"definition" : [],
"arguments" : [5499]
}
},
{
"id" : 5498,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "834",
"c" : "50"
},
"references" : {}
},
{
"id" : 5499,
"uid" : "((-xd_mjsw)*ln((1.0+(v_di_b/pbsw_t))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5500],
"arg2" : [5501]
}
},
{
"id" : 5500,
"uid" : "(-xd_mjsw)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5489]
}
},
{
"id" : 5501,
"uid" : "ln((1.0+(v_di_b/pbsw_t)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "90"
},
"references" : {
"lexval" : [5502],
"definition" : [],
"arguments" : [5503]
}
},
{
"id" : 5502,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "834",
"c" : "63"
},
"references" : {}
},
{
"id" : 5503,
"uid" : "(1.0+(v_di_b/pbsw_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5504],
"arg2" : [5506]
}
},
{
"id" : 5504,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5505]
}
},
{
"id" : 5505,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "834",
"c" : "66"
},
"references" : {}
},
{
"id" : 5506,
"uid" : "(v_di_b/pbsw_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4966],
"arg2" : [4630]
}
},
{
"id" : 5507,
"uid" : "cssw_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cssw_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "834",
"c" : "25"
},
"references" : {}
},
{
"id" : 5508,
"uid" : "csswg_d=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t)))))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5509],
"rhs" : [5540],
"lexval" : [5553]
}
},
{
"id" : 5509,
"uid" : "csswg_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5510]
}
},
{
"id" : 5510,
"uid" : "csswg_d",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5511],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5512],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5509, 5513, 5539]
}
},
{
"id" : 5511,
"uid" : "csswg_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csswg_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "209",
"c" : "25"
},
"references" : {}
},
{
"id" : 5512,
"uid" : "csswg_d=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_di_b)/pbswg_t))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5513],
"rhs" : [5514],
"lexval" : [5538]
}
},
{
"id" : 5513,
"uid" : "csswg_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5510]
}
},
{
"id" : 5514,
"uid" : "(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_di_b)/pbswg_t))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5515]
}
},
{
"id" : 5515,
"uid" : "((cjswg_t*Weff)*(1.0-((xd_mjswg*v_di_b)/pbswg_t)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5516],
"arg2" : [5517]
}
},
{
"id" : 5516,
"uid" : "(cjswg_t*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4789],
"arg2" : [260]
}
},
{
"id" : 5517,
"uid" : "(1.0-((xd_mjswg*v_di_b)/pbswg_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5518],
"arg2" : [5520]
}
},
{
"id" : 5518,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5519]
}
},
{
"id" : 5519,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "841",
"c" : "53"
},
"references" : {}
},
{
"id" : 5520,
"uid" : "((xd_mjswg*v_di_b)/pbswg_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5521],
"arg2" : [4669]
}
},
{
"id" : 5521,
"uid" : "(xd_mjswg*v_di_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5522],
"arg2" : [4970]
}
},
{
"id" : 5522,
"uid" : "xd_mjswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5523]
}
},
{
"id" : 5523,
"uid" : "xd_mjswg",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5524],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5525],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5528],
"instance" : [5535, 5522, 5536, 5537]
}
},
{
"id" : 5524,
"uid" : "xd_mjswg",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "xd_mjswg",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "284",
"c" : "20"
},
"references" : {}
},
{
"id" : 5525,
"uid" : "(0.700)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5526]
}
},
{
"id" : 5526,
"uid" : "0.700",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5527]
}
},
{
"id" : 5527,
"uid" : "0.700",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.700",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "284",
"c" : "36"
},
"references" : {}
},
{
"id" : 5528,
"uid" : "from [(0.0):(1.0)]",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_include",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5529],
"supexpr" : [5532]
}
},
{
"id" : 5529,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5530]
}
},
{
"id" : 5530,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5531]
}
},
{
"id" : 5531,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "284",
"c" : "56"
},
"references" : {}
},
{
"id" : 5532,
"uid" : "(1.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5533]
}
},
{
"id" : 5533,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5534]
}
},
{
"id" : 5534,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "284",
"c" : "60"
},
"references" : {}
},
{
"id" : 5535,
"uid" : "xd_mjswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5523]
}
},
{
"id" : 5536,
"uid" : "xd_mjswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5523]
}
},
{
"id" : 5537,
"uid" : "xd_mjswg",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5523]
}
},
{
"id" : 5538,
"uid" : "csswg_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csswg_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "841",
"c" : "25"
},
"references" : {}
},
{
"id" : 5539,
"uid" : "csswg_d",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5510]
}
},
{
"id" : 5540,
"uid" : "(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t)))))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5541]
}
},
{
"id" : 5541,
"uid" : "((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t))))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5542],
"arg2" : [5543]
}
},
{
"id" : 5542,
"uid" : "(cjswg_t*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4788],
"arg2" : [259]
}
},
{
"id" : 5543,
"uid" : "exp(((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t)))))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "93"
},
"references" : {
"lexval" : [5544],
"definition" : [],
"arguments" : [5545]
}
},
{
"id" : 5544,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "835",
"c" : "52"
},
"references" : {}
},
{
"id" : 5545,
"uid" : "((-xd_mjswg)*ln((1.0+(v_di_b/pbswg_t))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5546],
"arg2" : [5547]
}
},
{
"id" : 5546,
"uid" : "(-xd_mjswg)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5535]
}
},
{
"id" : 5547,
"uid" : "ln((1.0+(v_di_b/pbswg_t)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "92"
},
"references" : {
"lexval" : [5548],
"definition" : [],
"arguments" : [5549]
}
},
{
"id" : 5548,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "835",
"c" : "66"
},
"references" : {}
},
{
"id" : 5549,
"uid" : "(1.0+(v_di_b/pbswg_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5550],
"arg2" : [5552]
}
},
{
"id" : 5550,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5551]
}
},
{
"id" : 5551,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "835",
"c" : "69"
},
"references" : {}
},
{
"id" : 5552,
"uid" : "(v_di_b/pbswg_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4967],
"arg2" : [4668]
}
},
{
"id" : 5553,
"uid" : "csswg_d",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csswg_d",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "835",
"c" : "25"
},
"references" : {}
},
{
"id" : 5554,
"uid" : "begin :\ncsb_d=(((cj_t*ad_i)*(1.0-((xd_mj*v_di_b)/pb_t))));\ncssw_d=(((cjsw_t*pd_i)*(1.0-((xd_mjsw*v_di_b)/pbsw_t))));\ncsswg_d=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_di_b)/pbswg_t))));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [5555],
"block" : [4],
"item" : [5420, 5466, 5512],
"variable" : []
}
},
{
"id" : 5555,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "838",
"c" : "17"
},
"references" : {}
},
{
"id" : 5556,
"uid" : "qjd=((((csb_d+cssw_d)+csswg_d)*v_di_b));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5557],
"rhs" : [5561],
"lexval" : [5565]
}
},
{
"id" : 5557,
"uid" : "qjd",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5558]
}
},
{
"id" : 5558,
"uid" : "qjd",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [5559],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5556],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5557, 5560]
}
},
{
"id" : 5559,
"uid" : "qjd",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "qjd",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "211",
"c" : "10"
},
"references" : {}
},
{
"id" : 5560,
"uid" : "qjd",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5558]
}
},
{
"id" : 5561,
"uid" : "((((csb_d+cssw_d)+csswg_d)*v_di_b))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5562]
}
},
{
"id" : 5562,
"uid" : "(((csb_d+cssw_d)+csswg_d)*v_di_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5563],
"arg2" : [4971]
}
},
{
"id" : 5563,
"uid" : "((csb_d+cssw_d)+csswg_d)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5564],
"arg2" : [5539]
}
},
{
"id" : 5564,
"uid" : "(csb_d+cssw_d)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5447],
"arg2" : [5493]
}
},
{
"id" : 5565,
"uid" : "qjd",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "qjd",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "843",
"c" : "17"
},
"references" : {}
},
{
"id" : 5566,
"uid" : "I(d,b)<+(((ddt(qjd)*TYPE)*M));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4172],
"rhs" : [5567],
"lexval" : [5572],
"branchalias" : []
}
},
{
"id" : 5567,
"uid" : "(((ddt(qjd)*TYPE)*M))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5568]
}
},
{
"id" : 5568,
"uid" : "((ddt(qjd)*TYPE)*M)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5569],
"arg2" : [1216]
}
},
{
"id" : 5569,
"uid" : "(ddt(qjd)*TYPE)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5570],
"arg2" : [161]
}
},
{
"id" : 5570,
"uid" : "ddt(qjd)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "94"
},
"references" : {
"lexval" : [5571],
"definition" : [],
"arguments" : [5560]
}
},
{
"id" : 5571,
"uid" : "ddt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "844",
"c" : "27"
},
"references" : {}
},
{
"id" : 5572,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "844",
"c" : "17"
},
"references" : {}
},
{
"id" : 5573,
"uid" : "if(((v_si_b>0.0))) begin :\ncsb_s=(((cj_t*as_i)*exp(((-xd_mj)*ln((1.0+(v_si_b/pb_t)))))));\ncssw_s=(((cjsw_t*ps_i)*exp(((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t)))))));\ncsswg_s=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t)))))));end\n else begin :\ncsb_s=(((cj_t*as_i)*(1.0-((xd_mj*v_si_b)/pb_t))));\ncssw_s=(((cjsw_t*ps_i)*(1.0-((xd_mjsw*v_si_b)/pbsw_t))));\ncsswg_s=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_si_b)/pbswg_t))));end\n",
"datatypename" : "conditional",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"if" : [5574],
"then" : [5578],
"else" : [5670]
}
},
{
"id" : 5574,
"uid" : "((v_si_b>0.0))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5575]
}
},
{
"id" : 5575,
"uid" : "(v_si_b>0.0)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "gt"
},
"references" : {
"arg1" : [4988],
"arg2" : [5576]
}
},
{
"id" : 5576,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5577]
}
},
{
"id" : 5577,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "846",
"c" : "28"
},
"references" : {}
},
{
"id" : 5578,
"uid" : "begin :\ncsb_s=(((cj_t*as_i)*exp(((-xd_mj)*ln((1.0+(v_si_b/pb_t)))))));\ncssw_s=(((cjsw_t*ps_i)*exp(((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t)))))));\ncsswg_s=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t)))))));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [5579],
"block" : [4],
"item" : [5580, 5610, 5640],
"variable" : []
}
},
{
"id" : 5579,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "847",
"c" : "17"
},
"references" : {}
},
{
"id" : 5580,
"uid" : "csb_s=(((cj_t*as_i)*exp(((-xd_mj)*ln((1.0+(v_si_b/pb_t)))))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5581],
"rhs" : [5596],
"lexval" : [5609]
}
},
{
"id" : 5581,
"uid" : "csb_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5582]
}
},
{
"id" : 5582,
"uid" : "csb_s",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5583],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5584],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5581, 5585, 5595]
}
},
{
"id" : 5583,
"uid" : "csb_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csb_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "210",
"c" : "10"
},
"references" : {}
},
{
"id" : 5584,
"uid" : "csb_s=(((cj_t*as_i)*(1.0-((xd_mj*v_si_b)/pb_t))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5585],
"rhs" : [5586],
"lexval" : [5594]
}
},
{
"id" : 5585,
"uid" : "csb_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5582]
}
},
{
"id" : 5586,
"uid" : "(((cj_t*as_i)*(1.0-((xd_mj*v_si_b)/pb_t))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5587]
}
},
{
"id" : 5587,
"uid" : "((cj_t*as_i)*(1.0-((xd_mj*v_si_b)/pb_t)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5588],
"arg2" : [5589]
}
},
{
"id" : 5588,
"uid" : "(cj_t*as_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4709],
"arg2" : [4329]
}
},
{
"id" : 5589,
"uid" : "(1.0-((xd_mj*v_si_b)/pb_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5590],
"arg2" : [5592]
}
},
{
"id" : 5590,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5591]
}
},
{
"id" : 5591,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "854",
"c" : "51"
},
"references" : {}
},
{
"id" : 5592,
"uid" : "((xd_mj*v_si_b)/pb_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5593],
"arg2" : [4595]
}
},
{
"id" : 5593,
"uid" : "(xd_mj*v_si_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5445],
"arg2" : [4992]
}
},
{
"id" : 5594,
"uid" : "csb_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csb_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "854",
"c" : "25"
},
"references" : {}
},
{
"id" : 5595,
"uid" : "csb_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5582]
}
},
{
"id" : 5596,
"uid" : "(((cj_t*as_i)*exp(((-xd_mj)*ln((1.0+(v_si_b/pb_t)))))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5597]
}
},
{
"id" : 5597,
"uid" : "((cj_t*as_i)*exp(((-xd_mj)*ln((1.0+(v_si_b/pb_t))))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5598],
"arg2" : [5599]
}
},
{
"id" : 5598,
"uid" : "(cj_t*as_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4708],
"arg2" : [4328]
}
},
{
"id" : 5599,
"uid" : "exp(((-xd_mj)*ln((1.0+(v_si_b/pb_t)))))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "96"
},
"references" : {
"lexval" : [5600],
"definition" : [],
"arguments" : [5601]
}
},
{
"id" : 5600,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "848",
"c" : "50"
},
"references" : {}
},
{
"id" : 5601,
"uid" : "((-xd_mj)*ln((1.0+(v_si_b/pb_t))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5602],
"arg2" : [5603]
}
},
{
"id" : 5602,
"uid" : "(-xd_mj)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5444]
}
},
{
"id" : 5603,
"uid" : "ln((1.0+(v_si_b/pb_t)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "95"
},
"references" : {
"lexval" : [5604],
"definition" : [],
"arguments" : [5605]
}
},
{
"id" : 5604,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "848",
"c" : "61"
},
"references" : {}
},
{
"id" : 5605,
"uid" : "(1.0+(v_si_b/pb_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5606],
"arg2" : [5608]
}
},
{
"id" : 5606,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5607]
}
},
{
"id" : 5607,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "848",
"c" : "64"
},
"references" : {}
},
{
"id" : 5608,
"uid" : "(v_si_b/pb_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4989],
"arg2" : [4594]
}
},
{
"id" : 5609,
"uid" : "csb_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csb_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "848",
"c" : "25"
},
"references" : {}
},
{
"id" : 5610,
"uid" : "cssw_s=(((cjsw_t*ps_i)*exp(((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t)))))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5611],
"rhs" : [5626],
"lexval" : [5639]
}
},
{
"id" : 5611,
"uid" : "cssw_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5612]
}
},
{
"id" : 5612,
"uid" : "cssw_s",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5613],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5614],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5611, 5615, 5625]
}
},
{
"id" : 5613,
"uid" : "cssw_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cssw_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "210",
"c" : "17"
},
"references" : {}
},
{
"id" : 5614,
"uid" : "cssw_s=(((cjsw_t*ps_i)*(1.0-((xd_mjsw*v_si_b)/pbsw_t))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5615],
"rhs" : [5616],
"lexval" : [5624]
}
},
{
"id" : 5615,
"uid" : "cssw_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5612]
}
},
{
"id" : 5616,
"uid" : "(((cjsw_t*ps_i)*(1.0-((xd_mjsw*v_si_b)/pbsw_t))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5617]
}
},
{
"id" : 5617,
"uid" : "((cjsw_t*ps_i)*(1.0-((xd_mjsw*v_si_b)/pbsw_t)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5618],
"arg2" : [5619]
}
},
{
"id" : 5618,
"uid" : "(cjsw_t*ps_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4750],
"arg2" : [4370]
}
},
{
"id" : 5619,
"uid" : "(1.0-((xd_mjsw*v_si_b)/pbsw_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5620],
"arg2" : [5622]
}
},
{
"id" : 5620,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5621]
}
},
{
"id" : 5621,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "855",
"c" : "51"
},
"references" : {}
},
{
"id" : 5622,
"uid" : "((xd_mjsw*v_si_b)/pbsw_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5623],
"arg2" : [4633]
}
},
{
"id" : 5623,
"uid" : "(xd_mjsw*v_si_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5491],
"arg2" : [4993]
}
},
{
"id" : 5624,
"uid" : "cssw_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cssw_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "855",
"c" : "25"
},
"references" : {}
},
{
"id" : 5625,
"uid" : "cssw_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5612]
}
},
{
"id" : 5626,
"uid" : "(((cjsw_t*ps_i)*exp(((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t)))))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5627]
}
},
{
"id" : 5627,
"uid" : "((cjsw_t*ps_i)*exp(((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t))))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5628],
"arg2" : [5629]
}
},
{
"id" : 5628,
"uid" : "(cjsw_t*ps_i)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4749],
"arg2" : [4369]
}
},
{
"id" : 5629,
"uid" : "exp(((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t)))))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "98"
},
"references" : {
"lexval" : [5630],
"definition" : [],
"arguments" : [5631]
}
},
{
"id" : 5630,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "849",
"c" : "50"
},
"references" : {}
},
{
"id" : 5631,
"uid" : "((-xd_mjsw)*ln((1.0+(v_si_b/pbsw_t))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5632],
"arg2" : [5633]
}
},
{
"id" : 5632,
"uid" : "(-xd_mjsw)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5490]
}
},
{
"id" : 5633,
"uid" : "ln((1.0+(v_si_b/pbsw_t)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "97"
},
"references" : {
"lexval" : [5634],
"definition" : [],
"arguments" : [5635]
}
},
{
"id" : 5634,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "849",
"c" : "63"
},
"references" : {}
},
{
"id" : 5635,
"uid" : "(1.0+(v_si_b/pbsw_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5636],
"arg2" : [5638]
}
},
{
"id" : 5636,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5637]
}
},
{
"id" : 5637,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "849",
"c" : "66"
},
"references" : {}
},
{
"id" : 5638,
"uid" : "(v_si_b/pbsw_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4990],
"arg2" : [4632]
}
},
{
"id" : 5639,
"uid" : "cssw_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "cssw_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "849",
"c" : "25"
},
"references" : {}
},
{
"id" : 5640,
"uid" : "csswg_s=(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t)))))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5641],
"rhs" : [5656],
"lexval" : [5669]
}
},
{
"id" : 5641,
"uid" : "csswg_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5642]
}
},
{
"id" : 5642,
"uid" : "csswg_s",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "2"
},
"references" : {
"module" : [2],
"lexval" : [5643],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5644],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5641, 5645, 5655]
}
},
{
"id" : 5643,
"uid" : "csswg_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csswg_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "210",
"c" : "25"
},
"references" : {}
},
{
"id" : 5644,
"uid" : "csswg_s=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_si_b)/pbswg_t))));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5645],
"rhs" : [5646],
"lexval" : [5654]
}
},
{
"id" : 5645,
"uid" : "csswg_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5642]
}
},
{
"id" : 5646,
"uid" : "(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_si_b)/pbswg_t))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5647]
}
},
{
"id" : 5647,
"uid" : "((cjswg_t*Weff)*(1.0-((xd_mjswg*v_si_b)/pbswg_t)))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5648],
"arg2" : [5649]
}
},
{
"id" : 5648,
"uid" : "(cjswg_t*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4791],
"arg2" : [262]
}
},
{
"id" : 5649,
"uid" : "(1.0-((xd_mjswg*v_si_b)/pbswg_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addm"
},
"references" : {
"arg1" : [5650],
"arg2" : [5652]
}
},
{
"id" : 5650,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5651]
}
},
{
"id" : 5651,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "856",
"c" : "53"
},
"references" : {}
},
{
"id" : 5652,
"uid" : "((xd_mjswg*v_si_b)/pbswg_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [5653],
"arg2" : [4671]
}
},
{
"id" : 5653,
"uid" : "(xd_mjswg*v_si_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5537],
"arg2" : [4994]
}
},
{
"id" : 5654,
"uid" : "csswg_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csswg_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "856",
"c" : "25"
},
"references" : {}
},
{
"id" : 5655,
"uid" : "csswg_s",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5642]
}
},
{
"id" : 5656,
"uid" : "(((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t)))))))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5657]
}
},
{
"id" : 5657,
"uid" : "((cjswg_t*Weff)*exp(((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t))))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5658],
"arg2" : [5659]
}
},
{
"id" : 5658,
"uid" : "(cjswg_t*Weff)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [4790],
"arg2" : [261]
}
},
{
"id" : 5659,
"uid" : "exp(((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t)))))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "100"
},
"references" : {
"lexval" : [5660],
"definition" : [],
"arguments" : [5661]
}
},
{
"id" : 5660,
"uid" : "exp",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "exp",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "850",
"c" : "52"
},
"references" : {}
},
{
"id" : 5661,
"uid" : "((-xd_mjswg)*ln((1.0+(v_si_b/pbswg_t))))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5662],
"arg2" : [5663]
}
},
{
"id" : 5662,
"uid" : "(-xd_mjswg)",
"datatypename" : "mapply_unary",
"attributes" : {},
"parameters" : {
"name" : "minus"
},
"references" : {
"arg1" : [5536]
}
},
{
"id" : 5663,
"uid" : "ln((1.0+(v_si_b/pbswg_t)))",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "99"
},
"references" : {
"lexval" : [5664],
"definition" : [],
"arguments" : [5665]
}
},
{
"id" : 5664,
"uid" : "ln",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ln",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "850",
"c" : "66"
},
"references" : {}
},
{
"id" : 5665,
"uid" : "(1.0+(v_si_b/pbswg_t))",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5666],
"arg2" : [5668]
}
},
{
"id" : 5666,
"uid" : "1.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5667]
}
},
{
"id" : 5667,
"uid" : "1.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "850",
"c" : "69"
},
"references" : {}
},
{
"id" : 5668,
"uid" : "(v_si_b/pbswg_t)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multdiv"
},
"references" : {
"arg1" : [4991],
"arg2" : [4670]
}
},
{
"id" : 5669,
"uid" : "csswg_s",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "csswg_s",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "850",
"c" : "25"
},
"references" : {}
},
{
"id" : 5670,
"uid" : "begin :\ncsb_s=(((cj_t*as_i)*(1.0-((xd_mj*v_si_b)/pb_t))));\ncssw_s=(((cjsw_t*ps_i)*(1.0-((xd_mjsw*v_si_b)/pbsw_t))));\ncsswg_s=(((cjswg_t*Weff)*(1.0-((xd_mjswg*v_si_b)/pbswg_t))));end\n",
"datatypename" : "block",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lexval" : [5671],
"block" : [4],
"item" : [5584, 5614, 5644],
"variable" : []
}
},
{
"id" : 5671,
"uid" : "",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "853",
"c" : "17"
},
"references" : {}
},
{
"id" : 5672,
"uid" : "qjs=((((csb_s+cssw_s)+csswg_s)*v_si_b));",
"datatypename" : "assignment",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [5673],
"rhs" : [5677],
"lexval" : [5681]
}
},
{
"id" : 5673,
"uid" : "qjs",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5674]
}
},
{
"id" : 5674,
"uid" : "qjs",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : false,
"output" : false,
"vcount" : "1"
},
"references" : {
"module" : [2],
"lexval" : [5675],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [],
"vlast" : [5672],
"arraydefault" : [],
"alias" : [],
"range" : [],
"instance" : [5673, 5676]
}
},
{
"id" : 5675,
"uid" : "qjs",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "qjs",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "211",
"c" : "15"
},
"references" : {}
},
{
"id" : 5676,
"uid" : "qjs",
"datatypename" : "variable",
"attributes" : {},
"parameters" : {},
"references" : {
"prototype" : [5674]
}
},
{
"id" : 5677,
"uid" : "((((csb_s+cssw_s)+csswg_s)*v_si_b))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5678]
}
},
{
"id" : 5678,
"uid" : "(((csb_s+cssw_s)+csswg_s)*v_si_b)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5679],
"arg2" : [4995]
}
},
{
"id" : 5679,
"uid" : "((csb_s+cssw_s)+csswg_s)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5680],
"arg2" : [5655]
}
},
{
"id" : 5680,
"uid" : "(csb_s+cssw_s)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "addp"
},
"references" : {
"arg1" : [5595],
"arg2" : [5625]
}
},
{
"id" : 5681,
"uid" : "qjs",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "qjs",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "858",
"c" : "17"
},
"references" : {}
},
{
"id" : 5682,
"uid" : "I(s,b)<+(((ddt(qjs)*TYPE)*M));",
"datatypename" : "contribution",
"attributes" : {},
"parameters" : {},
"references" : {
"module" : [2],
"lhs" : [4179],
"rhs" : [5683],
"lexval" : [5688],
"branchalias" : []
}
},
{
"id" : 5683,
"uid" : "(((ddt(qjs)*TYPE)*M))",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5684]
}
},
{
"id" : 5684,
"uid" : "((ddt(qjs)*TYPE)*M)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5685],
"arg2" : [1217]
}
},
{
"id" : 5685,
"uid" : "(ddt(qjs)*TYPE)",
"datatypename" : "mapply_binary",
"attributes" : {},
"parameters" : {
"name" : "multtime"
},
"references" : {
"arg1" : [5686],
"arg2" : [162]
}
},
{
"id" : 5686,
"uid" : "ddt(qjs)",
"datatypename" : "function",
"attributes" : {},
"parameters" : {
"unique_id" : "101"
},
"references" : {
"lexval" : [5687],
"definition" : [],
"arguments" : [5676]
}
},
{
"id" : 5687,
"uid" : "ddt",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "ddt",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "859",
"c" : "27"
},
"references" : {}
},
{
"id" : 5688,
"uid" : "I",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "I",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "859",
"c" : "17"
},
"references" : {}
},
{
"id" : 5689,
"uid" : "GND",
"datatypename" : "node",
"attributes" : {},
"parameters" : {
"name" : "GND",
"direction" : "inout",
"location" : "ground"
},
"references" : {
"module" : [2],
"discipline" : []
}
},
{
"id" : 5690,
"uid" : "0",
"datatypename" : "nodealias",
"attributes" : {},
"parameters" : {
"name" : "0"
},
"references" : {
"module" : [2],
"node" : [5689]
}
},
{
"id" : 5691,
"uid" : "d",
"datatypename" : "nodealias",
"attributes" : {},
"parameters" : {
"name" : "d"
},
"references" : {
"module" : [2],
"node" : [1906]
}
},
{
"id" : 5692,
"uid" : "g",
"datatypename" : "nodealias",
"attributes" : {},
"parameters" : {
"name" : "g"
},
"references" : {
"module" : [2],
"node" : [173]
}
},
{
"id" : 5693,
"uid" : "s",
"datatypename" : "nodealias",
"attributes" : {},
"parameters" : {
"name" : "s"
},
"references" : {
"module" : [2],
"node" : [1899]
}
},
{
"id" : 5694,
"uid" : "b",
"datatypename" : "nodealias",
"attributes" : {},
"parameters" : {
"name" : "b"
},
"references" : {
"module" : [2],
"node" : [165]
}
},
{
"id" : 5695,
"uid" : "LMIN",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5696],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5697],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5700],
"instance" : []
}
},
{
"id" : 5696,
"uid" : "LMIN",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "LMIN",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "312",
"c" : "20"
},
"references" : {}
},
{
"id" : 5697,
"uid" : "(0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5698]
}
},
{
"id" : 5698,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [5699]
}
},
{
"id" : 5699,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "312",
"c" : "25"
},
"references" : {}
},
{
"id" : 5700,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5701],
"supexpr" : [5704]
}
},
{
"id" : 5701,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5702]
}
},
{
"id" : 5702,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5703]
}
},
{
"id" : 5703,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "312",
"c" : "33"
},
"references" : {}
},
{
"id" : 5704,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5705]
}
},
{
"id" : 5705,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5706]
}
},
{
"id" : 5706,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "312",
"c" : "37"
},
"references" : {}
},
{
"id" : 5707,
"uid" : "LMAX",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5708],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5709],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5712],
"instance" : []
}
},
{
"id" : 5708,
"uid" : "LMAX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "LMAX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "313",
"c" : "20"
},
"references" : {}
},
{
"id" : 5709,
"uid" : "(100)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5710]
}
},
{
"id" : 5710,
"uid" : "100",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [5711]
}
},
{
"id" : 5711,
"uid" : "100",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "100",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "313",
"c" : "25"
},
"references" : {}
},
{
"id" : 5712,
"uid" : "from [(0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5713],
"supexpr" : [5716]
}
},
{
"id" : 5713,
"uid" : "(0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5714]
}
},
{
"id" : 5714,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [5715]
}
},
{
"id" : 5715,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "313",
"c" : "35"
},
"references" : {}
},
{
"id" : 5716,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5717]
}
},
{
"id" : 5717,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5718]
}
},
{
"id" : 5718,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "313",
"c" : "37"
},
"references" : {}
},
{
"id" : 5719,
"uid" : "WMIN",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5720],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5721],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5724],
"instance" : []
}
},
{
"id" : 5720,
"uid" : "WMIN",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "WMIN",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "314",
"c" : "20"
},
"references" : {}
},
{
"id" : 5721,
"uid" : "(0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5722]
}
},
{
"id" : 5722,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [5723]
}
},
{
"id" : 5723,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "314",
"c" : "25"
},
"references" : {}
},
{
"id" : 5724,
"uid" : "from [(0.0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5725],
"supexpr" : [5728]
}
},
{
"id" : 5725,
"uid" : "(0.0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5726]
}
},
{
"id" : 5726,
"uid" : "0.0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5727]
}
},
{
"id" : 5727,
"uid" : "0.0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0.0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "314",
"c" : "33"
},
"references" : {}
},
{
"id" : 5728,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5729]
}
},
{
"id" : 5729,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5730]
}
},
{
"id" : 5730,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "314",
"c" : "37"
},
"references" : {}
},
{
"id" : 5731,
"uid" : "WMAX",
"datatypename" : "variableprototype",
"attributes" : {},
"parameters" : {
"sizetype" : "scalar",
"parametertype" : "model",
"type" : "real",
"input" : true,
"output" : false,
"vcount" : "0"
},
"references" : {
"module" : [2],
"lexval" : [5732],
"block" : [2],
"maxsize" : [],
"minsize" : [],
"default" : [5733],
"vlast" : [],
"arraydefault" : [],
"alias" : [],
"range" : [5736],
"instance" : []
}
},
{
"id" : 5732,
"uid" : "WMAX",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "WMAX",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "315",
"c" : "20"
},
"references" : {}
},
{
"id" : 5733,
"uid" : "(100)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5734]
}
},
{
"id" : 5734,
"uid" : "100",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [5735]
}
},
{
"id" : 5735,
"uid" : "100",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "100",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "315",
"c" : "25"
},
"references" : {}
},
{
"id" : 5736,
"uid" : "from [(0):(+inf))",
"datatypename" : "range",
"attributes" : {},
"parameters" : {
"name" : "",
"infboundtype" : "range_bound_include",
"supboundtype" : "range_bound_exclude",
"type" : "include"
},
"references" : {
"module" : [2],
"infexpr" : [5737],
"supexpr" : [5740]
}
},
{
"id" : 5737,
"uid" : "(0)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : false,
"infinity" : false
},
"references" : {
"tree" : [5738]
}
},
{
"id" : 5738,
"uid" : "0",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "i"
},
"references" : {
"lexval" : [5739]
}
},
{
"id" : 5739,
"uid" : "0",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "0",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "315",
"c" : "35"
},
"references" : {}
},
{
"id" : 5740,
"uid" : "(+inf)",
"datatypename" : "expression",
"attributes" : {},
"parameters" : {
"hasspecialnumber" : true,
"infinity" : "plus"
},
"references" : {
"tree" : [5741]
}
},
{
"id" : 5741,
"uid" : "+inf",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5742]
}
},
{
"id" : 5742,
"uid" : "+inf",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "+inf",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "315",
"c" : "37"
},
"references" : {}
},
{
"id" : 5743,
"uid" : "xyceModelGroup",
"datatypename" : "attribute",
"attributes" : {},
"parameters" : {
"name" : "xyceModelGroup",
"value" : "MOSFET"
},
"references" : {}
},
{
"id" : 5744,
"uid" : "xyceLevelNumber",
"datatypename" : "attribute",
"attributes" : {},
"parameters" : {
"name" : "xyceLevelNumber",
"value" : "260"
},
"references" : {}
},
{
"id" : 5745,
"uid" : "xyceDeviceName",
"datatypename" : "attribute",
"attributes" : {},
"parameters" : {
"name" : "xyceDeviceName",
"value" : "EKV MOSFET version 2.6"
},
"references" : {}
},
{
"id" : 5746,
"uid" : "xyceTypeVariable",
"datatypename" : "attribute",
"attributes" : {},
"parameters" : {
"name" : "xyceTypeVariable",
"value" : "TYPE"
},
"references" : {}
},
{
"id" : 5747,
"uid" : "voltage",
"datatypename" : "discipline",
"attributes" : {},
"parameters" : {
"name" : "voltage",
"domain" : "continuous"
},
"references" : {
"flow" : [],
"potential" : [170]
}
},
{
"id" : 5748,
"uid" : "current",
"datatypename" : "discipline",
"attributes" : {},
"parameters" : {
"name" : "current",
"domain" : "continuous"
},
"references" : {
"flow" : [],
"potential" : [167]
}
},
{
"id" : 5749,
"uid" : "Q",
"datatypename" : "nature",
"attributes" : {},
"parameters" : {
"access" : "Q",
"name" : "Charge",
"ddt_name" : "Current",
"idt_name" : "",
"units" : "coul"
},
"references" : {
"abstol" : [5750],
"base" : [],
"ddt_nature" : [],
"idt_nature" : []
}
},
{
"id" : 5750,
"uid" : "1e-14",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5751]
}
},
{
"id" : 5751,
"uid" : "1e-14",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-14",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "58",
"c" : "15"
},
"references" : {}
},
{
"id" : 5752,
"uid" : "Phi",
"datatypename" : "nature",
"attributes" : {},
"parameters" : {
"access" : "Phi",
"name" : "Flux",
"ddt_name" : "Voltage",
"idt_name" : "",
"units" : "Wb"
},
"references" : {
"abstol" : [5753],
"base" : [],
"ddt_nature" : [],
"idt_nature" : []
}
},
{
"id" : 5753,
"uid" : "1e-9",
"datatypename" : "number",
"attributes" : {},
"parameters" : {
"scalingunit" : "1",
"cast" : "d"
},
"references" : {
"lexval" : [5754]
}
},
{
"id" : 5754,
"uid" : "1e-9",
"datatypename" : "lexval",
"attributes" : {},
"parameters" : {
"string" : "1e-9",
"f" : "ekv26_SDext_Verilog-A.va",
"l" : "80",
"c" : "15"
},
"references" : {}
}
]
