TRACE::2021-03-11.10:30:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:30:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:30:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.10:30:51::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-03-11.10:30:51::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-11.10:30:51::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led"
		}]
}
TRACE::2021-03-11.10:30:51::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-11.10:30:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.10:30:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.10:30:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.10:30:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:30:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:30:51::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:30:51::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:30:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:30:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:30:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:30:51::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:30:51::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:30:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:30:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:30:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:30:51::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:30:51::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:30:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:30:51::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.10:30:51::SCWPlatform::Generating the sources  .
TRACE::2021-03-11.10:30:51::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-11.10:30:51::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-11.10:30:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:30:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:30:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:30:51::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:30:51::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:30:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:30:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:30:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.10:30:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:30:51::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:30:51::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:30:51::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:30:51::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:30:51::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:30:51::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:30:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-11.10:30:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-11.10:30:51::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:31:01::SCWPlatform::Generating sources Done.
TRACE::2021-03-11.10:31:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-11.10:31:01::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-11.10:31:01::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-11.10:31:01::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:31:01::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:01::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:01::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:01::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:31:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:31:01::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"599b2b8a7585b1e07ff4fd768ac0a645",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:31:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.10:31:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.10:31:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:31:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-11.10:31:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-11.10:31:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:31:02::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-11.10:31:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:04::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-11.10:31:04::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-11.10:31:04::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-11.10:31:04::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:31:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.10:31:04::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:04::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:04::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:04::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"599b2b8a7585b1e07ff4fd768ac0a645",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-11.10:31:05::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:31:05::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:31:05::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:31:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:31:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:31:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:31:05::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.10:31:05::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:31:05::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:31:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:31:05::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:31:05::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:31:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.10:31:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:31:05::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:31:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:31:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:31:05::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-11.10:31:05::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-11.10:31:05::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:31:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:31:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-11.10:31:05::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-11.10:31:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:31:05::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.10:31:05::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.10:31:05::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.10:31:05::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.10:31:05::SCWSystem::dir created 
TRACE::2021-03-11.10:31:05::SCWSystem::Writing the bif 
TRACE::2021-03-11.10:31:05::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.10:31:05::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.10:31:05::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.10:31:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:05::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"599b2b8a7585b1e07ff4fd768ac0a645",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.10:31:06::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"599b2b8a7585b1e07ff4fd768ac0a645",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"599b2b8a7585b1e07ff4fd768ac0a645",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:31:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:07::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.10:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:07::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"599b2b8a7585b1e07ff4fd768ac0a645",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:31:08::SCWPlatform::Clearing the existing platform
TRACE::2021-03-11.10:31:08::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-11.10:31:08::SCWBDomain::clearing the fsbl build
TRACE::2021-03-11.10:31:08::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:08::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:08::SCWSystem::Clearing the domains completed.
TRACE::2021-03-11.10:31:08::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-11.10:31:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:08::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:08::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.10:31:12::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-03-11.10:31:12::SCWReader::Active system found as  pr_led
TRACE::2021-03-11.10:31:12::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-11.10:31:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.10:31:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.10:31:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.10:31:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.10:31:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:31:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:31:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.10:31:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.10:31:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWReader::No isolation master present  
TRACE::2021-03-11.10:31:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.10:31:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.10:31:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.10:31:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:31:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:31:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:31:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:31:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.10:31:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:31:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:31:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:31:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:31:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:31:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:31:13::SCWReader::No isolation master present  
LOG::2021-03-11.10:32:39::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:32:39::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:32:39::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:32:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:32:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:32:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:32:39::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-11.10:32:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:32:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:32:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:32:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:32:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:32:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:32:39::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:32:39::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:32:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:32:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:32:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:32:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:32:39::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:32:39::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:32:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:32:39::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-11.10:32:39::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-11.10:32:39::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:32:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:32:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:32:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:32:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:32:39::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:32:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:32:39::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:32:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:32:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:32:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:32:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:32:39::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:32:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:32:39::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:32:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:32:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:32:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:32:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:32:39::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:32:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:32:39::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:32:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:32:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:32:40::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:32:40::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:32:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:32:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:32:40::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:32:40::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:32:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:32:40::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:32:40::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:32:40::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:32:40::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:32:40::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:32:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:32:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:32:40::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:32:40::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:32:40::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:32:40::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:32:40::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:32:40::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:40::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:32:40::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:32:40::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:32:40::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:40::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:32:40::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:40::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:32:40::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:32:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:32:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:40::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:32:40::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:32:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:32:40::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:40::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:40::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:32:40::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:32:40::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:32:40::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:32:40::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:32:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:32:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:32:40::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:32:40::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:32:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:32:40::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:32:41::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:32:41::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:32:41::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:32:41::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:32:41::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:32:41::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:32:41::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:32:41::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:32:41::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:32:41::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:32:41::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:32:41::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:32:41::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:32:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:32:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:32:41::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:32:41::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:32:41::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:32:41::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-11.10:32:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:32:42::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:32:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:32:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:32:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:32:42::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:32:42::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:32:42::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-11.10:32:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:32:43::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:32:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:32:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:32:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:32:43::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:32:43::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:32:43::SCWBDomain::"Compiling emacps"

TRACE::2021-03-11.10:32:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:32:43::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:32:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:32:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:32:43::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:32:43::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-11.10:32:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:32:44::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:32:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:32:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:32:44::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:32:44::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:32:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:32:44::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:32:44::SCWBDomain::"Compiling gpio"

TRACE::2021-03-11.10:32:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:32:45::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:32:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:32:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:32:45::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:32:45::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-11.10:32:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:32:45::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:32:45::SCWBDomain::"Compiling prc"

TRACE::2021-03-11.10:32:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:32:45::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:32:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:32:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:32:45::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:32:45::SCWBDomain::"Compiling qspips"

TRACE::2021-03-11.10:32:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:32:46::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:32:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:32:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:46::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:32:46::SCWBDomain::"Compiling scugic"

TRACE::2021-03-11.10:32:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:32:47::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:32:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:32:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:32:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:32:47::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:47::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:32:47::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-11.10:32:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:32:47::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:32:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:32:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:47::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:32:47::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-11.10:32:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:32:47::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:32:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:32:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:32:47::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:32:47::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:32:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:47::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:32:47::SCWBDomain::"Compiling sdps"

TRACE::2021-03-11.10:32:48::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:32:48::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:32:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:32:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:32:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:32:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:48::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:48::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:32:48::SCWBDomain::"Compiling standalone"

TRACE::2021-03-11.10:32:51::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:32:51::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:32:51::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:32:51::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:32:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:32:51::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:32:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:32:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:32:51::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:32:51::SCWBDomain::"Compiling uartps"

TRACE::2021-03-11.10:32:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:32:52::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:32:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:32:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:32:52::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:32:52::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:32:52::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:32:52::SCWBDomain::"Compiling usbps"

TRACE::2021-03-11.10:32:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:32:53::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:32:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:32:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:32:53::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:32:53::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-11.10:32:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:32:54::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:32:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:32:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:32:54::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:32:54::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-11.10:32:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:32:54::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:32:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:32:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:32:54::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:32:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:32:54::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:32:54::SCWBDomain::'Finished building libraries'

TRACE::2021-03-11.10:32:54::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:32:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-11.10:32:54::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:32:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:32:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-11.10:32:55::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:32:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-11.10:32:55::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:32:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:32:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:32:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-11.10:32:55::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:32:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:32:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:32:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-11.10:32:56::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:32:56::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-11.10:32:56::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-11.10:32:56::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-11.10:32:56::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-11.10:32:56::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-11.10:32:56::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:32:56::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:32:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:32:56::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:32:56::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:32:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.10:32:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:32:56::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:32:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:32:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:32:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:32:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:32:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:32:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:32:56::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:32:56::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:32:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:32:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:32:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:32:56::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:32:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:32:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:32:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:32:56::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-11.10:32:56::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.10:32:56::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:32:56::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:32:56::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:32:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:32:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:32:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:32:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:32:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:32:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:32:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:32:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:32:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:32:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:32:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:32:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:32:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:32:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:32:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:32:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:32:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:32:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:32:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:32:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:32:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:32:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:32:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:32:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:32:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:32:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:32:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:32:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:57::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.10:32:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:32:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:32:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:32:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:58::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.10:32:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:32:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:32:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:32:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:32:58::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.10:32:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:32:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:32:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:32:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:32:59::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.10:33:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:33:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:33:00::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:33:00::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:33:00::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.10:33:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:33:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:33:01::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:33:01::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.10:33:01::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.10:33:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:33:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:33:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:33:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:33:01::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.10:33:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:33:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:33:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:33:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:33:02::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.10:33:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:33:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:33:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:33:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:33:02::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.10:33:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:33:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:33:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:33:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:33:03::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.10:33:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:33:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:33:03::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:33:03::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:33:03::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.10:33:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:33:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:33:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:33:04::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:33:04::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.10:33:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:33:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:33:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:33:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:33:07::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.10:33:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:33:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:33:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:33:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:33:08::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.10:33:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:33:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:33:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:33:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:33:09::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.10:33:09::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.10:33:09::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:33:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:33:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.10:33:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:33:09::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.10:33:09::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.10:33:09::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.10:33:09::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.10:33:09::SCWSystem::dir created 
TRACE::2021-03-11.10:33:09::SCWSystem::Writing the bif 
TRACE::2021-03-11.10:33:09::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.10:33:09::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.10:33:09::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.10:33:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:33:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:33:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:33:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:33:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:33:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:33:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:33:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:33:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:33:09::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:33:09::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:33:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:33:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:33:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:33:09::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:33:09::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:33:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:33:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:33:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:33:10::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"599b2b8a7585b1e07ff4fd768ac0a645",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.10:33:10::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.10:33:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:33:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:33:10::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:33:10::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:33:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:33:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:33:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:33:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:33:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:33:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:33:10::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:33:10::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:33:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:33:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:33:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::In reload Mss file.
TRACE::2021-03-11.10:33:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:33:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:33:11::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:33:11::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:33:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:33:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:33:11::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:33:11::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:33:11::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:33:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:33:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:33:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:33:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:33:11::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:33:11::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:33:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:33:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:33:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.10:33:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:33:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:33:11::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:33:11::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:33:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:33:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:33:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.10:33:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:33:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:33:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:33:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:33:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:33:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:33:11::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:33:11::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:33:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:33:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:33:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:33:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:31::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:31::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:35:31::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:31::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:31::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:31::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:35:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:35:31::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:34::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:34::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:35:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:35:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:35:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:35:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:35:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:35:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:35::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:35::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:35::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:35::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"599b2b8a7585b1e07ff4fd768ac0a645",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:35:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:35:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:35:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:35:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:35::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:35::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::In reload Mss file.
TRACE::2021-03-11.10:35:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:35::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:35::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:35:35::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:35::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:35:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:35:36::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:36::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:36::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.10:35:36::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:35:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:35:36::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:35:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:36::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:36::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:36::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:36::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:35:36::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:35:36::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:35:36::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:36::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:35:36::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2021-03-11.10:35:38::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2021-03-11.10:35:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:38::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:38::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:35:38::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:35:38::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:35:38::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:35:38::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:38::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:38::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:38::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:35:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:35:38::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR::2021-03-11.10:35:38::SCWBDomain::Failed to generate the Makefile for .zynq_fsbl

Details: This application requires xilffs library in the Board Support Package.

ERROR: [Hsi 55-1417] Application zynq_fsbl is not supported for the Sw Design

TRACE::2021-03-11.10:35:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:42::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:42::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:35:42::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:35:42::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:35:42::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:35:42::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:42::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:42::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:42::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:35:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:35:42::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:35:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:35:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:35:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:35:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:35:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:35:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:45::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:45::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:45::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:45::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9b387bd3a216e30b8b819ec436fcd912",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:35:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:35:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:35:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:35:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:45::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:45::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:35:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:45::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2021-03-11.10:35:50::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:35:50::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:35:50::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:35:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:35:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:35:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:35:50::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2021-03-11.10:35:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:35:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:35:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:35:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:35:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:35:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:35:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:35:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:35:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:35:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:35:50::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:35:50::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:35:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:35:50::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-11.10:35:50::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-11.10:35:51::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:35:51::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:35:51::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:35:51::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:35:51::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:35:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:35:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:35:51::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:35:51::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:35:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:35:51::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:35:51::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:35:51::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:35:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:35:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:35:51::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:35:51::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:35:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:35:51::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:35:51::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:35:51::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:35:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:35:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:35:51::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:35:51::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:35:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:35:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:35:51::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:35:51::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:35:51::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:35:51::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:35:51::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:35:51::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:35:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:35:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:35:51::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:35:51::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:35:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:35:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:35:51::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:35:51::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:35:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:35:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:51::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:35:51::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:35:51::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:35:51::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:51::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:35:51::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:35:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:35:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:51::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:35:51::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:35:51::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:35:51::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:51::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:35:51::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:35:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:35:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:35:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:35:51::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:51::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:52::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:35:52::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:35:52::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:35:52::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:35:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:35:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:35:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:35:52::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:35:52::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:35:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:35:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:35:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:35:52::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:35:52::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:35:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:35:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:35:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:35:52::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:35:52::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:35:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:35:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:35:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:35:52::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:35:52::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:35:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:35:52::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:35:52::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:35:52::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:35:52::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:35:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:35:52::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:35:52::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:35:52::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:35:52::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:35:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:35:52::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:35:52::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:35:52::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:35:52::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:35:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:35:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:35:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:35:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:35:52::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:35:52::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-11.10:35:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:35:53::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:35:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:35:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:35:53::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:35:53::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:35:53::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:35:53::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-11.10:35:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:35:53::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:35:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:35:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:35:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:35:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:35:53::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:35:53::SCWBDomain::"Compiling emacps"

TRACE::2021-03-11.10:35:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:35:54::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:35:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:35:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:35:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:35:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:35:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:35:54::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:35:54::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-11.10:35:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:35:55::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:35:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:35:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:35:55::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:35:55::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:35:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:35:55::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:35:55::SCWBDomain::"Compiling gpio"

TRACE::2021-03-11.10:35:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:35:55::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:35:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:35:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:35:55::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:35:55::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-11.10:35:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:35:55::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:35:55::SCWBDomain::"Compiling prc"

TRACE::2021-03-11.10:35:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:35:56::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:35:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:35:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:35:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:35:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:35:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:35:56::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:35:56::SCWBDomain::"Compiling qspips"

TRACE::2021-03-11.10:35:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:35:57::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:35:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:35:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:35:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:35:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:35:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:57::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:35:57::SCWBDomain::"Compiling scugic"

TRACE::2021-03-11.10:35:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:35:57::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:35:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:35:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:35:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:35:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:57::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:35:57::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-11.10:35:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:35:58::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:35:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:35:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:35:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:35:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:35:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:58::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:35:58::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-11.10:35:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:35:58::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:35:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:35:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:35:58::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:35:58::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:35:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:58::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:35:58::SCWBDomain::"Compiling sdps"

TRACE::2021-03-11.10:35:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:35:59::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:35:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:35:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:35:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:35:59::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:35:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:35:59::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:35:59::SCWBDomain::"Compiling standalone"

TRACE::2021-03-11.10:36:02::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:02::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:36:02::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:36:02::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:36:02::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:36:02::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:36:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:36:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:02::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:36:02::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:36:02::SCWBDomain::"Compiling uartps"

TRACE::2021-03-11.10:36:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:36:03::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:36:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:36:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:36:03::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:36:03::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:36:03::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:36:03::SCWBDomain::"Compiling usbps"

TRACE::2021-03-11.10:36:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:36:04::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:36:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:36:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:36:04::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:36:04::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-11.10:36:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:36:04::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:36:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:36:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:36:04::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:36:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:36:04::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:36:04::SCWBDomain::'Finished building libraries'

TRACE::2021-03-11.10:36:04::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:36:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-11.10:36:04::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-11.10:36:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:36:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:36:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-11.10:36:04::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:36:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:36:05::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:36:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-11.10:36:05::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:36:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:36:05::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:36:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:36:05::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:36:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:36:05::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:36:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-11.10:36:05::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:36:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:36:05::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:36:05::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o
TRACE::2021-03-11.10:36:05::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-11.10:36:05::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-11.10:36:05::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-11.10:36:05::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

ERROR::2021-03-11.10:36:05::SCWBDomain::Failed to generate the  zynq_fsbl application.
LOG::2021-03-11.10:36:05::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:36:05::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:36:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:36:05::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:36:05::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:36:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.10:36:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:36:05::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:36:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:05::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:36:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:36:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:36:05::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-11.10:36:05::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-11.10:36:05::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:36:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:36:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.10:36:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:36:06::SCWSystem::Completed Processing the sysconfig pr_led
TRACE::2021-03-11.10:36:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:09::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:09::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:11::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:11::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:11::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-11.10:36:11::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-11.10:36:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:36:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:36:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:36:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:36:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:36:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:36:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9b387bd3a216e30b8b819ec436fcd912",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:36:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:36:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:36:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:36:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::In reload Mss file.
TRACE::2021-03-11.10:36:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:36:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:36:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:36:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.10:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.10:36:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:36:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:36:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:36:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:36:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:36:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:14::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:36:14::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2021-03-11.10:36:16::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2021-03-11.10:36:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:16::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:16::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:36:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:36:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:36:16::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:36:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:16::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:16::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:16::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:36:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:36:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:16::SCWBDomain::_platform location is already existing.
TRACE::2021-03-11.10:36:21::SCWBDomain::Makefile is Updated.
TRACE::2021-03-11.10:36:21::SCWBDomain::doing clean.
TRACE::2021-03-11.10:36:21::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-03-11.10:36:21::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-11.10:36:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

LOG::2021-03-11.10:36:27::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:36:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:36:27::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:36:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:36:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:36:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:36:27::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-11.10:36:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:27::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:27::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:36:27::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:36:27::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:36:28::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:36:28::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:28::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:28::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:28::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:36:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:36:28::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:28::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:36:28::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:36:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:36:28::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-11.10:36:28::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-11.10:36:28::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:36:28::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:36:28::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:36:28::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:36:28::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:36:28::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:36:28::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:36:28::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:36:28::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:36:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:36:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:36:28::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:36:28::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:36:28::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:36:28::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:36:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:36:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:36:28::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:36:28::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:36:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:36:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:36:28::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:36:28::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:36:28::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:36:28::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:36:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:36:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:36:28::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:36:28::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:36:28::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:36:28::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:36:28::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:36:28::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:28::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:36:28::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:36:28::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:36:28::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:28::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:36:28::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:28::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:36:28::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:36:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:36:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:28::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:36:28::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:36:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:36:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:36:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:36:28::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:28::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:29::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:36:29::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:36:29::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:36:29::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:36:29::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:36:29::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:36:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:36:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:36:29::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:36:29::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:36:29::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:36:29::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:36:29::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:36:29::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:36:29::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:36:29::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:36:29::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:36:29::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:36:29::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:36:29::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:36:29::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:36:29::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:36:29::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:36:29::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:36:29::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:36:29::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:36:29::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:36:29::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:36:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:36:29::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:36:29::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-11.10:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:36:30::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:36:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:36:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:36:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:36:30::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:36:30::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-11.10:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:36:30::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:36:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:36:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:36:30::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:36:30::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:36:30::SCWBDomain::"Compiling emacps"

TRACE::2021-03-11.10:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:36:31::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:36:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:36:31::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:36:31::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-11.10:36:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:36:32::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:36:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:36:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:36:32::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:36:32::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:36:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:36:32::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:36:32::SCWBDomain::"Compiling gpio"

TRACE::2021-03-11.10:36:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:36:33::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:36:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:36:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:36:33::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:36:33::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-11.10:36:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:36:33::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:36:33::SCWBDomain::"Compiling prc"

TRACE::2021-03-11.10:36:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:36:33::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:36:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:36:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:36:33::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:36:33::SCWBDomain::"Compiling qspips"

TRACE::2021-03-11.10:36:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:36:34::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:36:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:36:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:34::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:36:34::SCWBDomain::"Compiling scugic"

TRACE::2021-03-11.10:36:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:36:35::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:36:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:36:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:36:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:36:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:35::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:36:35::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-11.10:36:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:36:35::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:36:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:36:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:35::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:36:35::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-11.10:36:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:36:35::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:36:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:36:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:36:35::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:36:35::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:36:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:35::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:36:35::SCWBDomain::"Compiling sdps"

TRACE::2021-03-11.10:36:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:36:36::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:36:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:36:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:36:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:36:36::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:36::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:36:36::SCWBDomain::"Compiling standalone"

TRACE::2021-03-11.10:36:39::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:36:39::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:36:39::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:36:39::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:36:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:36:39::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:36:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:36:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:36:39::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:36:39::SCWBDomain::"Compiling uartps"

TRACE::2021-03-11.10:36:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:36:40::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:36:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:36:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:36:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:36:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:36:40::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:36:40::SCWBDomain::"Compiling usbps"

TRACE::2021-03-11.10:36:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:36:41::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:36:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:36:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:36:41::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:36:41::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-11.10:36:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:36:41::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:36:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:36:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:36:41::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:36:41::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-11.10:36:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:36:42::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:36:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:36:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:36:42::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:36:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:36:42::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:36:42::SCWBDomain::'Finished building libraries'

TRACE::2021-03-11.10:36:42::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:36:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-11.10:36:42::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-11.10:36:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:36:42::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:36:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-11.10:36:42::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:36:43::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-11.10:36:43::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:36:43::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:36:43::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:36:43::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:36:43::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-11.10:36:43::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:36:43::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-11.10:36:43::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:36:43::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-11.10:36:43::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-11.10:36:43::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-
TRACE::2021-03-11.10:36:43::SCWBDomain::lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-11.10:36:43::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-11.10:36:43::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:36:43::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:36:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:36:43::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:36:43::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:36:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:36:43::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:36:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:44::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:44::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:44::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:36:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:36:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:36:44::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-11.10:36:44::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.10:36:44::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:36:44::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:36:44::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:36:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:36:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:36:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:36:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:36:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:36:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:36:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:36:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:36:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:36:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:36:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:36:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:36:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:36:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:36:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:36:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:36:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:36:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:36:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:36:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:36:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:36:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:36:45::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:36:45::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:36:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:36:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:45::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.10:36:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:36:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:36:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:36:46::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:46::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.10:36:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:36:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:36:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:36:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:46::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.10:36:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:47::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.10:36:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:36:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:36:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:36:48::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:36:48::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.10:36:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:36:49::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:36:49::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.10:36:49::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.10:36:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:49::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.10:36:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:50::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.10:36:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:36:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:36:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:36:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:51::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.10:36:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:36:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:51::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.10:36:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:36:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:36:52::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:36:52::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:36:52::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.10:36:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:36:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:36:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:36:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:53::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.10:36:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:36:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:55::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.10:36:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:36:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:36:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:36:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:36:56::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.10:36:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:36:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:36:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:36:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:36:57::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.10:36:58::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.10:36:58::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:36:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:36:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.10:36:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:36:58::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.10:36:58::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.10:36:58::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.10:36:58::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.10:36:58::SCWSystem::dir created 
TRACE::2021-03-11.10:36:58::SCWSystem::Writing the bif 
TRACE::2021-03-11.10:36:58::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.10:36:58::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.10:36:58::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.10:36:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:36:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:36:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:36:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:36:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:36:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:36:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:36:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:58::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.10:36:58::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.10:36:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:36:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:36:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:36:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:36:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:36:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:36:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:36:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:37:00::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-03-11.10:37:00::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-11.10:37:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-11.10:37:00::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-11.10:37:00::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-11.10:37:00::SCWMssOS::cleaning the bsp 
TRACE::2021-03-11.10:37:00::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-11.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-11.10:37:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-11.10:37:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-11.10:37:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-11.10:37:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-11.10:37:01::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-11.10:37:03::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-03-11.10:37:03::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-11.10:37:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2021-03-11.10:37:03::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2021-03-11.10:37:19::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:37:19::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:37:19::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:37:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:37:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:37:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:37:19::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-11.10:37:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:37:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:37:19::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:37:19::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:37:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:37:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:37:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:37:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:37:19::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:37:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:37:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:37:19::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-11.10:37:19::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-11.10:37:19::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:37:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:37:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:37:19::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:37:19::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:37:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:37:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:37:19::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:37:19::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:37:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:37:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:37:19::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:37:19::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:37:19::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:37:19::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:37:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:37:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:37:19::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:37:19::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:37:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:37:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:37:19::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:37:19::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:37:19::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:37:19::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:37:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:37:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:37:19::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:37:19::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:37:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:37:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:37:20::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:37:20::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:37:20::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:37:20::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:20::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:37:20::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:37:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:37:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:20::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:37:20::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:20::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:37:20::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:37:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:37:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:20::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:37:20::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:37:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:37:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:20::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:20::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:37:20::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:37:20::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:37:20::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:37:20::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:37:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:37:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:37:20::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:37:20::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:37:20::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:37:20::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:37:20::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:37:20::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:37:20::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:37:20::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:37:20::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:37:20::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:37:20::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:37:20::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:37:20::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:37:20::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:37:20::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:37:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:37:20::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:37:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:37:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:37:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:37:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:37:21::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:37:21::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-11.10:37:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:37:21::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:37:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:37:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:37:21::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:37:21::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-11.10:37:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:37:21::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:37:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:37:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:37:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:37:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:37:21::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:37:21::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-11.10:37:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:37:22::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:37:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:37:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:37:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:37:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:37:22::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:37:22::SCWBDomain::"Compiling emacps"

TRACE::2021-03-11.10:37:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:37:23::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:37:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:37:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:37:23::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:37:23::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-11.10:37:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:37:23::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:37:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:37:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:37:23::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:37:23::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:37:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:37:23::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:37:23::SCWBDomain::"Compiling gpio"

TRACE::2021-03-11.10:37:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:37:24::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:37:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:37:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:37:24::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:37:24::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-11.10:37:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:37:24::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:37:24::SCWBDomain::"Compiling prc"

TRACE::2021-03-11.10:37:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:37:24::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:37:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:37:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:37:24::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:37:24::SCWBDomain::"Compiling qspips"

TRACE::2021-03-11.10:37:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:37:25::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:37:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:37:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:25::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:37:25::SCWBDomain::"Compiling scugic"

TRACE::2021-03-11.10:37:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:37:26::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:37:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:37:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:37:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:37:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:26::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:37:26::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-11.10:37:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:37:26::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:37:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:37:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:26::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:37:26::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-11.10:37:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:37:27::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:37:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:37:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:37:27::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:37:27::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:37:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:27::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:37:27::SCWBDomain::"Compiling sdps"

TRACE::2021-03-11.10:37:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:37:27::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:37:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:37:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:37:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:37:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:27::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:37:28::SCWBDomain::"Compiling standalone"

TRACE::2021-03-11.10:37:30::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:37:30::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:37:30::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:37:30::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:37:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:37:30::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:37:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:37:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:37:30::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:37:30::SCWBDomain::"Compiling uartps"

TRACE::2021-03-11.10:37:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:37:31::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:37:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:37:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:37:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:37:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:37:31::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:37:31::SCWBDomain::"Compiling usbps"

TRACE::2021-03-11.10:37:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:37:32::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:37:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:37:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:37:32::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:37:32::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-11.10:37:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:37:32::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:37:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:37:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:37:32::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:37:32::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-11.10:37:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:37:33::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:37:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:37:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:37:33::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:37:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:37:33::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:37:33::SCWBDomain::'Finished building libraries'

TRACE::2021-03-11.10:37:33::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:37:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-11.10:37:33::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-11.10:37:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:37:33::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:37:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-11.10:37:33::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:37:34::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-11.10:37:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:37:34::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:37:34::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:37:34::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:37:34::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-11.10:37:34::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:37:34::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-11.10:37:34::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:37:34::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-11.10:37:34::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-11.10:37:34::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-
TRACE::2021-03-11.10:37:34::SCWBDomain::lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-11.10:37:34::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-11.10:37:35::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:37:35::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:37:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:37:35::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:37:35::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:37:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.10:37:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:37:35::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:37:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:37:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:37:35::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:37:35::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:37:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:37:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:37:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:37:35::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:37:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:37:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:37:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:37:35::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-11.10:37:35::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.10:37:35::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:37:35::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:37:35::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:37:35::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:37:35::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:37:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:37:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:37:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:37:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:37:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:37:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:37:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:37:35::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:37:35::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:37:35::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:37:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:37:35::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:37:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:37:35::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:37:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:37:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:37:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:37:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:37:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:37:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:37:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:37:36::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:37:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:37:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:36::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.10:37:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:37:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:37:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:37::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.10:37:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:37:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:37:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:37::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.10:37:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:37:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:38::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.10:37:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:37:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:37:39::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:37:39::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:37:39::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.10:37:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:37:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:37:39::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:37:39::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.10:37:39::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.10:37:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:37:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:40::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.10:37:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:37:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:41::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.10:37:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:37:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:37:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:37:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:41::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.10:37:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:37:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:42::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.10:37:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:37:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:37:42::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:37:42::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:37:42::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.10:37:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:37:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:37:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:37:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:43::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.10:37:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:37:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:46::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.10:37:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:37:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:37:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:37:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:37:47::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.10:37:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:37:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:37:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:37:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:37:47::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.10:37:48::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.10:37:48::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:37:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:37:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.10:37:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:37:48::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.10:37:48::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.10:37:48::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.10:37:48::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.10:37:48::SCWSystem::dir created 
TRACE::2021-03-11.10:37:48::SCWSystem::Writing the bif 
TRACE::2021-03-11.10:37:48::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.10:37:48::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.10:37:48::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.10:37:48::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:37:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:37:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:37:48::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:37:48::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:37:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:37:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:37:48::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:37:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:37:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:37:48::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:37:48::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:37:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:37:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:37:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:37:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:37:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:37:48::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:37:48::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:37:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:37:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:37:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:37:48::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.10:37:48::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.10:37:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:37:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:37:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:37:48::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:37:48::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:37:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:37:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:37:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:39:43::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-03-11.10:39:43::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-11.10:39:43::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-11.10:39:43::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-11.10:39:43::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-11.10:39:43::SCWMssOS::cleaning the bsp 
TRACE::2021-03-11.10:39:43::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-11.10:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-11.10:39:44::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-11.10:39:48::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:39:48::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:39:48::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:39:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:39:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:39:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:39:48::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-11.10:39:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:39:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:39:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:39:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:39:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:39:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:39:48::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:39:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:39:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:39:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:39:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:39:49::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:39:49::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:39:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:39:49::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-11.10:39:49::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-11.10:39:49::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:39:49::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:39:49::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:39:49::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:39:49::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:39:49::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:39:49::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:39:49::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:39:49::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:39:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:39:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:39:49::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:39:49::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:39:49::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:39:49::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:39:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:39:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:39:49::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:39:49::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:39:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:39:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:39:49::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:39:49::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:39:49::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:39:49::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:39:49::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:39:49::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:39:49::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:39:49::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:39:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:39:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:39:49::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:39:49::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:39:49::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:39:49::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:49::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:39:49::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:39:49::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:39:49::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:49::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:39:49::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:49::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:39:49::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:39:49::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:39:49::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:49::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:39:49::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:39:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:39:49::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:49::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:39:49::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:49::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:39:50::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:39:50::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:39:50::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:39:50::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:39:50::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:39:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:39:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:39:50::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:39:50::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:39:50::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:39:50::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:39:50::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:39:50::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:39:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:39:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:39:50::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:39:50::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:39:50::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:39:50::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:39:50::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:39:50::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:39:50::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:39:50::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:39:50::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:39:50::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:39:50::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:39:50::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:39:50::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:39:50::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:39:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:39:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:39:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:39:50::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:39:50::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-11.10:39:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:39:51::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:39:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:39:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:39:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:39:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:39:51::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:39:51::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-11.10:39:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:39:51::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:39:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:39:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:39:51::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:39:51::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:39:51::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:39:51::SCWBDomain::"Compiling emacps"

TRACE::2021-03-11.10:39:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:39:52::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:39:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:39:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:39:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:39:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:39:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:39:52::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:39:52::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-11.10:39:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:39:53::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:39:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:39:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:39:53::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:39:53::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:39:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:39:53::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:39:53::SCWBDomain::"Compiling gpio"

TRACE::2021-03-11.10:39:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:39:53::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:39:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:39:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:39:53::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:39:53::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-11.10:39:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:39:53::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:39:53::SCWBDomain::"Compiling prc"

TRACE::2021-03-11.10:39:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:39:54::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:39:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:39:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:39:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:39:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:39:54::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:39:54::SCWBDomain::"Compiling qspips"

TRACE::2021-03-11.10:39:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:39:55::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:39:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:39:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:39:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:39:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:39:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:55::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:39:55::SCWBDomain::"Compiling scugic"

TRACE::2021-03-11.10:39:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:39:55::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:39:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:39:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:39:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:39:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:55::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:39:55::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-11.10:39:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:39:56::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:39:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:39:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:39:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:39:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:39:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:56::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:39:56::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-11.10:39:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:39:56::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:39:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:39:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:39:56::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:39:56::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:39:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:56::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:39:56::SCWBDomain::"Compiling sdps"

TRACE::2021-03-11.10:39:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:39:57::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:39:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:39:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:39:57::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:39:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:39:57::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:39:57::SCWBDomain::"Compiling standalone"

TRACE::2021-03-11.10:40:00::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:40:00::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:40:00::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:40:00::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:40:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:40:00::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:40:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:40:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:40:00::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:40:00::SCWBDomain::"Compiling uartps"

TRACE::2021-03-11.10:40:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:40:00::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:40:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:40:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:40:00::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:40:00::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:40:00::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:40:00::SCWBDomain::"Compiling usbps"

TRACE::2021-03-11.10:40:01::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:40:01::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:40:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:40:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:01::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:40:01::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:40:01::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-11.10:40:02::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:40:02::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:40:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:40:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:02::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:40:02::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:40:02::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-11.10:40:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:40:03::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:40:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:40:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:40:03::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:40:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:40:03::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:40:03::SCWBDomain::'Finished building libraries'

TRACE::2021-03-11.10:40:03::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:40:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-11.10:40:03::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-11.10:40:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:40:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:40:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-11.10:40:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:40:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:40:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:40:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-11.10:40:03::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:40:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:40:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:40:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:40:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:40:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:40:04::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:40:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:40:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:40:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-11.10:40:04::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:40:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:40:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:40:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-11.10:40:04::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:40:04::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-11.10:40:04::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-11.10:40:04::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-
TRACE::2021-03-11.10:40:04::SCWBDomain::lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-11.10:40:04::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-11.10:40:04::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:40:04::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:40:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:40:04::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:40:04::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:40:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.10:40:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:40:04::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:40:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:04::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:04::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:04::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:40:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:40:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:40:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-11.10:40:04::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.10:40:04::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.10:40:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:40:04::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:40:04::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:40:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:40:04::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:40:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:40:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:40:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:40:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:40:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:40:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:40:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:40:04::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:40:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:40:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:40:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:40:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:40:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:40:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:40:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:40:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:40:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:40:05::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:40:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:40:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:40:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:40:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:40:05::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:40:05::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:40:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:40:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:40:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:40:05::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:40:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:40:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:40:05::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:40:05::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:40:05::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:40:05::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:40:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:40:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:05::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.10:40:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:40:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:40:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:40:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:06::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.10:40:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:40:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:40:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:40:07::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:07::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.10:40:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:40:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:07::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.10:40:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:40:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:40:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:40:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:40:08::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.10:40:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:40:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:40:09::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:40:09::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.10:40:09::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.10:40:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:40:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:09::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.10:40:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:40:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:10::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.10:40:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:40:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:40:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:40:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:11::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.10:40:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:40:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:11::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.10:40:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:40:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:40:11::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:40:11::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:40:11::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.10:40:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:40:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:40:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:40:12::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:13::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.10:40:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:40:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:15::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.10:40:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:40:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:40:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:40:16::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.10:40:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:40:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:40:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:40:17::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.10:40:18::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.10:40:18::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:40:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:40:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.10:40:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:40:18::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.10:40:18::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.10:40:18::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.10:40:18::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.10:40:18::SCWSystem::dir created 
TRACE::2021-03-11.10:40:18::SCWSystem::Writing the bif 
TRACE::2021-03-11.10:40:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.10:40:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.10:40:18::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.10:40:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:18::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:18::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:18::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:18::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:18::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.10:40:18::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.10:40:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:18::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:18::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:35::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:35::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:38::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:38::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:39::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:39::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:39::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:39::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:39::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:40:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:39::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:39::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::In reload Mss file.
TRACE::2021-03-11.10:40:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:40::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:40:40::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:40:40::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:40:40::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:40::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.10:40:40::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:40::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:40::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:40::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:40:40::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:40:40::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:40:40::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:40::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:40:40::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2021-03-11.10:40:42::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2021-03-11.10:40:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:42::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:42::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:40:42::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:40:42::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:40:42::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:40:42::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:42::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:40:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:40:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:43::SCWBDomain::_platform location is already existing.
ERROR::2021-03-11.10:40:43::SCWBDomain::Failed to generate the Makefile for .zynq_fsbl

Details: This application requires xilffs library in the Board Support Package.

ERROR: [Hsi 55-1417] Application zynq_fsbl is not supported for the Sw Design

TRACE::2021-03-11.10:40:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:54::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:54::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:40:54::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:40:54::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:40:54::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:40:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:54::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:54::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:54::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:40:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:40:54::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:56::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:56::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:56::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-11.10:40:56::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-11.10:40:57::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:57::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:57::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:57::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9b387bd3a216e30b8b819ec436fcd912",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:40:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::In reload Mss file.
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:40:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:40:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:40:58::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.10:40:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:40:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:40:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:40:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:40:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:40:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:40:59::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:40:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:40:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-11.10:40:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:40:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:40:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:40:59::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:40:59::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2021-03-11.10:41:00::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2021-03-11.10:41:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:41:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:41:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:41:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:41:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:41:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:41:00::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:41:00::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:41:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:41:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:41:01::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:41:01::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:41:01::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:41:01::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:01::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:01::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:01::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:41:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:41:01::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:01::SCWBDomain::_platform location is already existing.
TRACE::2021-03-11.10:41:06::SCWBDomain::Makefile is Updated.
TRACE::2021-03-11.10:41:06::SCWBDomain::doing clean.
TRACE::2021-03-11.10:41:06::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-03-11.10:41:06::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-11.10:41:06::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

LOG::2021-03-11.10:41:57::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:41:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:41:57::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:41:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:41:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:41:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:41:57::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2021-03-11.10:41:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:41:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:41:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:41:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:41:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:41:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:41:57::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:41:57::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:41:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:41:57::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-11.10:41:57::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-11.10:41:57::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:41:57::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:57::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:57::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:57::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.10:41:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:41:57::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:41:57::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:41:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:41:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:41:57::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-11.10:41:57::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-11.10:41:57::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:41:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:41:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:41:57::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:41:57::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:41:57::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:41:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:41:57::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:41:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:41:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:41:57::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:41:57::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:41:57::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:41:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:41:57::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:41:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:41:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:41:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:41:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:41:57::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:41:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:41:57::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:41:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:41:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:41:57::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:41:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:41:57::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:41:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:41:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:41:58::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:41:58::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:41:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:41:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:41:58::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:41:58::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:41:58::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:41:58::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:41:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:41:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:41:58::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:41:58::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:41:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:41:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:41:58::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:41:58::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:41:58::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:41:58::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:41:58::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:41:58::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:41:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:41:58::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:41:58::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:41:58::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:41:58::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:41:58::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:41:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:41:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:41:58::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:41:58::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:41:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:41:58::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:41:58::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:41:58::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:41:58::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:41:58::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:41:58::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:41:58::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:41:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:41:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:41:58::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:41:58::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:41:58::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:41:58::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:41:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:41:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:41:59::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:41:59::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:41:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:41:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:41:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:41:59::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:41:59::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:41:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:41:59::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:41:59::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:41:59::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:41:59::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:41:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:41:59::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:41:59::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:41:59::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:41:59::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:41:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:41:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:41:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:41:59::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:41:59::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:41:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:41:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:41:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:41:59::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:41:59::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:41:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:41:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:41:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:41:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:41:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:42:00::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:42:00::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-11.10:42:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:42:00::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:42:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:42:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:42:00::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:42:00::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:42:00::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:42:00::SCWBDomain::"Compiling emacps"

TRACE::2021-03-11.10:42:01::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:42:01::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:42:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:42:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:01::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:42:01::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:42:01::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-11.10:42:02::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:42:02::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:42:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:42:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:42:02::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:42:02::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:42:02::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:42:02::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:42:02::SCWBDomain::"Compiling gpio"

TRACE::2021-03-11.10:42:02::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:42:02::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:42:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:42:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:42:02::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:42:02::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-11.10:42:02::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:42:02::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:42:02::SCWBDomain::"Compiling prc"

TRACE::2021-03-11.10:42:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:42:03::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:42:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:42:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:42:03::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:42:03::SCWBDomain::"Compiling qspips"

TRACE::2021-03-11.10:42:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:42:03::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:42:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:42:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:04::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:42:04::SCWBDomain::"Compiling scugic"

TRACE::2021-03-11.10:42:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:04::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:42:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:42:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:04::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:42:04::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-11.10:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:05::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:42:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:05::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:42:05::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-11.10:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:05::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:42:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:42:05::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:42:05::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:05::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:42:05::SCWBDomain::"Compiling sdps"

TRACE::2021-03-11.10:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:42:06::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:42:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:42:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:42:06::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:06::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:42:06::SCWBDomain::"Compiling standalone"

TRACE::2021-03-11.10:42:09::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:09::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:42:09::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:42:09::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:42:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:42:09::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:42:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:42:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:42:09::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:42:09::SCWBDomain::"Compiling uartps"

TRACE::2021-03-11.10:42:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:42:10::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:42:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:42:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:42:10::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:42:10::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:42:10::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:42:10::SCWBDomain::"Compiling usbps"

TRACE::2021-03-11.10:42:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:42:10::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:42:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:42:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:10::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:42:10::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-11.10:42:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:42:11::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:42:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:42:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:11::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:42:11::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-11.10:42:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:42:12::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:42:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:42:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:12::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:42:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:42:12::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:42:12::SCWBDomain::'Finished building libraries'

TRACE::2021-03-11.10:42:12::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:42:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-11.10:42:12::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-11.10:42:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:42:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:42:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-11.10:42:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:42:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:42:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:42:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-11.10:42:12::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:42:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:42:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:42:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:42:13::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:42:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:42:13::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:42:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:42:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:42:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-11.10:42:13::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:42:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:42:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:42:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-11.10:42:13::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:42:13::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-11.10:42:13::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-11.10:42:13::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-
TRACE::2021-03-11.10:42:13::SCWBDomain::lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-11.10:42:13::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-11.10:42:13::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:42:13::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:42:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:42:13::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:42:13::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:42:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.10:42:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:42:13::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:42:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:42:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:42:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:42:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:42:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:42:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:42:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:13::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:42:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:42:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:42:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-11.10:42:13::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-11.10:42:13::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:42:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:42:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.10:42:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:42:13::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.10:42:13::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.10:42:13::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.10:42:13::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.10:42:13::SCWSystem::dir created 
TRACE::2021-03-11.10:42:13::SCWSystem::Writing the bif 
TRACE::2021-03-11.10:42:13::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.10:42:13::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.10:42:13::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.10:42:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:42:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:42:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:42:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:42:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:42:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:42:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:42:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:42:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:42:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:42:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:42:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:42:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:42:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:42:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:42:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:42:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:42:13::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:42:13::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:42:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:42:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:42:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:14::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.10:42:14::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.10:42:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:42:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:42:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:42:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:42:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:42:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:20::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-03-11.10:42:21::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-11.10:42:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-11.10:42:21::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-11.10:42:21::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-11.10:42:21::SCWMssOS::cleaning the bsp 
TRACE::2021-03-11.10:42:21::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-11.10:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-11.10:42:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-11.10:42:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-11.10:42:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-11.10:42:22::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-11.10:42:32::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:42:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:42:32::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:42:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:42:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:42:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:42:32::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-11.10:42:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:42:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:42:32::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:42:32::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:42:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:42:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:42:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:42:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:42:32::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-11.10:42:32::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:42:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:42:32::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-11.10:42:32::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-11.10:42:32::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:42:32::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:42:32::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:42:32::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:42:32::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:42:32::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:42:32::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:42:32::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:42:32::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:32::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:42:32::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:42:32::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:42:32::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:42:32::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:32::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:42:32::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:42:32::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:42:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:42:32::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:42:32::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:42:32::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:42:32::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:42:32::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:42:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:42:32::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:42:32::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:42:32::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:42:32::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:42:32::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:42:32::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:42:32::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:42:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:32::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:33::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:42:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:42:33::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:33::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:33::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:33::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:33::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:42:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:42:33::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:33::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:42:33::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:42:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:42:33::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:33::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:33::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:42:33::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:42:33::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:42:33::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:42:33::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:42:33::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:42:33::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:33::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:42:33::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:33::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:42:33::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:33::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:42:33::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:42:33::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:42:33::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:42:33::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-11.10:42:33::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:42:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:42:33::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-11.10:42:33::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-11.10:42:33::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:42:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:42:33::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:42:33::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-11.10:42:33::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:42:33::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-11.10:42:33::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-11.10:42:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-11.10:42:34::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-11.10:42:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:42:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:42:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:42:34::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-11.10:42:34::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-11.10:42:34::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-11.10:42:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-11.10:42:35::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-11.10:42:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:42:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:42:35::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:42:35::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-11.10:42:35::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-11.10:42:35::SCWBDomain::"Compiling emacps"

TRACE::2021-03-11.10:42:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-11.10:42:35::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-11.10:42:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:42:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:42:35::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-11.10:42:35::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-11.10:42:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:42:36::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-11.10:42:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:42:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:42:36::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:42:36::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:42:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-11.10:42:36::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-11.10:42:36::SCWBDomain::"Compiling gpio"

TRACE::2021-03-11.10:42:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-11.10:42:37::SCWBDomain::io_v4_6/src'

TRACE::2021-03-11.10:42:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:42:37::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:42:37::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-11.10:42:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-11.10:42:37::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-11.10:42:37::SCWBDomain::"Compiling prc"

TRACE::2021-03-11.10:42:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-11.10:42:37::SCWBDomain::c_v2_0/src'

TRACE::2021-03-11.10:42:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-11.10:42:37::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-11.10:42:37::SCWBDomain::"Compiling qspips"

TRACE::2021-03-11.10:42:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-11.10:42:38::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-11.10:42:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:38::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-11.10:42:38::SCWBDomain::"Compiling scugic"

TRACE::2021-03-11.10:42:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:39::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-11.10:42:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:42:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:39::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-11.10:42:39::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-11.10:42:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:39::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-11.10:42:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:42:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:39::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-11.10:42:39::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-11.10:42:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-11.10:42:39::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-11.10:42:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:42:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:42:39::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:42:39::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-11.10:42:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:39::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-11.10:42:39::SCWBDomain::"Compiling sdps"

TRACE::2021-03-11.10:42:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-11.10:42:40::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-11.10:42:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:42:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:42:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:42:40::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:40::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-11.10:42:40::SCWBDomain::"Compiling standalone"

TRACE::2021-03-11.10:42:43::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-11.10:42:43::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-11.10:42:43::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:42:43::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-11.10:42:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-11.10:42:43::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-11.10:42:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:42:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:42:43::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-11.10:42:43::SCWBDomain::"Compiling uartps"

TRACE::2021-03-11.10:42:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-11.10:42:44::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-11.10:42:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:42:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:42:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:42:44::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-11.10:42:44::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-11.10:42:44::SCWBDomain::"Compiling usbps"

TRACE::2021-03-11.10:42:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-11.10:42:45::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-11.10:42:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:42:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:45::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-11.10:42:45::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-11.10:42:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-11.10:42:45::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-11.10:42:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:42:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:45::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-11.10:42:45::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-11.10:42:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:42:46::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-11.10:42:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-11.10:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-11.10:42:46::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-11.10:42:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-11.10:42:46::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-11.10:42:46::SCWBDomain::'Finished building libraries'

TRACE::2021-03-11.10:42:46::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-11.10:42:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-11.10:42:46::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-11.10:42:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:42:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:42:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-11.10:42:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:42:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-11.10:42:47::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:42:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:42:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-11.10:42:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:42:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-11.10:42:47::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-11.10:42:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-11.10:42:47::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-11.10:42:47::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-11.10:42:47::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-11.10:42:47::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-
TRACE::2021-03-11.10:42:47::SCWBDomain::lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-11.10:42:47::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-11.10:42:47::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:42:47::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:42:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:42:48::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:42:48::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:42:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.10:42:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:42:48::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:42:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:42:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:42:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:42:48::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:42:48::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:42:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:42:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:42:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:48::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:42:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:42:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:42:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:42:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-11.10:42:48::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.10:42:48::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:42:48::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:42:48::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:42:48::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:42:48::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:42:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:42:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:42:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:42:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:42:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:42:48::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:42:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:42:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:42:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:42:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:42:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:42:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:42:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:42:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:42:49::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:42:49::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:42:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:42:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:49::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.10:42:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:42:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:42:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:50::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.10:42:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:42:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:42:50::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:50::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.10:42:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:42:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:51::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.10:42:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:42:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:42:52::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:42:52::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:42:52::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.10:42:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:42:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:42:52::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:42:52::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.10:42:52::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.10:42:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:42:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:53::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.10:42:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:54::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.10:42:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:42:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:42:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:54::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.10:42:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:55::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.10:42:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:42:55::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:42:55::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:42:55::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.10:42:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:42:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:42:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:42:56::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.10:42:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:42:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:42:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:42:59::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.10:42:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:42:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:42:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:43:00::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.10:43:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:43:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:43:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:43:00::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.10:43:01::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.10:43:01::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:43:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:43:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.10:43:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:43:01::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.10:43:01::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.10:43:01::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.10:43:01::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.10:43:01::SCWSystem::dir created 
TRACE::2021-03-11.10:43:01::SCWSystem::Writing the bif 
TRACE::2021-03-11.10:43:01::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.10:43:01::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.10:43:01::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.10:43:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:43:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:43:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:43:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:43:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:43:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:43:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:43:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:43:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:43:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:43:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:43:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:43:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:43:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:43:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:43:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:43:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:43:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:43:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:43:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:43:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:43:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:43:01::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.10:43:01::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.10:43:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:43:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:43:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:43:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:43:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:43:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:43:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:43:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:34::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:34::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:34::SCWMssOS::In reload Mss file.
TRACE::2021-03-11.10:47:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:34::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:34::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:47:34::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-11.10:47:34::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-11.10:47:34::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:47:34::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:34::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:34::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:34::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.10:47:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:47:35::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:47:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:47:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:47:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:35::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:35::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:35::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:41::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:41::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:41::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:41::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:41::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:41::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.10:47:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:47:41::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:43::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:43::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:43::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-11.10:47:43::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-11.10:47:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:47:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:47:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:47:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:47:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:47:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:47:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:45::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:45::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:45::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:45::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b90a3e63cb07bb7292d7ddc1cb460661",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.10:47:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:47:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:47:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:47:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:45::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:45::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:45::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::In reload Mss file.
TRACE::2021-03-11.10:47:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:46::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:46::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:46::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.10:47:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:47:46::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:46::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:46::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.10:47:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:47:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:47:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:47:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:46::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:46::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:46::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:46::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:47:46::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.10:47:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:47:46::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:46::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:47:46::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-11.10:47:49::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-03-11.10:47:53::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.10:47:53::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.10:47:53::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.10:47:53::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.10:47:53::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.10:47:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.10:47:53::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.10:47:53::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.10:47:53::SCWSystem::Not a boot domain 
LOG::2021-03-11.10:47:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.10:47:53::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.10:47:53::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.10:47:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.10:47:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.10:47:53::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.10:47:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:47:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:47:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:47:54::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:47:54::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:47:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:47:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-11.10:47:54::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-11.10:47:54::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-11.10:47:54::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.10:47:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:54::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:54::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:54::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.10:47:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.10:47:54::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:54::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.10:47:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:47:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.10:47:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.10:47:54::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-03-11.10:47:54::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.10:47:54::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.10:47:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.10:47:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:47:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:47:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:47:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:47:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:47:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:47:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:47:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:47:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:47:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:47:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:47:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:47:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:47:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:47:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:47:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:47:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:47:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:47:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:47:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:47:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.10:47:54::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.10:47:54::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:47:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:47:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:47:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:47:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.10:47:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.10:47:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:47:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:47:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:47:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:47:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:47:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:47:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.10:47:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.10:47:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.10:47:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.10:47:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.10:47:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.10:47:55::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:47:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:47:55::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:47:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:47:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:47:55::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.10:47:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.10:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:47:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:47:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:56::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.10:47:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.10:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.10:47:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.10:47:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:47:57::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.10:47:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.10:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:47:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:47:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:47:57::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.10:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.10:47:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:47:58::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:47:58::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:47:58::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.10:47:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.10:47:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.10:47:59::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.10:47:59::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.10:47:59::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.10:47:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.10:47:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:47:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:47:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:47:59::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.10:48:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.10:48:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:48:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:48:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:48:00::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.10:48:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.10:48:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.10:48:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.10:48:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:48:01::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.10:48:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.10:48:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:48:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:48:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:48:01::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.10:48:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.10:48:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.10:48:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.10:48:02::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.10:48:02::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.10:48:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.10:48:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.10:48:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.10:48:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.10:48:02::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.10:48:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.10:48:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:48:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:48:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:48:05::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.10:48:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.10:48:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.10:48:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.10:48:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.10:48:06::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.10:48:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.10:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:48:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:48:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:48:07::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.10:48:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.10:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.10:48:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.10:48:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.10:48:08::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-11.10:48:08::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.10:48:08::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.10:48:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.10:48:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.10:48:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.10:48:09::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.10:48:09::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.10:48:09::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.10:48:09::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.10:48:09::SCWSystem::dir created 
TRACE::2021-03-11.10:48:09::SCWSystem::Writing the bif 
TRACE::2021-03-11.10:48:09::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.10:48:09::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.10:48:09::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.10:48:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:48:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:48:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:48:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:48:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:48:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.10:48:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.10:48:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.10:48:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:48:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:48:09::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:48:09::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:48:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:48:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:48:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:48:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.10:48:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:48:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:48:09::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:48:09::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:48:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:48:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:48:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:48:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:48:09::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"5ccc42103dd1455f3e792c4af0dcf8a5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.10:48:09::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.10:48:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.10:48:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.10:48:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.10:48:09::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.10:48:09::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.10:48:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.10:48:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.10:48:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.10:48:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:06:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:06:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:51::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.11:06:51::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.11:06:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:06:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:51::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.11:06:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:06:57::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:06:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.11:06:57::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.11:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:06:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.11:06:57::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.11:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:06:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:06:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:06:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:57::SCWPlatform::update - Opened existing hwdb top_6
TRACE::2021-03-11.11:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:06:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:06:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.11:06:57::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.11:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:06:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.11:06:57::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.11:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:06:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:06:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:06:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:57::SCWPlatform::update - Opened existing hwdb top_6
TRACE::2021-03-11.11:06:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:06:57::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:06:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.11:06:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.11:06:57::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.11:06:57::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.11:06:57::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:06:57::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:06:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.11:06:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.11:06:57::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.11:06:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.11:06:57::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:06:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:06:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:06:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:06:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.11:07:02::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-03-11.11:07:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:02::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.11:07:02::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.11:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.11:07:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.11:07:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.11:07:02::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.11:07:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.11:07:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.11:07:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.11:07:02::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.11:07:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:02::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.11:07:02::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.11:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:02::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.11:07:02::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.11:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:02::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"5ccc42103dd1455f3e792c4af0dcf8a5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.11:07:03::SCWPlatform::Clearing the existing platform
TRACE::2021-03-11.11:07:03::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-11.11:07:03::SCWBDomain::clearing the fsbl build
TRACE::2021-03-11.11:07:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:03::SCWSystem::Clearing the domains completed.
TRACE::2021-03-11.11:07:03::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-11.11:07:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:03::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:03::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened new HwDB with name top_8
TRACE::2021-03-11.11:07:08::SCWReader::Active system found as  pr_led
TRACE::2021-03-11.11:07:08::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-11.11:07:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.11:07:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.11:07:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.11:07:08::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.11:07:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.11:07:08::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.11:07:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.11:07:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.11:07:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.11:07:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.11:07:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWReader::No isolation master present  
TRACE::2021-03-11.11:07:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.11:07:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.11:07:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:08::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.11:07:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.11:07:08::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.11:07:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.11:07:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.11:07:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.11:07:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.11:07:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.11:07:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:09::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:09::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.11:07:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:09::SCWReader::No isolation master present  
LOG::2021-03-11.11:07:13::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.11:07:13::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.11:07:13::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.11:07:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.11:07:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.11:07:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.11:07:13::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.11:07:13::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.11:07:13::SCWSystem::Not a boot domain 
LOG::2021-03-11.11:07:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.11:07:13::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.11:07:13::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.11:07:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.11:07:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.11:07:13::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.11:07:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:13::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.11:07:13::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-11.11:07:13::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-11.11:07:13::SCWPlatform::Opened new HwDB with name top_9
TRACE::2021-03-11.11:07:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:13::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.11:07:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.11:07:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.11:07:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-11.11:07:13::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-11.11:07:13::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.11:07:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.11:07:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.11:07:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.11:07:13::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.11:07:13::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.11:07:13::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.11:07:13::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.11:07:13::SCWSystem::dir created 
TRACE::2021-03-11.11:07:13::SCWSystem::Writing the bif 
TRACE::2021-03-11.11:07:13::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.11:07:13::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.11:07:13::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.11:07:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.11:07:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.11:07:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.11:07:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.11:07:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.11:07:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.11:07:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:14::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-03-11.11:07:14::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-03-11.11:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.11:07:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:14::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-03-11.11:07:14::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-03-11.11:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:14::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"5ccc42103dd1455f3e792c4af0dcf8a5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.11:07:14::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.11:07:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.11:07:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.11:07:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.11:07:14::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-03-11.11:07:14::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-03-11.11:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.11:07:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.11:07:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.11:07:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.16:14:27::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-03-11.16:14:27::SCWReader::Active system found as  pr_led
TRACE::2021-03-11.16:14:27::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-11.16:14:27::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.16:14:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.16:14:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:27::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:27::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:27::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:27::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:27::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.16:14:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.16:14:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.16:14:27::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.16:14:28::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:14:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:14:28::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:14:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.16:14:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWReader::No isolation master present  
TRACE::2021-03-11.16:14:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.16:14:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.16:14:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:28::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.16:14:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.16:14:28::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.16:14:28::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:14:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:14:28::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:14:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.16:14:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:28::SCWReader::No isolation master present  
TRACE::2021-03-11.16:14:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:32::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:32::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:32::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.16:14:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:37::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:37::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:37::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:37::SCWPlatform::update - Opened existing hwdb top_1
TRACE::2021-03-11.16:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:37::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-11.16:14:37::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-11.16:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:37::SCWPlatform::update - Opened existing hwdb top_1
TRACE::2021-03-11.16:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:37::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:14:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:14:37::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:14:37::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.16:14:37::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:37::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:14:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:14:37::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:14:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.16:14:37::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.16:14:42::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-03-11.16:14:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:42::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-11.16:14:42::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-11.16:14:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.16:14:42::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.16:14:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.16:14:42::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:14:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:14:42::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:14:42::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.16:14:42::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:14:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:42::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-11.16:14:42::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-11.16:14:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:42::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-11.16:14:42::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-11.16:14:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:42::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"5ccc42103dd1455f3e792c4af0dcf8a5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-11.16:14:50::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.16:14:50::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.16:14:50::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.16:14:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.16:14:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.16:14:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.16:14:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.16:14:50::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.16:14:50::SCWSystem::Not a boot domain 
LOG::2021-03-11.16:14:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.16:14:50::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.16:14:50::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.16:14:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.16:14:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.16:14:50::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.16:14:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:14:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:14:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:14:50::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-11.16:14:50::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-11.16:14:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:14:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:14:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:50::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.16:14:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:14:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-03-11.16:14:54::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.16:14:54::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.16:14:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.16:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.16:14:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.16:14:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.16:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.16:14:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.16:14:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.16:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.16:14:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.16:14:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.16:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.16:14:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.16:14:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.16:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.16:14:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.16:14:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.16:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.16:14:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.16:14:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.16:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.16:14:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.16:14:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.16:14:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.16:14:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.16:14:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:14:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:14:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.16:14:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.16:14:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.16:14:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.16:14:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.16:14:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.16:14:55::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.16:14:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.16:14:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.16:14:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.16:14:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.16:14:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.16:14:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.16:14:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.16:14:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.16:14:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.16:14:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.16:14:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.16:14:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.16:14:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.16:14:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.16:14:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.16:14:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.16:14:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:55::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.16:14:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.16:14:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.16:14:56::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.16:14:56::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:56::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.16:14:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.16:14:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.16:14:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.16:14:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:56::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.16:14:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.16:14:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:14:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:14:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:14:56::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.16:14:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.16:14:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.16:14:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.16:14:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:57::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.16:14:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.16:14:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.16:14:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.16:14:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:14:57::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.16:14:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.16:14:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:14:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:14:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:14:58::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.16:14:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.16:14:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.16:14:59::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.16:14:59::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.16:14:59::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.16:14:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.16:14:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.16:14:59::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.16:14:59::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.16:14:59::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.16:15:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.16:15:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:15:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:15:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:15:00::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.16:15:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.16:15:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:15:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:15:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:15:01::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.16:15:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.16:15:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.16:15:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.16:15:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:15:01::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.16:15:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.16:15:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:15:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:15:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:15:02::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.16:15:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.16:15:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.16:15:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.16:15:02::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.16:15:02::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.16:15:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.16:15:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.16:15:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.16:15:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.16:15:03::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.16:15:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.16:15:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:15:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:15:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:15:06::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.16:15:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.16:15:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.16:15:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.16:15:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.16:15:07::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.16:15:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.16:15:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:15:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:15:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:15:08::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.16:15:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.16:15:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.16:15:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.16:15:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.16:15:08::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-11.16:15:09::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.16:15:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.16:15:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.16:15:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.16:15:09::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.16:15:09::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.16:15:09::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.16:15:09::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.16:15:09::SCWSystem::dir created 
TRACE::2021-03-11.16:15:09::SCWSystem::Writing the bif 
TRACE::2021-03-11.16:15:09::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.16:15:09::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.16:15:09::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.16:15:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:15:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:15:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:15:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:15:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:15:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:15:09::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-11.16:15:09::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-11.16:15:09::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-11.16:15:09::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.16:15:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.16:15:09::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:15:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:15:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:15:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:15:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-11.16:15:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-11.16:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:15:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:15:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:15:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:15:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:15:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:15:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-11.16:15:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-11.16:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:15:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:15:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:15:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:15:09::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e3391abac82a7b913ad53bd7cef44745",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.16:15:09::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.16:15:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:15:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:15:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:15:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-11.16:15:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-11.16:15:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:15:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:15:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:15:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:41::SCWPlatform::Clearing the existing platform
TRACE::2021-03-11.16:22:41::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-11.16:22:41::SCWBDomain::clearing the fsbl build
TRACE::2021-03-11.16:22:41::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:41::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:41::SCWSystem::Clearing the domains completed.
TRACE::2021-03-11.16:22:41::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-11.16:22:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:41::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:41::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.16:22:46::SCWPlatform::Opened new HwDB with name top_4
TRACE::2021-03-11.16:22:46::SCWReader::Active system found as  pr_led
TRACE::2021-03-11.16:22:46::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-11.16:22:46::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.16:22:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.16:22:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.16:22:46::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.16:22:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.16:22:46::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.16:22:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:22:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:22:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:22:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.16:22:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:46::SCWReader::No isolation master present  
TRACE::2021-03-11.16:22:46::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.16:22:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.16:22:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.16:22:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:47::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.16:22:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.16:22:47::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.16:22:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:22:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:22:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:22:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.16:22:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:47::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:47::SCWReader::No isolation master present  
LOG::2021-03-11.16:22:50::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.16:22:50::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.16:22:50::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.16:22:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.16:22:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.16:22:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.16:22:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.16:22:50::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.16:22:50::SCWSystem::Not a boot domain 
LOG::2021-03-11.16:22:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.16:22:50::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.16:22:50::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.16:22:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.16:22:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.16:22:50::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.16:22:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:50::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:50::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.16:22:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.16:22:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.16:22:50::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-11.16:22:50::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-11.16:22:50::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.16:22:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.16:22:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.16:22:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.16:22:50::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.16:22:50::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.16:22:50::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.16:22:50::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.16:22:50::SCWSystem::dir created 
TRACE::2021-03-11.16:22:50::SCWSystem::Writing the bif 
TRACE::2021-03-11.16:22:50::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.16:22:50::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.16:22:50::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.16:22:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:22:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:22:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:22:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.16:22:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.16:22:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.16:22:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:50::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:50::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:50::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:50::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e3391abac82a7b913ad53bd7cef44745",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.16:22:50::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.16:22:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.16:22:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.16:22:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.16:22:50::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.16:22:50::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.16:22:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.16:22:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.16:22:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.16:22:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:25:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:25:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:25:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:25:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:25:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:25:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:25:56::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.17:25:56::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.17:25:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:25:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:25:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:25:56::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.17:25:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:25:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:01::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.17:26:01::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.17:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.17:26:01::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.17:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:01::SCWPlatform::update - Opened existing hwdb top_5
TRACE::2021-03-11.17:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.17:26:01::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.17:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-11.17:26:01::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-11.17:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:01::SCWPlatform::update - Opened existing hwdb top_5
TRACE::2021-03-11.17:26:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.17:26:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.17:26:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.17:26:01::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.17:26:01::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.17:26:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.17:26:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.17:26:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.17:26:01::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.17:26:06::SCWPlatform::Opened new HwDB with name top_6
TRACE::2021-03-11.17:26:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:06::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-11.17:26:06::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-11.17:26:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.17:26:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.17:26:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.17:26:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.17:26:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.17:26:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.17:26:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.17:26:06::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.17:26:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:06::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-11.17:26:06::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-11.17:26:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:06::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-11.17:26:06::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-11.17:26:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:06::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e3391abac82a7b913ad53bd7cef44745",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-11.17:26:08::SCWPlatform::Clearing the existing platform
TRACE::2021-03-11.17:26:08::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-11.17:26:08::SCWBDomain::clearing the fsbl build
TRACE::2021-03-11.17:26:08::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:08::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:08::SCWSystem::Clearing the domains completed.
TRACE::2021-03-11.17:26:08::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-11.17:26:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:08::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:08::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-03-11.17:26:13::SCWReader::Active system found as  pr_led
TRACE::2021-03-11.17:26:13::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-11.17:26:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.17:26:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.17:26:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.17:26:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.17:26:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.17:26:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.17:26:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.17:26:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.17:26:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.17:26:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.17:26:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWReader::No isolation master present  
TRACE::2021-03-11.17:26:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.17:26:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.17:26:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.17:26:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.17:26:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.17:26:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.17:26:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.17:26:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.17:26:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.17:26:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:13::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.17:26:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:13::SCWReader::No isolation master present  
LOG::2021-03-11.17:26:18::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.17:26:18::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.17:26:18::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.17:26:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.17:26:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.17:26:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.17:26:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.17:26:18::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.17:26:18::SCWSystem::Not a boot domain 
LOG::2021-03-11.17:26:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.17:26:18::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.17:26:18::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.17:26:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.17:26:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.17:26:18::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.17:26:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:18::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.17:26:18::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-11.17:26:18::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-11.17:26:18::SCWPlatform::Opened new HwDB with name top_8
TRACE::2021-03-11.17:26:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:18::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.17:26:18::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.17:26:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.17:26:18::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-11.17:26:18::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-11.17:26:18::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.17:26:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.17:26:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.17:26:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.17:26:18::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.17:26:18::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.17:26:18::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.17:26:18::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.17:26:18::SCWSystem::dir created 
TRACE::2021-03-11.17:26:18::SCWSystem::Writing the bif 
TRACE::2021-03-11.17:26:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.17:26:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.17:26:18::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.17:26:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.17:26:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.17:26:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.17:26:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.17:26:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.17:26:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.17:26:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:18::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.17:26:18::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.17:26:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.17:26:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:18::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.17:26:18::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.17:26:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:19::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e3391abac82a7b913ad53bd7cef44745",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.17:26:19::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.17:26:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.17:26:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.17:26:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.17:26:19::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-03-11.17:26:19::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-03-11.17:26:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.17:26:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.17:26:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.17:26:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.19:02:56::SCWPlatform::Opened new HwDB with name top
TRACE::2021-03-11.19:02:56::SCWReader::Active system found as  pr_led
TRACE::2021-03-11.19:02:56::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-11.19:02:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.19:02:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.19:02:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:56::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:56::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:56::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:56::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.19:02:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.19:02:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.19:02:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:56::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:02:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.19:02:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:57::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:02:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.19:02:57::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:02:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:02:57::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:02:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.19:02:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:57::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:02:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWReader::No isolation master present  
TRACE::2021-03-11.19:02:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.19:02:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.19:02:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:57::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:57::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:57::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:02:57::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.19:02:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.19:02:57::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:57::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:02:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.19:02:57::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:02:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:02:57::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:02:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.19:02:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:02:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:02:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:02:57::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:02:57::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:02:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:02:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:02:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:02:57::SCWReader::No isolation master present  
TRACE::2021-03-11.19:03:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:15::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:03:15::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:15::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.19:03:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:20::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:03:20::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:03:20::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:03:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:20::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-11.19:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:03:20::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-11.19:03:20::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-11.19:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:03:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:03:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:20::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-11.19:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:03:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:03:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:03:20::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.19:03:20::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:03:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:03:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:03:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:03:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.19:03:20::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:03:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.19:03:24::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-03-11.19:03:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:25::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.19:03:25::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.19:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.19:03:25::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.19:03:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.19:03:25::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:03:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:03:25::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:03:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.19:03:25::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:03:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:25::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.19:03:25::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.19:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:03:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:03:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:03:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:03:25::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.19:03:25::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.19:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:03:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:03:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:03:25::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e3391abac82a7b913ad53bd7cef44745",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-11.19:04:59::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.19:04:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.19:04:59::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.19:04:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.19:04:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.19:04:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.19:04:59::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.19:04:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.19:04:59::SCWSystem::Not a boot domain 
LOG::2021-03-11.19:04:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.19:04:59::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.19:04:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.19:04:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.19:04:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.19:04:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.19:04:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:04:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:04:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:04:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:04:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:04:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:04:59::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.19:04:59::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.19:04:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:04:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:04:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:04:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:04:59::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.19:04:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:04:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.19:04:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.19:04:59::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-03-11.19:04:59::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.19:04:59::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.19:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.19:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.19:04:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.19:04:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.19:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.19:04:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.19:04:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.19:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.19:04:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.19:04:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:05:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:05:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.19:05:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.19:05:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.19:05:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.19:05:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:05:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:05:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.19:05:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.19:05:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:05:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:05:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:05:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:05:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.19:05:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.19:05:00::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:05:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:05:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.19:05:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.19:05:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.19:05:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.19:05:00::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:05:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:05:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.19:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.19:05:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.19:05:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:05:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:05:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:05:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:05:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.19:05:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.19:05:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.19:05:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.19:05:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.19:05:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.19:05:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.19:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:01::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.19:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.19:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.19:05:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.19:05:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:02::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.19:05:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.19:05:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.19:05:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.19:05:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:03::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.19:05:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.19:05:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:04::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.19:05:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.19:05:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.19:05:04::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.19:05:04::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.19:05:04::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.19:05:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.19:05:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.19:05:05::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.19:05:05::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.19:05:05::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.19:05:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.19:05:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:06::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.19:05:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.19:05:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:06::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.19:05:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.19:05:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.19:05:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.19:05:07::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:07::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.19:05:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.19:05:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:08::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.19:05:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.19:05:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.19:05:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.19:05:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.19:05:08::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.19:05:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.19:05:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.19:05:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.19:05:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:09::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.19:05:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.19:05:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:12::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.19:05:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.19:05:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.19:05:13::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.19:05:13::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.19:05:13::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.19:05:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.19:05:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:14::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.19:05:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.19:05:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:05:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:05:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:05:14::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-11.19:05:14::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.19:05:14::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.19:05:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.19:05:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.19:05:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.19:05:14::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.19:05:14::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.19:05:14::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.19:05:14::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.19:05:14::SCWSystem::dir created 
TRACE::2021-03-11.19:05:14::SCWSystem::Writing the bif 
TRACE::2021-03-11.19:05:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.19:05:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.19:05:14::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.19:05:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:05:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:05:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:05:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:05:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:05:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:05:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:05:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:05:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:05:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:05:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.19:05:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.19:05:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:05:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:05:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:05:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:05:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:05:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:05:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.19:05:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.19:05:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:05:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:05:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:05:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:05:15::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e3391abac82a7b913ad53bd7cef44745",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.19:05:15::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.19:05:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:05:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:05:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:05:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-11.19:05:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-11.19:05:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:05:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:05:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:05:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:21::SCWPlatform::Clearing the existing platform
TRACE::2021-03-11.19:16:21::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-11.19:16:21::SCWBDomain::clearing the fsbl build
TRACE::2021-03-11.19:16:21::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:21::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:21::SCWSystem::Clearing the domains completed.
TRACE::2021-03-11.19:16:21::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-11.19:16:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:21::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:21::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.19:16:25::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-03-11.19:16:25::SCWReader::Active system found as  pr_led
TRACE::2021-03-11.19:16:25::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-11.19:16:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.19:16:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.19:16:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.19:16:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:25::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:25::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:25::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:25::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:25::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:25::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.19:16:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.19:16:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.19:16:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.19:16:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.19:16:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:16:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:16:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:16:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.19:16:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWReader::No isolation master present  
TRACE::2021-03-11.19:16:26::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.19:16:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.19:16:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.19:16:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.19:16:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.19:16:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:16:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:16:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:16:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.19:16:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:26::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:26::SCWReader::No isolation master present  
TRACE::2021-03-11.19:16:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:34::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.19:16:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:39::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:39::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:39::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.19:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:39::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-03-11.19:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:39::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-11.19:16:39::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-11.19:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-11.19:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:39::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-03-11.19:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:16:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:16:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:16:39::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-11.19:16:39::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:16:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:16:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:16:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-11.19:16:39::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.19:16:44::SCWPlatform::Opened new HwDB with name top_5
TRACE::2021-03-11.19:16:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-11.19:16:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-11.19:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.19:16:44::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.19:16:44::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.19:16:44::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:16:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:16:44::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:16:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.19:16:44::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:16:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-11.19:16:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-11.19:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-11.19:16:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-11.19:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:44::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/generated_files/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e3391abac82a7b913ad53bd7cef44745",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-11.19:16:51::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.19:16:51::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.19:16:51::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.19:16:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.19:16:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.19:16:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.19:16:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.19:16:51::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.19:16:51::SCWSystem::Not a boot domain 
LOG::2021-03-11.19:16:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.19:16:51::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.19:16:51::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.19:16:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.19:16:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.19:16:51::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.19:16:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:16:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:16:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:16:51::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-11.19:16:51::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-11.19:16:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:16:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:16:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:51::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.19:16:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:16:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-03-11.19:16:55::SCWMssOS::doing bsp build ... 
TRACE::2021-03-11.19:16:55::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-11.19:16:55::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-11.19:16:55::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.19:16:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.19:16:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.19:16:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.19:16:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:16:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:16:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.19:16:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.19:16:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.19:16:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.19:16:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:16:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:16:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.19:16:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.19:16:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:16:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:16:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:16:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:16:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:16:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:16:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-11.19:16:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-11.19:16:55::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:16:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:16:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.19:16:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.19:16:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.19:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-11.19:16:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-11.19:16:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.19:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:16:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:16:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.19:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.19:16:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.19:16:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.19:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:16:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:16:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.19:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-11.19:16:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-11.19:16:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-11.19:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-11.19:16:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-11.19:16:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-11.19:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-11.19:16:56::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-11.19:16:56::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-11.19:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.19:16:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.19:16:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-11.19:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:16:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:16:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:16:56::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-11.19:16:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-11.19:16:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.19:16:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.19:16:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:57::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-11.19:16:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-11.19:16:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-11.19:16:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-11.19:16:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:16:57::SCWMssOS::"Compiling emacps"

TRACE::2021-03-11.19:16:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-11.19:16:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:16:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:16:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:16:58::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-11.19:16:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-11.19:16:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.19:16:59::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.19:16:59::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.19:16:59::SCWMssOS::"Compiling gpio"

TRACE::2021-03-11.19:17:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-11.19:17:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-11.19:17:00::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-11.19:17:00::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-11.19:17:00::SCWMssOS::"Compiling prc"

TRACE::2021-03-11.19:17:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-11.19:17:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:17:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:17:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:17:00::SCWMssOS::"Compiling qspips"

TRACE::2021-03-11.19:17:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-11.19:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:17:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:17:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:17:01::SCWMssOS::"Compiling scugic"

TRACE::2021-03-11.19:17:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-11.19:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-11.19:17:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-11.19:17:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:17:02::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-11.19:17:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-11.19:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:17:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:17:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:17:02::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-11.19:17:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-11.19:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-11.19:17:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-11.19:17:02::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-11.19:17:02::SCWMssOS::"Compiling sdps"

TRACE::2021-03-11.19:17:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-11.19:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-11.19:17:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-11.19:17:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-11.19:17:03::SCWMssOS::"Compiling standalone"

TRACE::2021-03-11.19:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-11.19:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:17:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:17:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:17:06::SCWMssOS::"Compiling uartps"

TRACE::2021-03-11.19:17:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-11.19:17:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-11.19:17:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-11.19:17:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-11.19:17:07::SCWMssOS::"Compiling usbps"

TRACE::2021-03-11.19:17:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-11.19:17:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:17:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:17:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:17:08::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-11.19:17:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-11.19:17:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-11.19:17:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-11.19:17:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-11.19:17:08::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-11.19:17:09::SCWMssOS::'Finished building libraries'

TRACE::2021-03-11.19:17:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.19:17:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.19:17:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.19:17:09::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.19:17:09::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.19:17:09::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.19:17:09::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.19:17:09::SCWSystem::dir created 
TRACE::2021-03-11.19:17:09::SCWSystem::Writing the bif 
TRACE::2021-03-11.19:17:09::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.19:17:09::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.19:17:09::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.19:17:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:17:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:17:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:17:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:17:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:17:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:17:09::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-11.19:17:09::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-11.19:17:09::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-11.19:17:09::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-11.19:17:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.19:17:09::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:17:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:17:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:17:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:17:09::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-11.19:17:09::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-11.19:17:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:17:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:17:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:17:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:17:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:17:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:17:09::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-11.19:17:09::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-11.19:17:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:17:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:17:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:17:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:17:09::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/generated_files/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"73cdf722ae9efa8e1ae8f6dbd7d567e8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.19:17:09::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.19:17:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:17:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:17:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:17:09::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-11.19:17:09::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-11.19:17:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:17:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:17:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:17:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:11::SCWPlatform::Clearing the existing platform
TRACE::2021-03-11.19:18:12::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-11.19:18:12::SCWBDomain::clearing the fsbl build
TRACE::2021-03-11.19:18:12::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:12::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:12::SCWSystem::Clearing the domains completed.
TRACE::2021-03-11.19:18:12::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-11.19:18:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:12::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:12::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-03-11.19:18:17::SCWReader::Active system found as  pr_led
TRACE::2021-03-11.19:18:17::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-11.19:18:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.19:18:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.19:18:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-11.19:18:17::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-11.19:18:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.19:18:17::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.19:18:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:18:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:18:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:18:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.19:18:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWReader::No isolation master present  
TRACE::2021-03-11.19:18:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-11.19:18:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-11.19:18:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:17::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-11.19:18:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-11.19:18:17::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-11.19:18:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:18:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:18:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:18:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-11.19:18:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:17::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:17::SCWReader::No isolation master present  
LOG::2021-03-11.19:18:24::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-11.19:18:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-11.19:18:24::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-11.19:18:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-11.19:18:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-11.19:18:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-11.19:18:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-11.19:18:24::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-11.19:18:24::SCWSystem::Not a boot domain 
LOG::2021-03-11.19:18:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-11.19:18:24::SCWDomain::Generating domain artifcats
TRACE::2021-03-11.19:18:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-11.19:18:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-11.19:18:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-11.19:18:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-11.19:18:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:24::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:24::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:24::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-11.19:18:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-11.19:18:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-11.19:18:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-11.19:18:24::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-11.19:18:24::SCWMssOS::Copying to export directory.
TRACE::2021-03-11.19:18:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-11.19:18:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-11.19:18:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-11.19:18:24::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-11.19:18:24::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-11.19:18:24::SCWPlatform::Started preparing the platform 
TRACE::2021-03-11.19:18:24::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-11.19:18:24::SCWSystem::dir created 
TRACE::2021-03-11.19:18:24::SCWSystem::Writing the bif 
TRACE::2021-03-11.19:18:24::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-11.19:18:24::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-11.19:18:24::SCWPlatform::Completed generating the platform
TRACE::2021-03-11.19:18:24::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:18:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:18:24::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:18:24::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-11.19:18:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-11.19:18:24::SCWMssOS::Commit changes completed.
TRACE::2021-03-11.19:18:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:24::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:24::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-11.19:18:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:24::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:24::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:25::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/generated_files/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"73cdf722ae9efa8e1ae8f6dbd7d567e8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-11.19:18:25::SCWPlatform::updated the xpfm file.
TRACE::2021-03-11.19:18:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-11.19:18:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-11.19:18:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-11.19:18:25::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-11.19:18:25::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-11.19:18:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-11.19:18:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-11.19:18:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-11.19:18:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-12.21:51:49::SCWPlatform::Opened new HwDB with name top
TRACE::2021-03-12.21:51:49::SCWReader::Active system found as  pr_led
TRACE::2021-03-12.21:51:49::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-12.21:51:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-12.21:51:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-12.21:51:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-12.21:51:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:49::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:49::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:49::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:49::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-12.21:51:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-12.21:51:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-12.21:51:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:51:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:51:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-12.21:51:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-12.21:51:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-12.21:51:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-12.21:51:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-12.21:51:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:51:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWReader::No isolation master present  
TRACE::2021-03-12.21:51:50::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-12.21:51:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-12.21:51:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:51:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-12.21:51:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-12.21:51:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:51:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-12.21:51:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-12.21:51:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-12.21:51:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-12.21:51:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-12.21:51:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:51:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:51:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:51:50::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:51:50::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:51:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:51:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:51:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:51:50::SCWReader::No isolation master present  
TRACE::2021-03-12.21:52:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:02::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:52:02::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:02::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-12.21:52:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:07::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:52:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:52:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:52:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:07::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-12.21:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:52:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-12.21:52:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-12.21:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:52:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:07::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-12.21:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-12.21:52:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-12.21:52:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-12.21:52:07::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-12.21:52:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-12.21:52:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-12.21:52:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-12.21:52:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-12.21:52:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-12.21:52:12::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-03-12.21:52:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:12::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-12.21:52:12::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-12.21:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-12.21:52:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-12.21:52:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-12.21:52:12::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-12.21:52:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-12.21:52:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-12.21:52:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-12.21:52:12::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-12.21:52:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:12::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-12.21:52:12::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-12.21:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:52:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:12::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-12.21:52:12::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-12.21:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:52:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:12::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/generated_files/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"73cdf722ae9efa8e1ae8f6dbd7d567e8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-12.21:52:22::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-12.21:52:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-12.21:52:22::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-12.21:52:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-12.21:52:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-12.21:52:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-12.21:52:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-12.21:52:22::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-12.21:52:22::SCWSystem::Not a boot domain 
LOG::2021-03-12.21:52:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-12.21:52:22::SCWDomain::Generating domain artifcats
TRACE::2021-03-12.21:52:22::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-12.21:52:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-12.21:52:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-12.21:52:22::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-12.21:52:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:22::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-12.21:52:22::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-12.21:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:52:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:22::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-12.21:52:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:22::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-03-12.21:52:25::SCWMssOS::doing bsp build ... 
TRACE::2021-03-12.21:52:25::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-12.21:52:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-12.21:52:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-12.21:52:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-12.21:52:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-12.21:52:26::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-12.21:52:26::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-12.21:52:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-12.21:52:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-12.21:52:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-12.21:52:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-12.21:52:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-12.21:52:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-12.21:52:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-12.21:52:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-12.21:52:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-12.21:52:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-12.21:52:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-12.21:52:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-12.21:52:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-12.21:52:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-12.21:52:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-12.21:52:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-12.21:52:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-12.21:52:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-12.21:52:26::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-12.21:52:26::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-12.21:52:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-12.21:52:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-12.21:52:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-12.21:52:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-12.21:52:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-12.21:52:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-12.21:52:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-12.21:52:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-12.21:52:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-12.21:52:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-12.21:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-12.21:52:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-12.21:52:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-12.21:52:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-12.21:52:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-12.21:52:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-12.21:52:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-12.21:52:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-12.21:52:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:27::SCWMssOS::"Compiling axidma"

TRACE::2021-03-12.21:52:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-12.21:52:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-12.21:52:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-12.21:52:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:28::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-12.21:52:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-12.21:52:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-12.21:52:28::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-12.21:52:28::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:28::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-12.21:52:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-12.21:52:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-12.21:52:28::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-12.21:52:28::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:28::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-12.21:52:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-12.21:52:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:28::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-12.21:52:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-12.21:52:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-12.21:52:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-12.21:52:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:29::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-12.21:52:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-12.21:52:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-12.21:52:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-12.21:52:29::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:29::SCWMssOS::"Compiling emacps"

TRACE::2021-03-12.21:52:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-12.21:52:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:30::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-12.21:52:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-12.21:52:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-12.21:52:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-12.21:52:31::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-12.21:52:31::SCWMssOS::"Compiling gpio"

TRACE::2021-03-12.21:52:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-12.21:52:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-12.21:52:31::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-12.21:52:31::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-12.21:52:31::SCWMssOS::"Compiling prc"

TRACE::2021-03-12.21:52:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-12.21:52:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:32::SCWMssOS::"Compiling qspips"

TRACE::2021-03-12.21:52:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-12.21:52:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:33::SCWMssOS::"Compiling scugic"

TRACE::2021-03-12.21:52:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-12.21:52:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-12.21:52:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-12.21:52:33::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:33::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-12.21:52:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-12.21:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:34::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-12.21:52:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-12.21:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-12.21:52:34::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-12.21:52:34::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-12.21:52:34::SCWMssOS::"Compiling sdps"

TRACE::2021-03-12.21:52:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-12.21:52:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-12.21:52:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-12.21:52:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:35::SCWMssOS::"Compiling standalone"

TRACE::2021-03-12.21:52:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-12.21:52:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:38::SCWMssOS::"Compiling uartps"

TRACE::2021-03-12.21:52:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-12.21:52:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-12.21:52:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-12.21:52:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-12.21:52:39::SCWMssOS::"Compiling usbps"

TRACE::2021-03-12.21:52:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-12.21:52:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:40::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-12.21:52:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-12.21:52:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-12.21:52:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-12.21:52:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-12.21:52:40::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-12.21:52:41::SCWMssOS::'Finished building libraries'

TRACE::2021-03-12.21:52:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-12.21:52:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-12.21:52:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-12.21:52:41::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-12.21:52:41::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-12.21:52:41::SCWPlatform::Started preparing the platform 
TRACE::2021-03-12.21:52:41::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-12.21:52:41::SCWSystem::dir created 
TRACE::2021-03-12.21:52:41::SCWSystem::Writing the bif 
TRACE::2021-03-12.21:52:41::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-12.21:52:41::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-12.21:52:41::SCWPlatform::Completed generating the platform
TRACE::2021-03-12.21:52:41::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-12.21:52:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-12.21:52:41::SCWMssOS::Commit changes completed.
TRACE::2021-03-12.21:52:41::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-12.21:52:41::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-12.21:52:41::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-12.21:52:41::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-12.21:52:41::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-12.21:52:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-12.21:52:41::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:41::SCWMssOS::Commit changes completed.
TRACE::2021-03-12.21:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:41::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-12.21:52:41::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-12.21:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:52:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-12.21:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:41::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-12.21:52:41::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-12.21:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:52:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:41::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/generated_files/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cff6ca9410d7794fc88b23ef5b08daba",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilrsa:1.6", "xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6e504535ffa94cb8ec0f06ddd50b62a3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-12.21:52:41::SCWPlatform::updated the xpfm file.
TRACE::2021-03-12.21:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-12.21:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-12.21:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-12.21:52:41::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-12.21:52:41::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-12.21:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-12.21:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-12.21:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-12.21:52:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
