# Enable RAM
enable=1

# Test Case 1: Write 10101010 (0xAA) to address 0x000
addr_0=0
addr_1=0
addr_2=0
addr_3=0
addr_4=0
addr_5=0
addr_6=0
addr_7=0
addr_8=0
addr_9=0
in_0=0
in_1=1
in_2=0
in_3=1
in_4=0
in_5=1
in_6=0
in_7=1
write=1
S  # Simulate write
write=0  # Stop writing
S

# Test Case 2: Read from address 0x000
read=1
S
D  # Display output
read=0  # Stop reading
S

# Test Case 3: Write 11001100 (0xCC) to address 0x1FF
addr_0=1
addr_1=1
addr_2=1
addr_3=1
addr_4=1
addr_5=1
addr_6=1
addr_7=1
addr_8=1
addr_9=0
in_0=0
in_1=0
in_2=1
in_3=1
in_4=0
in_5=0
in_6=1
in_7=1
write=1
S  # Simulate write
write=0
S

# Test Case 4: Read from address 0x1FF
read=1
S
D  # Display output
read=0
S

# Test Case 5: Disable RAM (outputs should be undefined or high impedance)
enable=0
S
D
