// Seed: 278876126
module module_0 ();
  integer id_1;
  parameter id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd54
) (
    id_1,
    id_2[id_3 : 1],
    _id_3
);
  inout wire _id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 ();
  input wire id_1;
endmodule
module module_2 #(
    parameter id_1 = 32'd80,
    parameter id_2 = 32'd71,
    parameter id_3 = 32'd23
) (
    _id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  wire [id_3  #  (
      .  id_2(  1  ),
      .  id_3(  1  ),
      .  id_1(  1 'b0 ),
      .  id_3( "" ),
      .  id_3(  -1  ),
      .  id_2(  1 'h0 ?  1 : 1  +  1  ),
      .  id_3(  1  ),
      .  id_2(  1  ),
      .  id_1(  1  ),
      .  id_1( "" ),
      .  id_1(  1  )
) : id_1  >  (  id_2  )] id_4[-1 'h0 : -1];
  wire id_5, id_6, id_7, id_8[-1 : id_2];
  parameter id_9 = -1'b0;
  assign id_8 = id_7;
  assign id_3 = id_2;
endmodule
