

================================================================
== Vitis HLS Report for 'fir_Pipeline_sample_loop'
================================================================
* Date:           Tue Feb  4 17:38:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir3
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.573 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      103|      103|  0.515 us|  0.515 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      101|      101|         3|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [fir.cpp:16]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reg = alloca i32 1" [fir.cpp:9]   --->   Operation 7 'alloca' 'reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reg_1 = alloca i32 1" [fir.cpp:9]   --->   Operation 8 'alloca' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_2 = alloca i32 1" [fir.cpp:9]   --->   Operation 9 'alloca' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reg_3 = alloca i32 1" [fir.cpp:9]   --->   Operation 10 'alloca' 'reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_4 = alloca i32 1" [fir.cpp:9]   --->   Operation 11 'alloca' 'reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_5 = alloca i32 1" [fir.cpp:9]   --->   Operation 12 'alloca' 'reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_6 = alloca i32 1" [fir.cpp:9]   --->   Operation 13 'alloca' 'reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_7 = alloca i32 1" [fir.cpp:9]   --->   Operation 14 'alloca' 'reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_8 = alloca i32 1" [fir.cpp:9]   --->   Operation 15 'alloca' 'reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_reload"   --->   Operation 18 'read' 'reg_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_1_reload"   --->   Operation 19 'read' 'reg_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_2_reload"   --->   Operation 20 'read' 'reg_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_3_reload"   --->   Operation 21 'read' 'reg_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_4_reload"   --->   Operation 22 'read' 'reg_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_5_reload"   --->   Operation 23 'read' 'reg_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_6_reload"   --->   Operation 24 'read' 'reg_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_7_reload"   --->   Operation 25 'read' 'reg_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_8_reload"   --->   Operation 26 'read' 'reg_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_7_reload_read, i32 %reg_8" [fir.cpp:9]   --->   Operation 27 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_5_reload_read, i32 %reg_7" [fir.cpp:9]   --->   Operation 28 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_3_reload_read, i32 %reg_6" [fir.cpp:9]   --->   Operation 29 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_1_reload_read, i32 %reg_5" [fir.cpp:9]   --->   Operation 30 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_8_reload_read, i32 %reg_4" [fir.cpp:9]   --->   Operation 31 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_6_reload_read, i32 %reg_3" [fir.cpp:9]   --->   Operation 32 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_4_reload_read, i32 %reg_2" [fir.cpp:9]   --->   Operation 33 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_2_reload_read, i32 %reg_1" [fir.cpp:9]   --->   Operation 34 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_reload_read, i32 %reg" [fir.cpp:9]   --->   Operation 35 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln16 = store i7 0, i7 %n" [fir.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br void %shift_loop" [fir.cpp:16]   --->   Operation 37 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [fir.cpp:16]   --->   Operation 38 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln16 = icmp_eq  i7 %n_1, i7 100" [fir.cpp:16]   --->   Operation 39 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln16 = add i7 %n_1, i7 1" [fir.cpp:16]   --->   Operation 40 'add' 'add_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %shift_loop.split, void %for.end37.exitStub" [fir.cpp:16]   --->   Operation 41 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln16 = store i7 %add_ln16, i7 %n" [fir.cpp:16]   --->   Operation 42 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%reg_9 = load i32 %reg_5"   --->   Operation 43 'load' 'reg_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%reg_10 = load i32 %reg_6"   --->   Operation 44 'load' 'reg_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%reg_11 = load i32 %reg_7"   --->   Operation 45 'load' 'reg_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%reg_12 = load i32 %reg_8" [fir.cpp:25]   --->   Operation 46 'load' 'reg_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%reg_load = load i32 %reg" [fir.cpp:9]   --->   Operation 47 'load' 'reg_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%reg_1_load = load i32 %reg_1" [fir.cpp:9]   --->   Operation 48 'load' 'reg_1_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%reg_2_load = load i32 %reg_2" [fir.cpp:9]   --->   Operation 49 'load' 'reg_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%reg_3_load = load i32 %reg_3" [fir.cpp:9]   --->   Operation 50 'load' 'reg_3_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%reg_4_load = load i32 %reg_4" [fir.cpp:25]   --->   Operation 51 'load' 'reg_4_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %reg_1_load" [fir.cpp:16]   --->   Operation 52 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i32 %reg_3_load" [fir.cpp:16]   --->   Operation 53 'trunc' 'trunc_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.07ns)   --->   "%reg_13 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_r" [fir.cpp:21]   --->   Operation 54 'read' 'reg_13' <Predicate = (!icmp_ln16)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 55 [1/1] (1.01ns)   --->   "%sub_ln25 = sub i32 %reg_12, i32 %reg_4_load" [fir.cpp:25]   --->   Operation 55 'sub' 'sub_ln25' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i32 %reg_load, i32 2" [fir.cpp:25]   --->   Operation 56 'shl' 'shl_ln25' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = sub i32 %reg_2_load, i32 %reg_11" [fir.cpp:9]   --->   Operation 57 'sub' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp, i32 %reg_9" [fir.cpp:9]   --->   Operation 58 'add' 'tmp1' <Predicate = (!icmp_ln16)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%empty = shl i32 %tmp1, i32 2" [fir.cpp:9]   --->   Operation 59 'shl' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp2 = sub i32 %empty, i32 %tmp1" [fir.cpp:9]   --->   Operation 60 'sub' 'tmp2' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.01ns)   --->   "%tmp3 = add i32 %reg_13, i32 %reg_10" [fir.cpp:21]   --->   Operation 61 'add' 'tmp3' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%empty_10 = shl i32 %tmp3, i32 2" [fir.cpp:21]   --->   Operation 62 'shl' 'empty_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp4 = add i32 %empty_10, i32 %tmp3" [fir.cpp:21]   --->   Operation 63 'add' 'tmp4' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.00ns)   --->   "%tmp61 = sub i31 %trunc_ln16_1, i31 %trunc_ln16" [fir.cpp:16]   --->   Operation 64 'sub' 'tmp61' <Predicate = (!icmp_ln16)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp61, i1 0" [fir.cpp:16]   --->   Operation 65 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %sub_ln25, i32 %tmp7" [fir.cpp:25]   --->   Operation 66 'add' 'add_ln25' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_1 = add i32 %tmp2, i32 %tmp4" [fir.cpp:25]   --->   Operation 67 'add' 'add_ln25_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln25_1 = sub i32 %add_ln25_1, i32 %shl_ln25" [fir.cpp:25]   --->   Operation 68 'sub' 'sub_ln25_1' <Predicate = (!icmp_ln16)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y = add i32 %sub_ln25_1, i32 %add_ln25" [fir.cpp:25]   --->   Operation 69 'add' 'y' <Predicate = (!icmp_ln16)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_3_load, i32 %reg_8" [fir.cpp:9]   --->   Operation 70 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_2_load, i32 %reg_7" [fir.cpp:9]   --->   Operation 71 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_1_load, i32 %reg_6" [fir.cpp:9]   --->   Operation 72 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_load, i32 %reg_5" [fir.cpp:9]   --->   Operation 73 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_12, i32 %reg_4" [fir.cpp:9]   --->   Operation 74 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_11, i32 %reg_3" [fir.cpp:9]   --->   Operation 75 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_10, i32 %reg_2" [fir.cpp:9]   --->   Operation 76 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_9, i32 %reg_1" [fir.cpp:9]   --->   Operation 77 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_13, i32 %reg" [fir.cpp:9]   --->   Operation 78 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.49>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [fir.cpp:9]   --->   Operation 79 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [fir.cpp:9]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fir.cpp:16]   --->   Operation 81 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.49ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_r, i32 %y" [fir.cpp:29]   --->   Operation 82 'write' 'write_ln29' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln16 = br void %shift_loop" [fir.cpp:16]   --->   Operation 83 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 0100]
reg                   (alloca           ) [ 0110]
reg_1                 (alloca           ) [ 0110]
reg_2                 (alloca           ) [ 0110]
reg_3                 (alloca           ) [ 0110]
reg_4                 (alloca           ) [ 0110]
reg_5                 (alloca           ) [ 0110]
reg_6                 (alloca           ) [ 0110]
reg_7                 (alloca           ) [ 0110]
reg_8                 (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
reg_reload_read       (read             ) [ 0000]
reg_1_reload_read     (read             ) [ 0000]
reg_2_reload_read     (read             ) [ 0000]
reg_3_reload_read     (read             ) [ 0000]
reg_4_reload_read     (read             ) [ 0000]
reg_5_reload_read     (read             ) [ 0000]
reg_6_reload_read     (read             ) [ 0000]
reg_7_reload_read     (read             ) [ 0000]
reg_8_reload_read     (read             ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
n_1                   (load             ) [ 0000]
icmp_ln16             (icmp             ) [ 0110]
add_ln16              (add              ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
reg_9                 (load             ) [ 0000]
reg_10                (load             ) [ 0000]
reg_11                (load             ) [ 0000]
reg_12                (load             ) [ 0000]
reg_load              (load             ) [ 0000]
reg_1_load            (load             ) [ 0000]
reg_2_load            (load             ) [ 0000]
reg_3_load            (load             ) [ 0000]
reg_4_load            (load             ) [ 0000]
trunc_ln16            (trunc            ) [ 0000]
trunc_ln16_1          (trunc            ) [ 0000]
reg_13                (read             ) [ 0000]
sub_ln25              (sub              ) [ 0000]
shl_ln25              (shl              ) [ 0000]
tmp                   (sub              ) [ 0000]
tmp1                  (add              ) [ 0000]
empty                 (shl              ) [ 0000]
tmp2                  (sub              ) [ 0000]
tmp3                  (add              ) [ 0000]
empty_10              (shl              ) [ 0000]
tmp4                  (add              ) [ 0000]
tmp61                 (sub              ) [ 0000]
tmp7                  (bitconcatenate   ) [ 0000]
add_ln25              (add              ) [ 0000]
add_ln25_1            (add              ) [ 0000]
sub_ln25_1            (sub              ) [ 0000]
y                     (add              ) [ 0101]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
specpipeline_ln9      (specpipeline     ) [ 0000]
speclooptripcount_ln9 (speclooptripcount) [ 0000]
specloopname_ln16     (specloopname     ) [ 0000]
write_ln29            (write            ) [ 0000]
br_ln16               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_8_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_8_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_7_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_7_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_6_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_6_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_5_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_5_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_4_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_4_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_3_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_3_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_2_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_2_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_1_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_1_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="n_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="reg_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="reg_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="reg_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="reg_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="reg_4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="reg_5_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_5/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="reg_6_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_6/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="reg_7_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="reg_8_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_8/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reg_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="reg_1_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_1_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="reg_2_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_2_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reg_3_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_3_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="reg_4_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_4_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="reg_5_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_5_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="reg_6_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_6_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="reg_7_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_7_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="reg_8_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_8_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="reg_13_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_13/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln29_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln9_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln9_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln9_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln9_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln9_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln9_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln9_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln9_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln9_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln16_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="n_1_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln16_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln16_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln16_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="reg_9_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_9/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="reg_10_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_10/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="reg_11_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_11/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="reg_12_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_12/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="reg_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="reg_1_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_1_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="reg_2_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_2_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="reg_3_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_3_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="reg_4_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_4_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln16_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln16_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln25_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="shl_ln25_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="empty_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="empty_10_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp61_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="0" index="1" bw="31" slack="0"/>
<pin id="333" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp61/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp7_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="31" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln25_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln25_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sub_ln25_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_1/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="y_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln9_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln9_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln9_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln9_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln9_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln9_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln9_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln9_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln9_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="413" class="1005" name="n_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="420" class="1005" name="reg_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="reg_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_2 "/>
</bind>
</comp>

<comp id="441" class="1005" name="reg_3_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="reg_4_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_4 "/>
</bind>
</comp>

<comp id="455" class="1005" name="reg_5_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="reg_6_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_6 "/>
</bind>
</comp>

<comp id="469" class="1005" name="reg_7_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_7 "/>
</bind>
</comp>

<comp id="476" class="1005" name="reg_8_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_8 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln16_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="487" class="1005" name="y_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="146" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="134" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="122" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="110" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="152" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="140" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="128" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="116" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="104" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="271"><net_src comp="256" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="250" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="265" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="253" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="259" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="247" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="241" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="294" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="158" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="244" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="312" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="272" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="268" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="276" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="306" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="324" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="282" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="344" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="262" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="259" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="256" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="253" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="250" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="247" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="244" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="241" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="158" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="64" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="423"><net_src comp="68" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="430"><net_src comp="72" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="437"><net_src comp="76" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="444"><net_src comp="80" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="451"><net_src comp="84" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="458"><net_src comp="88" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="465"><net_src comp="92" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="472"><net_src comp="96" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="479"><net_src comp="100" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="486"><net_src comp="224" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="362" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
 - Input state : 
	Port: fir_Pipeline_sample_loop : reg_8_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_7_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_6_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_5_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_4_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_3_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_2_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_1_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_reload | {1 }
	Port: fir_Pipeline_sample_loop : in_r | {2 }
  - Chain level:
	State 1
		store_ln16 : 1
		n_1 : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		store_ln16 : 3
	State 2
		trunc_ln16 : 1
		trunc_ln16_1 : 1
		sub_ln25 : 1
		shl_ln25 : 1
		tmp : 1
		tmp1 : 2
		empty : 3
		tmp2 : 3
		empty_10 : 1
		tmp4 : 1
		tmp61 : 2
		tmp7 : 3
		add_ln25 : 4
		add_ln25_1 : 4
		sub_ln25_1 : 5
		y : 6
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln16_fu_230        |    0    |    14   |
|          |          tmp1_fu_294          |    0    |    32   |
|          |          tmp3_fu_312          |    0    |    39   |
|    add   |          tmp4_fu_324          |    0    |    39   |
|          |        add_ln25_fu_344        |    0    |    32   |
|          |       add_ln25_1_fu_350       |    0    |    32   |
|          |            y_fu_362           |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |        sub_ln25_fu_276        |    0    |    39   |
|          |           tmp_fu_288          |    0    |    32   |
|    sub   |          tmp2_fu_306          |    0    |    39   |
|          |          tmp61_fu_330         |    0    |    38   |
|          |       sub_ln25_1_fu_356       |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln16_fu_224       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |  reg_reload_read_read_fu_104  |    0    |    0    |
|          | reg_1_reload_read_read_fu_110 |    0    |    0    |
|          | reg_2_reload_read_read_fu_116 |    0    |    0    |
|          | reg_3_reload_read_read_fu_122 |    0    |    0    |
|   read   | reg_4_reload_read_read_fu_128 |    0    |    0    |
|          | reg_5_reload_read_read_fu_134 |    0    |    0    |
|          | reg_6_reload_read_read_fu_140 |    0    |    0    |
|          | reg_7_reload_read_read_fu_146 |    0    |    0    |
|          | reg_8_reload_read_read_fu_152 |    0    |    0    |
|          |       reg_13_read_fu_158      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln29_write_fu_164    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln16_fu_268       |    0    |    0    |
|          |      trunc_ln16_1_fu_272      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        shl_ln25_fu_282        |    0    |    0    |
|    shl   |          empty_fu_300         |    0    |    0    |
|          |        empty_10_fu_318        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp7_fu_336          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   414   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln16_reg_483|    1   |
|    n_reg_413    |    7   |
|  reg_1_reg_427  |   32   |
|  reg_2_reg_434  |   32   |
|  reg_3_reg_441  |   32   |
|  reg_4_reg_448  |   32   |
|  reg_5_reg_455  |   32   |
|  reg_6_reg_462  |   32   |
|  reg_7_reg_469  |   32   |
|  reg_8_reg_476  |   32   |
|   reg_reg_420   |   32   |
|    y_reg_487    |   32   |
+-----------------+--------+
|      Total      |   328  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   414  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   328  |    -   |
+-----------+--------+--------+
|   Total   |   328  |   414  |
+-----------+--------+--------+
