// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef __NPU_VDSP_ADDRESS_MAP_H__
#define __NPU_VDSP_ADDRESS_MAP_H__



#define NPU_VDSP_NPU_S_IPCM		0xD0007000
#define NPU_VDSP_NPU_NS_IPCM		0xD0006000
#define NPU_VDSP_NPU_UART		0xD0005000
#define NPU_VDSP_NPU_WDT1		0xD0004000
#define NPU_VDSP_NPU_WDT0		0xD0003000
#define NPU_VDSP_NPU_TIMER0		0xD0001000
#define NPU_VDSP_NPU_MISC		0xD0000000
#define NPU_VDSP_NPU_VDSP_ITCM		0xE9280000
#define NPU_VDSP_NPU_VDSP_DTCM		0xE9200000
#define NPU_VDSP_VDSP_SYSROM		0x50000000
#define NPU_VDSP_VDSP_SYSRAM		0x10000000

#define NPU_VDSP_NPU_S_IPCM_SIZE		0x00001000
#define NPU_VDSP_NPU_NS_IPCM_SIZE		0x00001000
#define NPU_VDSP_NPU_UART_SIZE		0x00001000
#define NPU_VDSP_NPU_WDT1_SIZE		0x00001000
#define NPU_VDSP_NPU_WDT0_SIZE		0x00001000
#define NPU_VDSP_NPU_TIMER0_SIZE		0x00001000
#define NPU_VDSP_NPU_MISC_SIZE		0x00001000
#define NPU_VDSP_NPU_VDSP_ITCM_SIZE		0x00010000
#define NPU_VDSP_NPU_VDSP_DTCM_SIZE		0x00080000
#define NPU_VDSP_VDSP_SYSROM_SIZE		0x01000000
#define NPU_VDSP_VDSP_SYSRAM_SIZE		0x40000000



#endif
