{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510269257899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510269257914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 15:14:17 2017 " "Processing started: Thu Nov 09 15:14:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510269257914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1510269257914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1510269257914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1510269258399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1510269258399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_flag.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_flag " "Found entity 1: zero_flag" {  } { { "zero_flag.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/zero_flag.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271737 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_flag_testbench " "Found entity 2: zero_flag_testbench" {  } { { "zero_flag.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/zero_flag.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcUnit " "Found entity 1: pcUnit" {  } { { "pcUnit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/pcUnit.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271737 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcUnit_testbench " "Found entity 2: pcUnit_testbench" {  } { { "pcUnit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/pcUnit.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_16x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16x1 " "Found entity 1: nor_16x1" {  } { { "nor_16x1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/nor_16x1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271737 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_16x1_testbench " "Found entity 2: nor_16x1_testbench" {  } { { "nor_16x1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/nor_16x1.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux128_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux128_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux128_64 " "Found entity 1: mux128_64" {  } { { "mux128_64.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux128_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux128_64_testbench " "Found entity 2: mux128_64_testbench" {  } { { "mux128_64.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux128_64.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux32_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux16_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux16_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10_5.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux10_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10_5 " "Found entity 1: mux10_5" {  } { { "mux10_5.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux10_5.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux10_5_testbench " "Found entity 2: mux10_5_testbench" {  } { { "mux10_5.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux10_5.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux8_1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux8_1.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux_4_1.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_1_testbench " "Found entity 2: mux_4_1_testbench" {  } { { "mux_4_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux_4_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_64bit " "Found entity 1: fullAdder_64bit" {  } { { "fullAdder_64bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/fullAdder_64bit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 adderstim " "Found entity 2: adderstim" {  } { { "fullAdder_64bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/fullAdder_64bit.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_1bit " "Found entity 1: fullAdder_1bit" {  } { { "fullAdder_1bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/fullAdder_1bit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_1bit_testbench " "Found entity 2: fullAdder_1bit_testbench" {  } { { "fullAdder_1bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/fullAdder_1bit.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5_32 " "Found entity 1: decode_5_32" {  } { { "decode_5_32.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/decode_5_32.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_5_32_testbench " "Found entity 2: decode_5_32_testbench" {  } { { "decode_5_32.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/decode_5_32.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3_8 " "Found entity 1: decode_3_8" {  } { { "decode_3_8.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/decode_3_8.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_3_8_testbench " "Found entity 2: decode_3_8_testbench" {  } { { "decode_3_8.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/decode_3_8.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2_4 " "Found entity 1: decode_2_4" {  } { { "decode_2_4.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/decode_2_4.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_2_4_testbench " "Found entity 2: decode_2_4_testbench" {  } { { "decode_2_4.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/decode_2_4.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_1_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1_2 " "Found entity 1: decode_1_2" {  } { { "decode_1_2.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/decode_1_2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_1_2_testbench " "Found entity 2: decode_1_2_testbench" {  } { { "decode_1_2.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/decode_1_2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<<<\";  expecting \";\" datamem.sv(57) " "Verilog HDL syntax error at datamem.sv(57) near text: \"<<<\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "datamem.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/datamem.sv" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"===\";  expecting \";\" datamem.sv(59) " "Verilog HDL syntax error at datamem.sv(59) near text: \"===\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "datamem.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/datamem.sv" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\">>>\";  expecting \";\" datamem.sv(61) " "Verilog HDL syntax error at datamem.sv(61) near text: \">>>\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "datamem.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/datamem.sv" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datamem datamem.sv(12) " "Ignored design unit \"datamem\" at datamem.sv(12) due to previous errors" {  } { { "datamem.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/datamem.sv" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datamem_testbench datamem.sv(74) " "Ignored design unit \"datamem_testbench\" at datamem.sv(74) due to previous errors" {  } { { "datamem.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/datamem.sv" 74 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 0 0 " "Found 0 design units, including 0 entities, in source file datamem.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_enable.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_enable " "Found entity 1: D_FF_enable" {  } { { "D_FF_enable.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/D_FF_enable.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_enable_testbench " "Found entity 2: D_FF_enable_testbench" {  } { { "D_FF_enable.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/D_FF_enable.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlLogic.sv(174) " "Verilog HDL warning at controlLogic.sv(174): extended using \"x\" or \"z\"" {  } { { "controlLogic.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/controlLogic.sv" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1510269271768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file controllogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlLogic " "Found entity 1: controlLogic" {  } { { "controlLogic.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/controlLogic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlLogic_testbench " "Found entity 2: controlLogic_testbench" {  } { { "controlLogic.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/controlLogic.sv" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/alustim.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_64bit " "Found entity 1: alu_64bit" {  } { { "alu_64bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/alu_64bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit " "Found entity 1: alu_1bit" {  } { { "alu_1bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/alu_1bit.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271784 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_1bit_testbench " "Found entity 2: alu_1bit_testbench" {  } { { "alu_1bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/alu_1bit.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1510269271784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux2_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271784 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/mux2_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 CPU_64bit.sv(83) " "Verilog HDL Expression warning at CPU_64bit.sv(83): truncated literal to match 1 bits" {  } { { "CPU_64bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/CPU_64bit.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1510269271784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_64bit " "Found entity 1: CPU_64bit" {  } { { "CPU_64bit.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/CPU_64bit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Emraj/Desktop/EE469/Lab3_New/regfile.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510269271784 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Emraj/Desktop/EE469/Lab3_New/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Emraj/Desktop/EE469/Lab3_New/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1510269271815 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510269271831 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 09 15:14:31 2017 " "Processing ended: Thu Nov 09 15:14:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510269271831 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510269271831 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510269271831 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1510269271831 ""}
