<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\stuff\dekstop\pcf8575\impl\gwsynthesis\pcf8575.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\stuff\dekstop\pcf8575\src\pcf8575.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 16 19:13:05 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>355</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>175</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>56</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27Mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_27Mhz_ibuf/I </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_27Mhz_ibuf/I</td>
<td>clk_27Mhz</td>
<td>your_instance_name/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_27Mhz_ibuf/I</td>
<td>clk_27Mhz</td>
<td>your_instance_name/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1250.000</td>
<td>0.800
<td>0.000</td>
<td>625.000</td>
<td>clk_27Mhz_ibuf/I</td>
<td>clk_27Mhz</td>
<td>your_instance_name/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clk_27Mhz_ibuf/I</td>
<td>clk_27Mhz</td>
<td>your_instance_name/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.800(MHz)</td>
<td>117.009(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_27Mhz!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27Mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27Mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>620.727</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/state_2_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>4.241</td>
</tr>
<tr>
<td>2</td>
<td>620.727</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/state_3_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>4.241</td>
</tr>
<tr>
<td>3</td>
<td>621.140</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/data_shift_count_1_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.828</td>
</tr>
<tr>
<td>4</td>
<td>621.140</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/data_shift_count_4_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.828</td>
</tr>
<tr>
<td>5</td>
<td>621.169</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/data_shift_count_0_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.800</td>
</tr>
<tr>
<td>6</td>
<td>621.263</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/sda_fsm_drive_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.705</td>
</tr>
<tr>
<td>7</td>
<td>621.277</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/scl_en_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.691</td>
</tr>
<tr>
<td>8</td>
<td>621.320</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/data_shift_count_2_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.648</td>
</tr>
<tr>
<td>9</td>
<td>621.320</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/data_shift_count_3_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.648</td>
</tr>
<tr>
<td>10</td>
<td>621.436</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/state_1_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.532</td>
</tr>
<tr>
<td>11</td>
<td>621.462</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/state_1_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.506</td>
</tr>
<tr>
<td>12</td>
<td>621.687</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/state_2_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.281</td>
</tr>
<tr>
<td>13</td>
<td>621.858</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/state_3_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>3.110</td>
</tr>
<tr>
<td>14</td>
<td>621.971</td>
<td>u_shift_1s/wdata_7_s0/Q</td>
<td>u_pcf8575/write_update_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>2.997</td>
</tr>
<tr>
<td>15</td>
<td>622.042</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/state_0_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>2.926</td>
</tr>
<tr>
<td>16</td>
<td>622.743</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/state_0_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>2.225</td>
</tr>
<tr>
<td>17</td>
<td>623.150</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_1_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.818</td>
</tr>
<tr>
<td>18</td>
<td>623.150</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_4_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.818</td>
</tr>
<tr>
<td>19</td>
<td>623.150</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_12_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.818</td>
</tr>
<tr>
<td>20</td>
<td>623.150</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_13_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.818</td>
</tr>
<tr>
<td>21</td>
<td>623.150</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_14_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.818</td>
</tr>
<tr>
<td>22</td>
<td>623.150</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_15_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.818</td>
</tr>
<tr>
<td>23</td>
<td>623.154</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_9_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.814</td>
</tr>
<tr>
<td>24</td>
<td>623.154</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_10_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.814</td>
</tr>
<tr>
<td>25</td>
<td>623.154</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/wdata_sub_reg_11_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>625.000</td>
<td>-0.003</td>
<td>1.814</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>u_shift_1s/cnt_3_s0/Q</td>
<td>u_shift_1s/cnt_3_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.427</td>
<td>u_shift_1s/cnt_0_s0/Q</td>
<td>u_shift_1s/cnt_0_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>3</td>
<td>0.427</td>
<td>u_shift_1s/cnt_2_s0/Q</td>
<td>u_shift_1s/cnt_2_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>4</td>
<td>0.427</td>
<td>u_shift_1s/cnt_5_s0/Q</td>
<td>u_shift_1s/cnt_5_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>u_shift_1s/cnt_11_s0/Q</td>
<td>u_shift_1s/cnt_11_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>u_shift_1s/cnt_15_s0/Q</td>
<td>u_shift_1s/cnt_15_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>u_shift_1s/cnt_17_s0/Q</td>
<td>u_shift_1s/cnt_17_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.428</td>
<td>u_shift_1s/cnt_8_s0/Q</td>
<td>u_shift_1s/cnt_8_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>9</td>
<td>0.428</td>
<td>u_shift_1s/cnt_10_s0/Q</td>
<td>u_shift_1s/cnt_10_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>10</td>
<td>0.428</td>
<td>u_shift_1s/cnt_12_s0/Q</td>
<td>u_shift_1s/cnt_12_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>11</td>
<td>0.429</td>
<td>u_pcf8575/data_shift_count_2_s1/Q</td>
<td>u_pcf8575/data_shift_count_2_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>12</td>
<td>0.430</td>
<td>u_pcf8575/scl_drive_s0/Q</td>
<td>u_pcf8575/scl_drive_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>13</td>
<td>0.432</td>
<td>u_pcf8575/data_shift_count_1_s1/Q</td>
<td>u_pcf8575/data_shift_count_1_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>14</td>
<td>0.433</td>
<td>u_pcf8575/state_3_s1/Q</td>
<td>u_pcf8575/state_3_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
<tr>
<td>15</td>
<td>0.483</td>
<td>u_shift_1s/cnt_19_s0/Q</td>
<td>u_shift_1s/cnt_19_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>16</td>
<td>0.485</td>
<td>u_shift_1s/cnt_4_s0/Q</td>
<td>u_shift_1s/cnt_4_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>17</td>
<td>0.539</td>
<td>u_shift_1s/cnt_16_s0/Q</td>
<td>u_shift_1s/cnt_16_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>18</td>
<td>0.542</td>
<td>u_shift_1s/wdata_1_s0/Q</td>
<td>u_shift_1s/wdata_2_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>19</td>
<td>0.546</td>
<td>u_shift_1s/wdata_2_s0/Q</td>
<td>u_shift_1s/wdata_3_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>20</td>
<td>0.546</td>
<td>u_shift_1s/wdata_4_s0/Q</td>
<td>u_shift_1s/wdata_5_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>21</td>
<td>0.546</td>
<td>u_shift_1s/wdata_14_s0/Q</td>
<td>u_shift_1s/wdata_15_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>22</td>
<td>0.547</td>
<td>u_shift_1s/wdata_6_s0/Q</td>
<td>u_shift_1s/wdata_7_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>23</td>
<td>0.547</td>
<td>u_shift_1s/wdata_8_s0/Q</td>
<td>u_shift_1s/wdata_9_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>24</td>
<td>0.550</td>
<td>u_shift_1s/wdata_15_s0/Q</td>
<td>u_shift_1s/wdata_0_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>25</td>
<td>0.550</td>
<td>u_shift_1s/wdata_3_s0/Q</td>
<td>u_shift_1s/wdata_4_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_shift_1s/cnt_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_shift_1s/cnt_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_shift_1s/cnt_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_shift_1s/cnt_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_shift_1s/wdata_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_pcf8575/data_shift_count_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_pcf8575/data_shift_count_1_s1</td>
</tr>
<tr>
<td>8</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_shift_1s/wdata_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_pcf8575/data_shift_count_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>623.237</td>
<td>624.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_pcf8575/data_shift_count_3_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>620.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>9.371</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_pcf8575/n418_s41/I3</td>
</tr>
<tr>
<td>9.920</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n418_s41/F</td>
</tr>
<tr>
<td>9.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td>u_pcf8575/n418_s37/I3</td>
</tr>
<tr>
<td>10.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n418_s37/F</td>
</tr>
<tr>
<td>10.691</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_pcf8575/n419_s30/I0</td>
</tr>
<tr>
<td>11.153</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n419_s30/F</td>
</tr>
<tr>
<td>11.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_pcf8575/state_2_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_pcf8575/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 49.113%; route: 1.926, 45.417%; tC2Q: 0.232, 5.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>620.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>9.371</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_pcf8575/n418_s41/I3</td>
</tr>
<tr>
<td>9.920</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n418_s41/F</td>
</tr>
<tr>
<td>9.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td>u_pcf8575/n418_s37/I3</td>
</tr>
<tr>
<td>10.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n418_s37/F</td>
</tr>
<tr>
<td>10.691</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/n418_s45/I0</td>
</tr>
<tr>
<td>11.153</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n418_s45/F</td>
</tr>
<tr>
<td>11.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/state_3_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 49.113%; route: 1.926, 45.417%; tC2Q: 0.232, 5.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/data_shift_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.934</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_pcf8575/data_shift_count_4_s6/I0</td>
</tr>
<tr>
<td>9.504</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s6/F</td>
</tr>
<tr>
<td>9.649</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>u_pcf8575/data_shift_count_4_s4/I1</td>
</tr>
<tr>
<td>10.198</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>u_pcf8575/data_shift_count_1_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>u_pcf8575/data_shift_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 43.732%; route: 1.922, 50.207%; tC2Q: 0.232, 6.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/data_shift_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.934</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_pcf8575/data_shift_count_4_s6/I0</td>
</tr>
<tr>
<td>9.504</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s6/F</td>
</tr>
<tr>
<td>9.649</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>u_pcf8575/data_shift_count_4_s4/I1</td>
</tr>
<tr>
<td>10.198</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>u_pcf8575/data_shift_count_4_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>u_pcf8575/data_shift_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 43.732%; route: 1.922, 50.207%; tC2Q: 0.232, 6.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/data_shift_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.934</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_pcf8575/data_shift_count_4_s6/I0</td>
</tr>
<tr>
<td>9.504</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s6/F</td>
</tr>
<tr>
<td>9.649</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>u_pcf8575/data_shift_count_4_s4/I1</td>
</tr>
<tr>
<td>10.198</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s4/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_pcf8575/data_shift_count_0_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_pcf8575/data_shift_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 44.057%; route: 1.894, 49.837%; tC2Q: 0.232, 6.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/sda_fsm_drive_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.582</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>u_pcf8575/n461_s7/I1</td>
</tr>
<tr>
<td>8.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s7/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>u_pcf8575/n418_s42/I3</td>
</tr>
<tr>
<td>8.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n418_s42/F</td>
</tr>
<tr>
<td>9.187</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>u_pcf8575/scl_en_s5/I3</td>
</tr>
<tr>
<td>9.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/scl_en_s5/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>u_pcf8575/sda_fsm_drive_s5/I2</td>
</tr>
<tr>
<td>9.894</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/sda_fsm_drive_s5/F</td>
</tr>
<tr>
<td>10.617</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/sda_fsm_drive_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>u_pcf8575/sda_fsm_drive_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>u_pcf8575/sda_fsm_drive_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.721, 46.451%; route: 1.752, 47.288%; tC2Q: 0.232, 6.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/scl_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>9.068</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][B]</td>
<td>u_pcf8575/scl_en_s4/I1</td>
</tr>
<tr>
<td>9.623</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/scl_en_s4/F</td>
</tr>
<tr>
<td>9.870</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>u_pcf8575/scl_en_s7/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/scl_en_s7/F</td>
</tr>
<tr>
<td>10.604</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_pcf8575/scl_en_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_pcf8575/scl_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 44.942%; route: 1.800, 48.773%; tC2Q: 0.232, 6.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/data_shift_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.934</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_pcf8575/data_shift_count_4_s6/I0</td>
</tr>
<tr>
<td>9.504</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s6/F</td>
</tr>
<tr>
<td>9.649</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>u_pcf8575/data_shift_count_4_s4/I1</td>
</tr>
<tr>
<td>10.198</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s4/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>u_pcf8575/data_shift_count_2_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>u_pcf8575/data_shift_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 45.890%; route: 1.742, 47.750%; tC2Q: 0.232, 6.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/data_shift_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.934</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_pcf8575/data_shift_count_4_s6/I0</td>
</tr>
<tr>
<td>9.504</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s6/F</td>
</tr>
<tr>
<td>9.649</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>u_pcf8575/data_shift_count_4_s4/I1</td>
</tr>
<tr>
<td>10.198</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/data_shift_count_4_s4/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_pcf8575/data_shift_count_3_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_pcf8575/data_shift_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 45.890%; route: 1.742, 47.750%; tC2Q: 0.232, 6.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.582</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>u_pcf8575/n461_s7/I1</td>
</tr>
<tr>
<td>8.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s7/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>u_pcf8575/n418_s42/I3</td>
</tr>
<tr>
<td>8.790</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n418_s42/F</td>
</tr>
<tr>
<td>8.965</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>u_pcf8575/n420_s33/I0</td>
</tr>
<tr>
<td>9.482</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n420_s33/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_pcf8575/n420_s30/I2</td>
</tr>
<tr>
<td>10.445</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n420_s30/F</td>
</tr>
<tr>
<td>10.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_pcf8575/state_1_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_pcf8575/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.098, 59.394%; route: 1.202, 34.038%; tC2Q: 0.232, 6.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>u_pcf8575/state_2_s5/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/state_2_s5/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td>u_pcf8575/state_1_s4/I3</td>
</tr>
<tr>
<td>9.694</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/state_1_s4/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_pcf8575/state_1_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_pcf8575/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 44.412%; route: 1.717, 48.970%; tC2Q: 0.232, 6.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>u_pcf8575/state_2_s5/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/state_2_s5/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_pcf8575/state_2_s3/I1</td>
</tr>
<tr>
<td>9.694</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/state_2_s3/F</td>
</tr>
<tr>
<td>10.194</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_pcf8575/state_2_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>u_pcf8575/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 47.450%; route: 1.492, 45.479%; tC2Q: 0.232, 7.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>u_pcf8575/state_2_s5/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/state_2_s5/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>u_pcf8575/state_3_s5/I1</td>
</tr>
<tr>
<td>9.694</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/state_3_s5/F</td>
</tr>
<tr>
<td>10.022</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/state_3_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 50.062%; route: 1.321, 42.479%; tC2Q: 0.232, 7.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>621.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/write_update_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>u_shift_1s/wdata_7_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_7_s0/Q</td>
</tr>
<tr>
<td>7.806</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][B]</td>
<td>u_pcf8575/n25_s0/I1</td>
</tr>
<tr>
<td>8.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n25_s0/COUT</td>
</tr>
<tr>
<td>8.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td>u_pcf8575/n26_s0/CIN</td>
</tr>
<tr>
<td>8.411</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n26_s0/COUT</td>
</tr>
<tr>
<td>8.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[1][B]</td>
<td>u_pcf8575/n27_s0/CIN</td>
</tr>
<tr>
<td>8.446</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n27_s0/COUT</td>
</tr>
<tr>
<td>8.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[2][A]</td>
<td>u_pcf8575/n28_s0/CIN</td>
</tr>
<tr>
<td>8.481</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n28_s0/COUT</td>
</tr>
<tr>
<td>8.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[2][B]</td>
<td>u_pcf8575/n29_s0/CIN</td>
</tr>
<tr>
<td>8.516</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n29_s0/COUT</td>
</tr>
<tr>
<td>8.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td>u_pcf8575/n30_s0/CIN</td>
</tr>
<tr>
<td>8.552</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n30_s0/COUT</td>
</tr>
<tr>
<td>8.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][B]</td>
<td>u_pcf8575/n31_s0/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n31_s0/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[1][A]</td>
<td>u_pcf8575/n32_s0/CIN</td>
</tr>
<tr>
<td>8.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n32_s0/COUT</td>
</tr>
<tr>
<td>9.339</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>u_pcf8575/n423_s24/I2</td>
</tr>
<tr>
<td>9.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n423_s24/F</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/write_update_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>u_pcf8575/write_update_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>u_pcf8575/write_update_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.386, 46.262%; route: 1.378, 45.997%; tC2Q: 0.232, 7.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>622.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>u_pcf8575/state_2_s5/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/state_2_s5/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>u_pcf8575/state_0_s5/I2</td>
</tr>
<tr>
<td>9.694</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/state_0_s5/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>u_pcf8575/state_0_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>u_pcf8575/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 53.204%; route: 1.137, 38.869%; tC2Q: 0.232, 7.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>622.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_pcf8575/n421_s38/I0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s38/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>u_pcf8575/n421_s36/I2</td>
</tr>
<tr>
<td>9.137</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n421_s36/F</td>
</tr>
<tr>
<td>9.137</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>u_pcf8575/state_0_s1/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>u_pcf8575/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 45.713%; route: 0.976, 43.858%; tC2Q: 0.232, 10.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.730</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>u_pcf8575/wdata_sub_reg_1_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>u_pcf8575/wdata_sub_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.990%; route: 1.259, 69.247%; tC2Q: 0.232, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.730</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>u_pcf8575/wdata_sub_reg_4_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>u_pcf8575/wdata_sub_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.990%; route: 1.259, 69.247%; tC2Q: 0.232, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.730</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>u_pcf8575/wdata_sub_reg_12_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>u_pcf8575/wdata_sub_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.990%; route: 1.259, 69.247%; tC2Q: 0.232, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.730</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>u_pcf8575/wdata_sub_reg_13_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>u_pcf8575/wdata_sub_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.990%; route: 1.259, 69.247%; tC2Q: 0.232, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.730</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>u_pcf8575/wdata_sub_reg_14_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>u_pcf8575/wdata_sub_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.990%; route: 1.259, 69.247%; tC2Q: 0.232, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.730</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>u_pcf8575/wdata_sub_reg_15_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>u_pcf8575/wdata_sub_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.990%; route: 1.259, 69.247%; tC2Q: 0.232, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.726</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>u_pcf8575/wdata_sub_reg_9_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>u_pcf8575/wdata_sub_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 18.026%; route: 1.255, 69.185%; tC2Q: 0.232, 12.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.726</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>u_pcf8575/wdata_sub_reg_10_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>u_pcf8575/wdata_sub_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 18.026%; route: 1.255, 69.185%; tC2Q: 0.232, 12.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>623.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/wdata_sub_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.912</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>7.144</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>u_pcf8575/n461_s8/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">u_pcf8575/n461_s8/F</td>
</tr>
<tr>
<td>8.726</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/wdata_sub_reg_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>u_pcf8575/wdata_sub_reg_11_s0/CLK</td>
</tr>
<tr>
<td>631.880</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>u_pcf8575/wdata_sub_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>625.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 18.026%; route: 1.255, 69.185%; tC2Q: 0.232, 12.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>u_shift_1s/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_3_s0/Q</td>
</tr>
<tr>
<td>6.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>u_shift_1s/n54_s2/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n54_s2/F</td>
</tr>
<tr>
<td>6.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>u_shift_1s/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>u_shift_1s/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>u_shift_1s/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>u_shift_1s/n57_s4/I0</td>
</tr>
<tr>
<td>6.590</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n57_s4/F</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>u_shift_1s/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>u_shift_1s/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>u_shift_1s/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_2_s0/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>u_shift_1s/n55_s2/I2</td>
</tr>
<tr>
<td>6.590</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n55_s2/F</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>u_shift_1s/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>u_shift_1s/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_shift_1s/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_5_s0/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_shift_1s/n52_s2/I2</td>
</tr>
<tr>
<td>6.590</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n52_s2/F</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_shift_1s/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_shift_1s/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>u_shift_1s/cnt_11_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_11_s0/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>u_shift_1s/n46_s2/I3</td>
</tr>
<tr>
<td>6.590</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n46_s2/F</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>u_shift_1s/cnt_11_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>u_shift_1s/cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>u_shift_1s/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_15_s0/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>u_shift_1s/n42_s2/I1</td>
</tr>
<tr>
<td>6.590</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n42_s2/F</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>u_shift_1s/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>u_shift_1s/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>u_shift_1s/cnt_17_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_17_s0/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>u_shift_1s/n40_s2/I2</td>
</tr>
<tr>
<td>6.590</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n40_s2/F</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>u_shift_1s/cnt_17_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>u_shift_1s/cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_shift_1s/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_8_s0/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_shift_1s/n49_s2/I1</td>
</tr>
<tr>
<td>6.591</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n49_s2/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_shift_1s/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_shift_1s/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>u_shift_1s/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_10_s0/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>u_shift_1s/n47_s4/I3</td>
</tr>
<tr>
<td>6.591</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n47_s4/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>u_shift_1s/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>u_shift_1s/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>u_shift_1s/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_12_s0/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>u_shift_1s/n45_s2/I2</td>
</tr>
<tr>
<td>6.591</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n45_s2/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>u_shift_1s/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>u_shift_1s/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>631.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/data_shift_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/data_shift_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.154</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>u_pcf8575/data_shift_count_2_s1/CLK</td>
</tr>
<tr>
<td>631.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_2_s1/Q</td>
</tr>
<tr>
<td>631.362</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>u_pcf8575/n442_s28/I2</td>
</tr>
<tr>
<td>631.594</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n442_s28/F</td>
</tr>
<tr>
<td>631.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.154</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>u_pcf8575/data_shift_count_2_s1/CLK</td>
</tr>
<tr>
<td>631.165</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>u_pcf8575/data_shift_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/Q</td>
</tr>
<tr>
<td>6.361</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/n10_s2/I0</td>
</tr>
<tr>
<td>6.593</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n10_s2/F</td>
</tr>
<tr>
<td>6.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/scl_drive_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_pcf8575/scl_drive_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>631.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/data_shift_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/data_shift_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.154</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>u_pcf8575/data_shift_count_1_s1/CLK</td>
</tr>
<tr>
<td>631.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>18</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_1_s1/Q</td>
</tr>
<tr>
<td>631.365</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>u_pcf8575/n443_s29/I3</td>
</tr>
<tr>
<td>631.597</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n443_s29/F</td>
</tr>
<tr>
<td>631.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">u_pcf8575/data_shift_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.154</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>u_pcf8575/data_shift_count_1_s1/CLK</td>
</tr>
<tr>
<td>631.165</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>u_pcf8575/data_shift_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>631.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pcf8575/state_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pcf8575/state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.154</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/state_3_s1/CLK</td>
</tr>
<tr>
<td>631.356</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_3_s1/Q</td>
</tr>
<tr>
<td>631.366</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/n418_s45/I1</td>
</tr>
<tr>
<td>631.598</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">u_pcf8575/n418_s45/F</td>
</tr>
<tr>
<td>631.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">u_pcf8575/state_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>625.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.154</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/state_3_s1/CLK</td>
</tr>
<tr>
<td>631.165</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_pcf8575/state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.278%; route: 0.010, 2.203%; tC2Q: 0.202, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>u_shift_1s/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_19_s0/Q</td>
</tr>
<tr>
<td>6.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>u_shift_1s/n38_s2/I2</td>
</tr>
<tr>
<td>6.647</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n38_s2/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>u_shift_1s/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>u_shift_1s/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>u_shift_1s/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C24[2][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_4_s0/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>u_shift_1s/n53_s2/I1</td>
</tr>
<tr>
<td>6.648</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">u_shift_1s/n53_s2/F</td>
</tr>
<tr>
<td>6.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>u_shift_1s/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>u_shift_1s/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td>u_shift_1s/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C24[2][B]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_16_s0/Q</td>
</tr>
<tr>
<td>6.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td>u_shift_1s/n41_s2/I2</td>
</tr>
<tr>
<td>6.702</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">u_shift_1s/n41_s2/F</td>
</tr>
<tr>
<td>6.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" font-weight:bold;">u_shift_1s/cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td>u_shift_1s/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[2][B]</td>
<td>u_shift_1s/cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/wdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>u_shift_1s/wdata_1_s0/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C25[2][B]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_1_s0/Q</td>
</tr>
<tr>
<td>6.705</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>u_shift_1s/wdata_2_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>u_shift_1s/wdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/wdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>u_shift_1s/wdata_2_s0/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_2_s0/Q</td>
</tr>
<tr>
<td>6.709</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>u_shift_1s/wdata_3_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>u_shift_1s/wdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 63.883%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/wdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>u_shift_1s/wdata_4_s0/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_4_s0/Q</td>
</tr>
<tr>
<td>6.709</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>u_shift_1s/wdata_5_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>u_shift_1s/wdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 63.883%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/wdata_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>u_shift_1s/wdata_14_s0/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C25[0][B]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_14_s0/Q</td>
</tr>
<tr>
<td>6.709</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>u_shift_1s/wdata_15_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>u_shift_1s/wdata_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 63.883%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/wdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>u_shift_1s/wdata_6_s0/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][B]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_6_s0/Q</td>
</tr>
<tr>
<td>6.710</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>u_shift_1s/wdata_7_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>u_shift_1s/wdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/wdata_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>u_shift_1s/wdata_8_s0/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_8_s0/Q</td>
</tr>
<tr>
<td>6.710</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>u_shift_1s/wdata_9_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>u_shift_1s/wdata_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/wdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>u_shift_1s/wdata_15_s0/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_15_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>u_shift_1s/wdata_0_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>u_shift_1s/wdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_shift_1s/wdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_shift_1s/wdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>u_shift_1s/wdata_3_s0/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C25[1][B]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_3_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">u_shift_1s/wdata_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>u_shift_1s/wdata_4_s0/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>u_shift_1s/wdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_shift_1s/cnt_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_shift_1s/cnt_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_shift_1s/cnt_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_shift_1s/cnt_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_shift_1s/cnt_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_shift_1s/cnt_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_shift_1s/cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_shift_1s/cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_shift_1s/cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_shift_1s/cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_shift_1s/cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_shift_1s/cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_shift_1s/wdata_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_shift_1s/wdata_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_shift_1s/wdata_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pcf8575/data_shift_count_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_pcf8575/data_shift_count_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_pcf8575/data_shift_count_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pcf8575/data_shift_count_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_pcf8575/data_shift_count_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_pcf8575/data_shift_count_1_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_shift_1s/wdata_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_shift_1s/wdata_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_shift_1s/wdata_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pcf8575/data_shift_count_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_pcf8575/data_shift_count_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_pcf8575/data_shift_count_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>623.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>624.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pcf8575/data_shift_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>625.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>629.641</td>
<td>4.641</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>631.915</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_pcf8575/data_shift_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1254.641</td>
<td>4.641</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1256.152</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_pcf8575/data_shift_count_3_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>65</td>
<td>clk_800Khz</td>
<td>620.727</td>
<td>2.274</td>
</tr>
<tr>
<td>27</td>
<td>data_shift_count[0]</td>
<td>1243.589</td>
<td>0.719</td>
</tr>
<tr>
<td>25</td>
<td>state[0]</td>
<td>1246.030</td>
<td>0.468</td>
</tr>
<tr>
<td>25</td>
<td>state[1]</td>
<td>1246.158</td>
<td>0.719</td>
</tr>
<tr>
<td>23</td>
<td>state[3]</td>
<td>1246.485</td>
<td>0.468</td>
</tr>
<tr>
<td>22</td>
<td>n16_5</td>
<td>1246.428</td>
<td>0.687</td>
</tr>
<tr>
<td>18</td>
<td>data_shift_count[1]</td>
<td>1243.917</td>
<td>0.508</td>
</tr>
<tr>
<td>16</td>
<td>state[2]</td>
<td>1246.597</td>
<td>0.671</td>
</tr>
<tr>
<td>16</td>
<td>n461_13</td>
<td>623.150</td>
<td>0.676</td>
</tr>
<tr>
<td>14</td>
<td>data_shift_count[3]</td>
<td>1245.109</td>
<td>0.446</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R23C26</td>
<td>75.00%</td>
</tr>
<tr>
<td>R23C25</td>
<td>70.83%</td>
</tr>
<tr>
<td>R25C31</td>
<td>70.83%</td>
</tr>
<tr>
<td>R23C27</td>
<td>69.44%</td>
</tr>
<tr>
<td>R24C27</td>
<td>66.67%</td>
</tr>
<tr>
<td>R24C31</td>
<td>55.56%</td>
</tr>
<tr>
<td>R22C23</td>
<td>54.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
