{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 16:00:16 2011 " "Info: Processing started: Thu Apr 07 16:00:16 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_32 -c ripple_32 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_32 -c ripple_32 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "y\[1\] s\[31\] 30.905 ns Longest " "Info: Longest tpd from source pin \"y\[1\]\" to destination pin \"s\[31\]\" is 30.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns y\[1\] 1 PIN PIN_T18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T18; Fanout = 3; PIN Node = 'y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "ripple_32.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/Lab4/Q01g/ripple_32.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.216 ns) + CELL(0.544 ns) 7.614 ns ripple_carry_4:ripple32\|full_adder:\\adders:2:fulladders\|C_OUT~2 2 COMB LCCOMB_X1_Y3_N6 2 " "Info: 2: + IC(6.216 ns) + CELL(0.544 ns) = 7.614 ns; Loc. = LCCOMB_X1_Y3_N6; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:2:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.760 ns" { y[1] ripple_carry_4:ripple32|full_adder:\adders:2:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.545 ns) 8.485 ns ripple_carry_4:ripple32\|full_adder:\\adders:3:fulladders\|C_OUT~0 3 COMB LCCOMB_X1_Y3_N26 3 " "Info: 3: + IC(0.326 ns) + CELL(0.545 ns) = 8.485 ns; Loc. = LCCOMB_X1_Y3_N26; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:3:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { ripple_carry_4:ripple32|full_adder:\adders:2:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:3:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.521 ns) 9.319 ns ripple_carry_4:ripple32\|full_adder:\\adders:5:fulladders\|C_OUT~0 4 COMB LCCOMB_X1_Y3_N18 1 " "Info: 4: + IC(0.313 ns) + CELL(0.521 ns) = 9.319 ns; Loc. = LCCOMB_X1_Y3_N18; Fanout = 1; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:5:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { ripple_carry_4:ripple32|full_adder:\adders:3:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:5:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 10.141 ns ripple_carry_4:ripple32\|full_adder:\\adders:5:fulladders\|C_OUT~1 5 COMB LCCOMB_X1_Y3_N12 2 " "Info: 5: + IC(0.301 ns) + CELL(0.521 ns) = 10.141 ns; Loc. = LCCOMB_X1_Y3_N12; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:5:fulladders\|C_OUT~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { ripple_carry_4:ripple32|full_adder:\adders:5:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:5:fulladders|C_OUT~1 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.178 ns) 11.533 ns ripple_carry_4:ripple32\|full_adder:\\adders:6:fulladders\|C_OUT~0 6 COMB LCCOMB_X1_Y8_N8 2 " "Info: 6: + IC(1.214 ns) + CELL(0.178 ns) = 11.533 ns; Loc. = LCCOMB_X1_Y8_N8; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:6:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { ripple_carry_4:ripple32|full_adder:\adders:5:fulladders|C_OUT~1 ripple_carry_4:ripple32|full_adder:\adders:6:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 12.351 ns ripple_carry_4:ripple32\|full_adder:\\adders:7:fulladders\|C_OUT~0 7 COMB LCCOMB_X1_Y8_N12 2 " "Info: 7: + IC(0.297 ns) + CELL(0.521 ns) = 12.351 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:7:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { ripple_carry_4:ripple32|full_adder:\adders:6:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:7:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 12.822 ns ripple_carry_4:ripple32\|full_adder:\\adders:8:fulladders\|C_OUT~0 8 COMB LCCOMB_X1_Y8_N0 3 " "Info: 8: + IC(0.293 ns) + CELL(0.178 ns) = 12.822 ns; Loc. = LCCOMB_X1_Y8_N0; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:8:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { ripple_carry_4:ripple32|full_adder:\adders:7:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:8:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.513 ns) 14.237 ns ripple_carry_4:ripple32\|full_adder:\\adders:10:fulladders\|C_OUT~2 9 COMB LCCOMB_X1_Y12_N14 2 " "Info: 9: + IC(0.902 ns) + CELL(0.513 ns) = 14.237 ns; Loc. = LCCOMB_X1_Y12_N14; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:10:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { ripple_carry_4:ripple32|full_adder:\adders:8:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:10:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 14.861 ns ripple_carry_4:ripple32\|full_adder:\\adders:11:fulladders\|C_OUT~0 10 COMB LCCOMB_X1_Y12_N18 2 " "Info: 10: + IC(0.302 ns) + CELL(0.322 ns) = 14.861 ns; Loc. = LCCOMB_X1_Y12_N18; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:11:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { ripple_carry_4:ripple32|full_adder:\adders:10:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:11:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 15.333 ns ripple_carry_4:ripple32\|full_adder:\\adders:12:fulladders\|C_OUT~0 11 COMB LCCOMB_X1_Y12_N30 3 " "Info: 11: + IC(0.294 ns) + CELL(0.178 ns) = 15.333 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:12:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { ripple_carry_4:ripple32|full_adder:\adders:11:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:12:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 15.825 ns ripple_carry_4:ripple32\|full_adder:\\adders:14:fulladders\|C_OUT~2 12 COMB LCCOMB_X1_Y12_N10 2 " "Info: 12: + IC(0.314 ns) + CELL(0.178 ns) = 15.825 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:14:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { ripple_carry_4:ripple32|full_adder:\adders:12:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:14:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 16.307 ns ripple_carry_4:ripple32\|full_adder:\\adders:15:fulladders\|C_OUT~0 13 COMB LCCOMB_X1_Y12_N22 3 " "Info: 13: + IC(0.304 ns) + CELL(0.178 ns) = 16.307 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:15:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { ripple_carry_4:ripple32|full_adder:\adders:14:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:15:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.178 ns) 17.734 ns ripple_carry_4:ripple32\|full_adder:\\adders:17:fulladders\|C_OUT~2 14 COMB LCCOMB_X1_Y4_N10 2 " "Info: 14: + IC(1.249 ns) + CELL(0.178 ns) = 17.734 ns; Loc. = LCCOMB_X1_Y4_N10; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:17:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { ripple_carry_4:ripple32|full_adder:\adders:15:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:17:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 18.216 ns ripple_carry_4:ripple32\|full_adder:\\adders:18:fulladders\|C_OUT~0 15 COMB LCCOMB_X1_Y4_N22 3 " "Info: 15: + IC(0.304 ns) + CELL(0.178 ns) = 18.216 ns; Loc. = LCCOMB_X1_Y4_N22; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:18:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { ripple_carry_4:ripple32|full_adder:\adders:17:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:18:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 18.711 ns ripple_carry_4:ripple32\|full_adder:\\adders:20:fulladders\|C_OUT~2 16 COMB LCCOMB_X1_Y4_N2 2 " "Info: 16: + IC(0.317 ns) + CELL(0.178 ns) = 18.711 ns; Loc. = LCCOMB_X1_Y4_N2; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:20:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { ripple_carry_4:ripple32|full_adder:\adders:18:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:20:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 19.201 ns ripple_carry_4:ripple32\|full_adder:\\adders:21:fulladders\|C_OUT~0 17 COMB LCCOMB_X1_Y4_N14 3 " "Info: 17: + IC(0.312 ns) + CELL(0.178 ns) = 19.201 ns; Loc. = LCCOMB_X1_Y4_N14; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:21:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { ripple_carry_4:ripple32|full_adder:\adders:20:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:21:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.322 ns) 21.764 ns ripple_carry_4:ripple32\|full_adder:\\adders:23:fulladders\|C_OUT~2 18 COMB LCCOMB_X1_Y24_N2 2 " "Info: 18: + IC(2.241 ns) + CELL(0.322 ns) = 21.764 ns; Loc. = LCCOMB_X1_Y24_N2; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:23:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { ripple_carry_4:ripple32|full_adder:\adders:21:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:23:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.521 ns) 22.600 ns ripple_carry_4:ripple32\|full_adder:\\adders:24:fulladders\|C_OUT~0 19 COMB LCCOMB_X1_Y24_N22 3 " "Info: 19: + IC(0.315 ns) + CELL(0.521 ns) = 22.600 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:24:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { ripple_carry_4:ripple32|full_adder:\adders:23:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:24:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.521 ns) 23.437 ns ripple_carry_4:ripple32\|full_adder:\\adders:26:fulladders\|C_OUT~2 20 COMB LCCOMB_X1_Y24_N10 2 " "Info: 20: + IC(0.316 ns) + CELL(0.521 ns) = 23.437 ns; Loc. = LCCOMB_X1_Y24_N10; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:26:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { ripple_carry_4:ripple32|full_adder:\adders:24:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:26:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.545 ns) 24.307 ns ripple_carry_4:ripple32\|full_adder:\\adders:27:fulladders\|C_OUT~0 21 COMB LCCOMB_X1_Y24_N30 3 " "Info: 21: + IC(0.325 ns) + CELL(0.545 ns) = 24.307 ns; Loc. = LCCOMB_X1_Y24_N30; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:27:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { ripple_carry_4:ripple32|full_adder:\adders:26:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:27:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.322 ns) 25.535 ns ripple_carry_4:ripple32\|full_adder:\\adders:29:fulladders\|C_OUT~2 22 COMB LCCOMB_X1_Y23_N2 2 " "Info: 22: + IC(0.906 ns) + CELL(0.322 ns) = 25.535 ns; Loc. = LCCOMB_X1_Y23_N2; Fanout = 2; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:29:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { ripple_carry_4:ripple32|full_adder:\adders:27:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:29:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.521 ns) 26.371 ns ripple_carry_4:ripple32\|full_adder:\\adders:30:fulladders\|C_OUT~0 23 COMB LCCOMB_X1_Y23_N22 3 " "Info: 23: + IC(0.315 ns) + CELL(0.521 ns) = 26.371 ns; Loc. = LCCOMB_X1_Y23_N22; Fanout = 3; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:30:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { ripple_carry_4:ripple32|full_adder:\adders:29:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:30:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 26.858 ns ripple_carry_4:ripple32\|full_adder:\\adders:31:fulladders\|OUTPUT 24 COMB LCCOMB_X1_Y23_N16 1 " "Info: 24: + IC(0.309 ns) + CELL(0.178 ns) = 26.858 ns; Loc. = LCCOMB_X1_Y23_N16; Fanout = 1; COMB Node = 'ripple_carry_4:ripple32\|full_adder:\\adders:31:fulladders\|OUTPUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { ripple_carry_4:ripple32|full_adder:\adders:30:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:31:fulladders|OUTPUT } "NODE_NAME" } } { "full_adder.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/full_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(3.016 ns) 30.905 ns s\[31\] 25 PIN PIN_A5 0 " "Info: 25: + IC(1.031 ns) + CELL(3.016 ns) = 30.905 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 's\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { ripple_carry_4:ripple32|full_adder:\adders:31:fulladders|OUTPUT s[31] } "NODE_NAME" } } { "ripple_32.vhd" "" { Text "C:/Users/Ana/Desktop/MC613/Lab4/Q01g/ripple_32.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.889 ns ( 38.47 % ) " "Info: Total cell delay = 11.889 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.016 ns ( 61.53 % ) " "Info: Total interconnect delay = 19.016 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.905 ns" { y[1] ripple_carry_4:ripple32|full_adder:\adders:2:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:3:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:5:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:5:fulladders|C_OUT~1 ripple_carry_4:ripple32|full_adder:\adders:6:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:7:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:8:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:10:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:11:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:12:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:14:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:15:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:17:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:18:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:20:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:21:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:23:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:24:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:26:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:27:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:29:fulladders|C_OUT~2 ripple_carry_4:ripple32|full_adder:\adders:30:fulladders|C_OUT~0 ripple_carry_4:ripple32|full_adder:\adders:31:fulladders|OUTPUT s[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.905 ns" { y[1] {} y[1]~combout {} ripple_carry_4:ripple32|full_adder:\adders:2:fulladders|C_OUT~2 {} ripple_carry_4:ripple32|full_adder:\adders:3:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:5:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:5:fulladders|C_OUT~1 {} ripple_carry_4:ripple32|full_adder:\adders:6:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:7:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:8:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:10:fulladders|C_OUT~2 {} ripple_carry_4:ripple32|full_adder:\adders:11:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:12:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:14:fulladders|C_OUT~2 {} ripple_carry_4:ripple32|full_adder:\adders:15:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:17:fulladders|C_OUT~2 {} ripple_carry_4:ripple32|full_adder:\adders:18:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:20:fulladders|C_OUT~2 {} ripple_carry_4:ripple32|full_adder:\adders:21:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:23:fulladders|C_OUT~2 {} ripple_carry_4:ripple32|full_adder:\adders:24:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:26:fulladders|C_OUT~2 {} ripple_carry_4:ripple32|full_adder:\adders:27:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:29:fulladders|C_OUT~2 {} ripple_carry_4:ripple32|full_adder:\adders:30:fulladders|C_OUT~0 {} ripple_carry_4:ripple32|full_adder:\adders:31:fulladders|OUTPUT {} s[31] {} } { 0.000ns 0.000ns 6.216ns 0.326ns 0.313ns 0.301ns 1.214ns 0.297ns 0.293ns 0.902ns 0.302ns 0.294ns 0.314ns 0.304ns 1.249ns 0.304ns 0.317ns 0.312ns 2.241ns 0.315ns 0.316ns 0.325ns 0.906ns 0.315ns 0.309ns 1.031ns } { 0.000ns 0.854ns 0.544ns 0.545ns 0.521ns 0.521ns 0.178ns 0.521ns 0.178ns 0.513ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.521ns 0.521ns 0.545ns 0.322ns 0.521ns 0.178ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "152 " "Info: Peak virtual memory: 152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 16:00:18 2011 " "Info: Processing ended: Thu Apr 07 16:00:18 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
