(_comment "Generated by Fabric Compiler (version 2022.1 <build 99559>) at Fri Nov  8 21:41:37 2024")
(_version "1.0.8")
(_model "(Logos/PGL50H/FBG484/-6)")
("Power Settings"
    (Item  title="Settings"
        (Table title="Device Settings"
            (Rows count=1
                (Row family("Logos") device("PGL50H") package("FBG484") speedgrade("-6") tempgrade("Industrial") process("Typical") model("Production") )
            )
        )
        (Table title="Environment"
            (Rows count=1
                (Row custom_junction(false) ambient(25) junction(52.5283) theta_ja(16.7) custom_ja(false) ariflow("Still") heatsink("None") theta_sa(0) board_thermal("Normal") )
            )
        )
        (Table title="Power Rail"
            (Rows count=1
                (Row vcc(1.2) vccio33(3.3) vccio25(2.5) vccio18(1.8) vccio15(1.5) vccio12(1.2) vcc33a(3.3) vcca_lane(1.2) vcca_pll0(1.2) vcca_pll1(1.2) )
            )
        )
        (Table title="Default Activity Rate"
            (Rows count=1
                (Row output_pf(5) clk_freq(100) togg(0.125) prob(0.125) io_togg(0.125) io_prob(0.5) ram_togg(0.125) ram_prob(1) dsp_togg(0.125) dsp_prob(1) hsst_togg(0.125) hsst_prob(0.5) )
            )
        )
    )
)
("Power Summary"
    (Item  title="Summary"
        (Table title="Power Summary"
            (Rows count=1
                (Row total_on_chip_power(1.6493) static_power(0.364472) external_power(0) junction_temp(52.5283) thermal_margin(47.4717) power_margin(2.84262) )
            )
        )
        (Table title="Logic Device Summary"
            (Rows count=9
                (Row cell("Clock") power(0.0509561) percent(0.0308955) )
                (Row cell("CLM") power(0.0578433) percent(0.0350713) )
                (Row cell("IO") power(0.89898) percent(0.545066) )
                (Row cell("DRM") power(0.0825005) percent(0.0500214) )
                (Row cell("APM") power(0.00978617) percent(0.00593352) )
                (Row cell("PLL") power(0.0269998) percent(0.0163704) )
                (Row cell("HSST") power(0) percent(0) )
                (Row cell("PCIE") power(0) percent(0) )
                (Row cell("Net") power(0.157765) percent(0.0956557) )
            )
        )
        (Table title="Power Rail Summary"
            (Rows count=10
                (Row power_rail("vcc") voltage(1.2) current(0.590609) external_current(0) rail_power(0.70873) )
                (Row power_rail("vccio33") voltage(3.3) current(0.0868452) external_current(0) rail_power(0.286589) )
                (Row power_rail("vccio25") voltage(2.5) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio18") voltage(1.8) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio15") voltage(1.5) current(0.231368) external_current(0) rail_power(0.347053) )
                (Row power_rail("vccio12") voltage(1.2) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vcc33a") voltage(3.3) current(0.0930095) external_current(0) rail_power(0.306931) )
                (Row power_rail("vcca_lane") voltage(1.2) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vcca_pll0") voltage(1.2) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vcca_pll1") voltage(1.2) current(0) external_current(0) rail_power(0) )
            )
        )
    )
)
("Power Logics"
    (Item title="Clock"
        (Table title="Clock"
            (Rows count=16
                (Row name("I_ipsxb_ddr_top/ioclk_gate_clk") freq(100) type("Global") fanout(1) clock_buf(1) vcc_power(0.000482002) )
                (Row name("I_ipsxb_ddr_top/pll_clkin") freq(50) type("Global") fanout(68) clock_buf(1) vcc_power(0.00109485) )
                (Row name("ntR2922") freq(148.5) type("Global") fanout(1) clock_buf(1) vcc_power(0.000717325) )
                (Row name("ntR2923") freq(35.0005) type("Global") fanout(3) clock_buf(1) vcc_power(0.000256573) )
                (Row name("ntclkbufg_0") freq(100) type("Global") fanout(4486) clock_buf(1) vcc_power(0.0176459) )
                (Row name("ntclkbufg_1") freq(148.5) type("Global") fanout(2060) clock_buf(1) vcc_power(0.0222089) )
                (Row name("ntclkbufg_2") freq(10) type("Global") fanout(239) clock_buf(1) vcc_power(0.000247791) )
                (Row name("ntclkbufg_3") freq(35.0005) type("Global") fanout(90) clock_buf(1) vcc_power(0.00103747) )
                (Row name("ntclkbufg_4") freq(25) type("Global") fanout(56) clock_buf(1) vcc_power(0.000541413) )
                (Row name("rgmii_clk_0") freq(35.0005) type("Global") fanout(266) clock_buf(1) vcc_power(0.00130488) )
                (Row name("rgmii_clk_1") freq(100) type("Global") fanout(288) clock_buf(1) vcc_power(0.00499576) )
                (Row name("ntR2924") freq(125) type("Regional") fanout(1) clock_buf(1) vcc_power(0.000225367) )
                (Row name("ntclkgate_0") freq(100) type("I/O") fanout(1) clock_buf(1) vcc_power(1.30987e-05) )
                (Row name("I_ipsxb_ddr_top/ioclk [0]") freq(400) type("I/O") fanout(11) clock_buf(1) vcc_power(5.92869e-05) )
                (Row name("I_ipsxb_ddr_top/ioclk [1]") freq(400) type("I/O") fanout(28) clock_buf(1) vcc_power(7.31121e-05) )
                (Row name("I_ipsxb_ddr_top/ioclk [2]") freq(400) type("I/O") fanout(2) clock_buf(1) vcc_power(5.23743e-05) )
            )
        )
    )
    (Item title="CLM"
        (Table title="CLM"
            (Rows count=1
                (Row name("") clock(95.709) logic_num(11861) rams_num(0) FF_num(8270) toggle(0.115523) rout_comp(1.80109) signal_rate(11.0969) vcc_power(4.65614e-06) )
            )
        )
    )
    (Item title="IO"
        (Table title="IO"
            (Rows count=176
                (Row name("r_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("da_data[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[15]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dqs[0]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_mem_dq[10]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[22]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("da_data[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_1[1]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000382281) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("da_data[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[14]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[0]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[24]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[30]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[12]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[27]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("da_data[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("frame33") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[25]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[19]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("eth_rst_n_0") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_mem_dq[21]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[11]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("eth_rgmii_txc_1") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0535714) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.35714) vcc_power(0.000262635) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_mem_dq[2]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[23]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[31]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[29]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("frame11") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[18]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_1[2]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000382281) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_iic_tx_sda") io_standard("LVCMOS33 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(5.39689e-05) vcc33a_power(3.19282e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[16]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[4]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[17]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[20]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[26]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_rxd_0[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(2.62592e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("frame00") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[13]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_0[0]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.0003705) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_mem_dq[28]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[7]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("rstn_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_0[3]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.0003705) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_1[0]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000382281) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_mem_ba[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dqs[2]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_0[2]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.0003705) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("g_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("ddr_pll_lock") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[9]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dm[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("g_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("de_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dqs[3]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_iic_sda") io_standard("LVCMOS33 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(5.39689e-05) vcc33a_power(3.19282e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dm[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("g_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("hs_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dm[3]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("eth_rgmii_tx_ctl_0") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.0003705) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("mem_cas_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("led_int") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_0[1]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.0003705) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("iic_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_ras_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("eth_rgmii_txc_0") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0535714) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.35714) vcc_power(0.000251593) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("b_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_rxd_0[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(2.62592e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[8]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("uart_led") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("vs_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("iic_tx_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_odt") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dqs[1]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("g_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_rxd_0[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(2.62592e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_a[10]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("da_data[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("da_clk") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(35.0005) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(4.37507) vcc_power(1.43868e-05) vcc33a_power(2.4144e-05) onchip_vccio(0.00378946) offchip_vccio(0) )
                (Row name("hs_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("da_data[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("pixclk_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(148.5) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(46.4063) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("eth_rgmii_rxc_0") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(39.0625) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("de_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("mem_cke") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("da_data[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_ba[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_ck") io_standard("HSTL15D_I 8mA") io_direction("OUTPUT") io_num(2) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.00115865) vcc33a_power(0.000972103) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("frame22") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("eth_rst_n_1") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_mem_a[4]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[6]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[9]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[13]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_ba[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[8]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[11]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[12]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[5]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[14]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[6]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[3]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dm[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[7]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[1]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[3]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_we_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[5]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("pixclk_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("ddr_init_done") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("eth_rgmii_tx_ctl_1") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000382281) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("b_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_rst_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(8.80753e-06) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_cs_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_1[3]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000382281) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_rxd_0[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(2.62592e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("eth_rgmii_rx_ctl_0") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(2.62592e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("ad_clk") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(35.0005) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(4.37507) vcc_power(1.43868e-05) vcc33a_power(2.4144e-05) onchip_vccio(0.00378946) offchip_vccio(0) )
                (Row name("key11") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("key33") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("key66") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("sys_clk") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(50) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("eth_rgmii_rxc_1") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(1) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(0.3125) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("sys_rst_n") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("key22") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("key55") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("key44") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("uart_rx") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("key77") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("da_data[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("vs_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
            )
        )
    )
    (Item title="DRM"
        (Table title="DRM"
            (Rows count=75
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6469) size("9K") vcc_power(0.000369941) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07125) clock_a(148.5) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.85282) size("9K") vcc_power(0.00185615) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("fft_top_inst/asyn_fifo_inst/m0/ram/iGopDrm") drm_num(1) mode("TDP") toggle(0.0840517) clock_a(35.0005) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.57222) size("9K") vcc_power(0.000949146) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0907258) clock_a(148.5) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(13.4728) size("18K") vcc_power(0.00186904) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6469) size("9K") vcc_power(0.000369941) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.100379) clock_a(25) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(25) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.50947) size("18K") vcc_power(0.000319861) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm") drm_num(1) mode("SDP") toggle(0.0482955) clock_a(10) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(10) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.482955) size("9K") vcc_power(0.000152219) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6469) size("9K") vcc_power(0.000369941) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0980769) clock_a(148.5) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(14.5644) size("18K") vcc_power(0.00187211) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("SDP") toggle(0.0685976) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.42988) size("18K") vcc_power(0.000528981) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07125) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.85282) size("9K") vcc_power(0.00185615) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6469) size("9K") vcc_power(0.000369941) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("SDP") toggle(0.106971) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.34856) size("18K") vcc_power(0.000533977) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07125) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.85282) size("9K") vcc_power(0.00185615) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_3/iGopDrm") drm_num(1) mode("SDP") toggle(0.0581897) clock_a(50) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(0) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.90948) size("9K") vcc_power(0.000596027) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6469) size("9K") vcc_power(0.000369941) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6469) size("9K") vcc_power(0.000369941) )
                (Row name("ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm") drm_num(1) mode("SDP") toggle(0.0539773) clock_a(10) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(10) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.539773) size("18K") vcc_power(9.86358e-05) )
                (Row name("hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0907258) clock_a(148.5) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(13.4728) size("18K") vcc_power(0.00186904) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0581897) clock_a(50) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(0) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.90948) size("9K") vcc_power(0.000596027) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0983607) clock_a(25) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(25) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.45902) size("18K") vcc_power(0.000319344) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("SDP") toggle(0.106971) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.34856) size("18K") vcc_power(0.000533977) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6469) size("9K") vcc_power(0.000369941) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("SDP") toggle(0.0685976) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.42988) size("18K") vcc_power(0.000528981) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07125) clock_a(148.5) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.85282) size("9K") vcc_power(0.00185615) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6469) size("9K") vcc_power(0.000369941) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.727) size("9K") vcc_power(0.00037163) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0980769) clock_a(148.5) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(14.5644) size("18K") vcc_power(0.00187211) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
            )
        )
    )
    (Item title="APM"
        (Table title="APM"
            (Rows count=16
                (Row name("hdmi_loop_inst/image_saturation_adjust_inst/N19/gopapm") apm_num(1) clock(148.5) toggle(0.0930851) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(13.8232) vcc_power(0.00122558) )
                (Row name("hdmi_loop_inst/image_relief_effect_inst/image_rgb2gray_inst/N14/gopapm") apm_num(1) clock(148.5) toggle(0.0625) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(9.28126) vcc_power(0.0023317) )
                (Row name("hdmi_loop_inst/image_contrast_adjust_inst/N12/gopapm") apm_num(1) clock(148.5) toggle(0.111842) mult("YES") pre_add("NO") mult_type("MULT9") post_add("NO") signal_rate(16.6086) vcc_power(0) )
                (Row name("hdmi_loop_inst/image_contrast_adjust_inst/N9/gopapm") apm_num(1) clock(148.5) toggle(0.111842) mult("YES") pre_add("NO") mult_type("MULT9") post_add("NO") signal_rate(16.6086) vcc_power(0) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/genblk5[1].mult_i/gopapm") apm_num(1) clock(50) toggle(0.0942797) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(4.71398) vcc_power(0.000760219) )
                (Row name("hdmi_loop_inst/image_saturation_adjust_inst/N84/gopapm") apm_num(1) clock(148.5) toggle(0.118421) mult("YES") pre_add("NO") mult_type("MULT9") post_add("NO") signal_rate(17.5855) vcc_power(0) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/mult_0/gopapm") apm_num(1) clock(50) toggle(0.0720339) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(3.60169) vcc_power(0.000782855) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/mult_0/gopapm") apm_num(1) clock(50) toggle(0.0729167) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(3.64583) vcc_power(0.000782855) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/mult_0/gopapm") apm_num(1) clock(50) toggle(0.0699153) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(3.49576) vcc_power(0.000777196) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/mult_0/gopapm") apm_num(1) clock(50) toggle(0.0729167) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(3.64583) vcc_power(0.000782855) )
                (Row name("hdmi_loop_inst/image_saturation_adjust_inst/N23/gopapm") apm_num(1) clock(148.5) toggle(0.0592105) mult("YES") pre_add("NO") mult_type("MULT9") post_add("NO") signal_rate(8.79277) vcc_power(0) )
                (Row name("hdmi_loop_inst/image_saturation_adjust_inst/N81/gopapm") apm_num(1) clock(148.5) toggle(0.118421) mult("YES") pre_add("NO") mult_type("MULT9") post_add("NO") signal_rate(17.5855) vcc_power(0) )
                (Row name("hdmi_loop_inst/image_saturation_adjust_inst/N77/gopapm") apm_num(1) clock(148.5) toggle(0.111842) mult("YES") pre_add("NO") mult_type("MULT9") post_add("NO") signal_rate(16.6086) vcc_power(0) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/genblk5[1].mult_i/gopapm") apm_num(1) clock(50) toggle(0.0972222) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(4.86111) vcc_power(0.000777196) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/genblk5[1].mult_i/gopapm") apm_num(1) clock(50) toggle(0.0985169) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(4.92585) vcc_power(0.000782855) )
                (Row name("fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/genblk5[1].mult_i/gopapm") apm_num(1) clock(50) toggle(0.0982906) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(4.91453) vcc_power(0.000782855) )
            )
        )
    )
    (Item title="PLL"
        (Table title="PLL"
            (Rows count=4
                (Row name("I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll") clock_freq(50) clock_in_divide(1) clock_fb_divide(16) clock_0_divide("2") clock_1_divide("8") clock_2_divide("16") clock_3_divide("16") clock_4_divide("4") power_down(0) vcc_power(0.000149954) vcc33a_power(0.0264) )
                (Row name("I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll") clock_freq(50) clock_in_divide(1) clock_fb_divide(16) clock_0_divide("2") clock_1_divide("8") clock_2_divide("16") clock_3_divide("16") clock_4_divide("4") power_down(0) vcc_power(0.000149954) vcc33a_power(0) )
                (Row name("adc_dac_inst/u_pll/u_pll_e3/goppll") clock_freq(50) clock_in_divide(2) clock_fb_divide(35) clock_0_divide("7") clock_1_divide("25") clock_2_divide("88") clock_3_divide("16") clock_4_divide("16") power_down(0) vcc_power(0.000149954) vcc33a_power(0) )
                (Row name("u_pll/u_pll_e3/goppll") clock_freq(50) clock_in_divide(2) clock_fb_divide(24) clock_0_divide("60") clock_1_divide("24") clock_2_divide("24") clock_3_divide("16") clock_4_divide("16") power_down(0) vcc_power(0.000149954) vcc33a_power(0) )
            )
        )
    )
    (Item title="HSST"
        (Table title="HSST"
            (Rows count=0
            )
        )
    )
    (Item title="PCIE"
        (Table title="PCIE"
            (Rows count=0
            )
        )
    )
)
