{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538788610230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538788610230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 05 22:16:50 2018 " "Processing started: Fri Oct 05 22:16:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538788610230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538788610230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538788610230 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538788610558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-archBC " "Found design unit 1: BC-archBC" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538788611199 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538788611199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538788611199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BC " "Elaborating entity \"BC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538788611230 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(23) " "VHDL Process Statement warning at BC.vhd(23): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(24) " "VHDL Process Statement warning at BC.vhd(24): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ecktimer BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"ecktimer\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rstcktimer BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"rstcktimer\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rsttime BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"rsttime\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "etime BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"etime\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eNS BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"eNS\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cMuxNS BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"cMuxNS\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cMuxP BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"cMuxP\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eP BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"eP\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cMuxEW BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"cMuxEW\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eEW BC.vhd(20) " "VHDL Process Statement warning at BC.vhd(20): inferring latch(es) for signal or variable \"eEW\", which holds its previous value in one or more paths through the process" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eEW BC.vhd(20) " "Inferred latch for \"eEW\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[0\] BC.vhd(20) " "Inferred latch for \"cMuxEW\[0\]\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[1\] BC.vhd(20) " "Inferred latch for \"cMuxEW\[1\]\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eP BC.vhd(20) " "Inferred latch for \"eP\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxP BC.vhd(20) " "Inferred latch for \"cMuxP\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[0\] BC.vhd(20) " "Inferred latch for \"cMuxNS\[0\]\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[1\] BC.vhd(20) " "Inferred latch for \"cMuxNS\[1\]\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eNS BC.vhd(20) " "Inferred latch for \"eNS\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etime BC.vhd(20) " "Inferred latch for \"etime\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsttime BC.vhd(20) " "Inferred latch for \"rsttime\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstcktimer BC.vhd(20) " "Inferred latch for \"rstcktimer\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecktimer BC.vhd(20) " "Inferred latch for \"ecktimer\" at BC.vhd(20)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538788611230 "|BC"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cMuxEW\[1\]\$latch cMuxP\$latch " "Duplicate LATCH primitive \"cMuxEW\[1\]\$latch\" merged with LATCH primitive \"cMuxP\$latch\"" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538788612011 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1538788612011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538788612230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538788612230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538788612370 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538788612370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538788612370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538788612370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538788612417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 05 22:16:52 2018 " "Processing ended: Fri Oct 05 22:16:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538788612417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538788612417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538788612417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538788612417 ""}
