<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>hypervreg.h source code [netbsd/sys/arch/x86/x86/hypervreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/x86/x86/hypervreg.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>x86</a>/<a href='hypervreg.h.html'>hypervreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: hypervreg.h,v 1.1 2019/02/15 08:54:01 nonaka Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: hypervreg.h,v 1.10 2017/01/05 13:17:22 mikeb Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2009-2012,2016 Microsoft Corp.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 2012 NetApp Inc.</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (c) 2012 Citrix Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice unmodified, this list of conditions, and the following</i></td></tr>
<tr><th id="15">15</th><td><i> *    disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="21">21</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="22">22</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="23">23</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="24">24</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="25">25</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="26">26</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="27">27</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="28">28</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="29">29</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_X86_HYPERVREG_H_">_X86_HYPERVREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_X86_HYPERVREG_H_" data-ref="_M/_X86_HYPERVREG_H_">_X86_HYPERVREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Hyper-V Synthetic MSRs</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUEST_OS_ID" data-ref="_M/MSR_HV_GUEST_OS_ID">MSR_HV_GUEST_OS_ID</dfn>		0x40000000</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_BUILD_MASK" data-ref="_M/MSR_HV_GUESTID_BUILD_MASK">MSR_HV_GUESTID_BUILD_MASK</dfn>	0xffffULL</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_VERSION_MASK" data-ref="_M/MSR_HV_GUESTID_VERSION_MASK">MSR_HV_GUESTID_VERSION_MASK</dfn>	0x0000ffffffff0000ULL</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_VERSION_SHIFT" data-ref="_M/MSR_HV_GUESTID_VERSION_SHIFT">MSR_HV_GUESTID_VERSION_SHIFT</dfn>	16</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSID_MASK" data-ref="_M/MSR_HV_GUESTID_OSID_MASK">MSR_HV_GUESTID_OSID_MASK</dfn>	0x00ff000000000000ULL</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSID_SHIFT" data-ref="_M/MSR_HV_GUESTID_OSID_SHIFT">MSR_HV_GUESTID_OSID_SHIFT</dfn>	48</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSTYPE_MASK" data-ref="_M/MSR_HV_GUESTID_OSTYPE_MASK">MSR_HV_GUESTID_OSTYPE_MASK</dfn>	0x7f00000000000000ULL</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSTYPE_SHIFT" data-ref="_M/MSR_HV_GUESTID_OSTYPE_SHIFT">MSR_HV_GUESTID_OSTYPE_SHIFT</dfn>	56</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OPENSRC" data-ref="_M/MSR_HV_GUESTID_OPENSRC">MSR_HV_GUESTID_OPENSRC</dfn>		0x8000000000000000ULL</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSID_OPENBSD" data-ref="_M/MSR_HV_GUESTID_OSID_OPENBSD">MSR_HV_GUESTID_OSID_OPENBSD</dfn>	0x0001000000000000ULL</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSID_NETBSD" data-ref="_M/MSR_HV_GUESTID_OSID_NETBSD">MSR_HV_GUESTID_OSID_NETBSD</dfn>	0x0002000000000000ULL</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSTYPE_LINUX" data-ref="_M/MSR_HV_GUESTID_OSTYPE_LINUX">MSR_HV_GUESTID_OSTYPE_LINUX</dfn>	\</u></td></tr>
<tr><th id="51">51</th><td><u>	((0x01ULL &lt;&lt; MSR_HV_GUESTID_OSTYPE_SHIFT) | MSR_HV_GUESTID_OPENSRC)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSTYPE_FREEBSD" data-ref="_M/MSR_HV_GUESTID_OSTYPE_FREEBSD">MSR_HV_GUESTID_OSTYPE_FREEBSD</dfn>	\</u></td></tr>
<tr><th id="53">53</th><td><u>	((0x02ULL &lt;&lt; MSR_HV_GUESTID_OSTYPE_SHIFT) | MSR_HV_GUESTID_OPENSRC)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSTYPE_OPENBSD" data-ref="_M/MSR_HV_GUESTID_OSTYPE_OPENBSD">MSR_HV_GUESTID_OSTYPE_OPENBSD</dfn>	\</u></td></tr>
<tr><th id="55">55</th><td><u>	((0x02ULL &lt;&lt; MSR_HV_GUESTID_OSTYPE_SHIFT) | MSR_HV_GUESTID_OPENSRC | \</u></td></tr>
<tr><th id="56">56</th><td><u>	 MSR_HV_GUESTID_OSID_OPENBSD)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_GUESTID_OSTYPE_NETBSD" data-ref="_M/MSR_HV_GUESTID_OSTYPE_NETBSD">MSR_HV_GUESTID_OSTYPE_NETBSD</dfn>	\</u></td></tr>
<tr><th id="58">58</th><td><u>	((0x02ULL &lt;&lt; MSR_HV_GUESTID_OSTYPE_SHIFT) | MSR_HV_GUESTID_OPENSRC | \</u></td></tr>
<tr><th id="59">59</th><td><u>	 MSR_HV_GUESTID_OSID_NETBSD)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_HYPERCALL" data-ref="_M/MSR_HV_HYPERCALL">MSR_HV_HYPERCALL</dfn>		0x40000001</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_HYPERCALL_ENABLE" data-ref="_M/MSR_HV_HYPERCALL_ENABLE">MSR_HV_HYPERCALL_ENABLE</dfn>		0x0001ULL</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_HYPERCALL_RSVD_MASK" data-ref="_M/MSR_HV_HYPERCALL_RSVD_MASK">MSR_HV_HYPERCALL_RSVD_MASK</dfn>	0x0ffeULL</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_HYPERCALL_PGSHIFT" data-ref="_M/MSR_HV_HYPERCALL_PGSHIFT">MSR_HV_HYPERCALL_PGSHIFT</dfn>	12</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_VP_INDEX" data-ref="_M/MSR_HV_VP_INDEX">MSR_HV_VP_INDEX</dfn>			0x40000002</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_TIME_REF_COUNT" data-ref="_M/MSR_HV_TIME_REF_COUNT">MSR_HV_TIME_REF_COUNT</dfn>		0x40000020</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_REFERENCE_TSC" data-ref="_M/MSR_HV_REFERENCE_TSC">MSR_HV_REFERENCE_TSC</dfn>		0x40000021</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_REFTSC_ENABLE" data-ref="_M/MSR_HV_REFTSC_ENABLE">MSR_HV_REFTSC_ENABLE</dfn>		0x0001ULL</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_REFTSC_RSVD_MASK" data-ref="_M/MSR_HV_REFTSC_RSVD_MASK">MSR_HV_REFTSC_RSVD_MASK</dfn>		0x0ffeULL</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_REFTSC_PGSHIFT" data-ref="_M/MSR_HV_REFTSC_PGSHIFT">MSR_HV_REFTSC_PGSHIFT</dfn>		12</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_TSC_FREQUENCY" data-ref="_M/MSR_HV_TSC_FREQUENCY">MSR_HV_TSC_FREQUENCY</dfn>		0x40000022</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_APIC_FREQUENCY" data-ref="_M/MSR_HV_APIC_FREQUENCY">MSR_HV_APIC_FREQUENCY</dfn>		0x40000023</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SCONTROL" data-ref="_M/MSR_HV_SCONTROL">MSR_HV_SCONTROL</dfn>			0x40000080</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SCTRL_ENABLE" data-ref="_M/MSR_HV_SCTRL_ENABLE">MSR_HV_SCTRL_ENABLE</dfn>		0x0001ULL</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SCTRL_RSVD_MASK" data-ref="_M/MSR_HV_SCTRL_RSVD_MASK">MSR_HV_SCTRL_RSVD_MASK</dfn>		0xfffffffffffffffeULL</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SIEFP" data-ref="_M/MSR_HV_SIEFP">MSR_HV_SIEFP</dfn>			0x40000082</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SIEFP_ENABLE" data-ref="_M/MSR_HV_SIEFP_ENABLE">MSR_HV_SIEFP_ENABLE</dfn>		0x0001ULL</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SIEFP_RSVD_MASK" data-ref="_M/MSR_HV_SIEFP_RSVD_MASK">MSR_HV_SIEFP_RSVD_MASK</dfn>		0x0ffeULL</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SIEFP_PGSHIFT" data-ref="_M/MSR_HV_SIEFP_PGSHIFT">MSR_HV_SIEFP_PGSHIFT</dfn>		12</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SIMP" data-ref="_M/MSR_HV_SIMP">MSR_HV_SIMP</dfn>			0x40000083</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SIMP_ENABLE" data-ref="_M/MSR_HV_SIMP_ENABLE">MSR_HV_SIMP_ENABLE</dfn>		0x0001ULL</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SIMP_RSVD_MASK" data-ref="_M/MSR_HV_SIMP_RSVD_MASK">MSR_HV_SIMP_RSVD_MASK</dfn>		0x0ffeULL</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SIMP_PGSHIFT" data-ref="_M/MSR_HV_SIMP_PGSHIFT">MSR_HV_SIMP_PGSHIFT</dfn>		12</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_EOM" data-ref="_M/MSR_HV_EOM">MSR_HV_EOM</dfn>			0x40000084</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SINT0" data-ref="_M/MSR_HV_SINT0">MSR_HV_SINT0</dfn>			0x40000090</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SINT_VECTOR_MASK" data-ref="_M/MSR_HV_SINT_VECTOR_MASK">MSR_HV_SINT_VECTOR_MASK</dfn>		0x00ffULL</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SINT_RSVD1_MASK" data-ref="_M/MSR_HV_SINT_RSVD1_MASK">MSR_HV_SINT_RSVD1_MASK</dfn>		0xff00ULL</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SINT_MASKED" data-ref="_M/MSR_HV_SINT_MASKED">MSR_HV_SINT_MASKED</dfn>		0x00010000ULL</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SINT_AUTOEOI" data-ref="_M/MSR_HV_SINT_AUTOEOI">MSR_HV_SINT_AUTOEOI</dfn>		0x00020000ULL</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SINT_RSVD2_MASK" data-ref="_M/MSR_HV_SINT_RSVD2_MASK">MSR_HV_SINT_RSVD2_MASK</dfn>		0xfffffffffffc0000ULL</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_SINT_RSVD_MASK" data-ref="_M/MSR_HV_SINT_RSVD_MASK">MSR_HV_SINT_RSVD_MASK</dfn>		(MSR_HV_SINT_RSVD1_MASK |	\</u></td></tr>
<tr><th id="102">102</th><td><u>					 MSR_HV_SINT_RSVD2_MASK)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_STIMER0_CONFIG" data-ref="_M/MSR_HV_STIMER0_CONFIG">MSR_HV_STIMER0_CONFIG</dfn>		0x400000b0</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_STIMER_CFG_ENABLE" data-ref="_M/MSR_HV_STIMER_CFG_ENABLE">MSR_HV_STIMER_CFG_ENABLE</dfn>	0x0001ULL</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_STIMER_CFG_PERIODIC" data-ref="_M/MSR_HV_STIMER_CFG_PERIODIC">MSR_HV_STIMER_CFG_PERIODIC</dfn>	0x0002ULL</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_STIMER_CFG_LAZY" data-ref="_M/MSR_HV_STIMER_CFG_LAZY">MSR_HV_STIMER_CFG_LAZY</dfn>		0x0004ULL</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_STIMER_CFG_AUTOEN" data-ref="_M/MSR_HV_STIMER_CFG_AUTOEN">MSR_HV_STIMER_CFG_AUTOEN</dfn>	0x0008ULL</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_STIMER_CFG_SINT_MASK" data-ref="_M/MSR_HV_STIMER_CFG_SINT_MASK">MSR_HV_STIMER_CFG_SINT_MASK</dfn>	0x000f0000ULL</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_STIMER_CFG_SINT_SHIFT" data-ref="_M/MSR_HV_STIMER_CFG_SINT_SHIFT">MSR_HV_STIMER_CFG_SINT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MSR_HV_STIMER0_COUNT" data-ref="_M/MSR_HV_STIMER0_COUNT">MSR_HV_STIMER0_COUNT</dfn>		0x400000b1</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/*</i></td></tr>
<tr><th id="115">115</th><td><i> * CPUID leaves</i></td></tr>
<tr><th id="116">116</th><td><i> */</i></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/CPUID_LEAF_HV_MAXLEAF" data-ref="_M/CPUID_LEAF_HV_MAXLEAF">CPUID_LEAF_HV_MAXLEAF</dfn>		0x40000000</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/CPUID_LEAF_HV_INTERFACE" data-ref="_M/CPUID_LEAF_HV_INTERFACE">CPUID_LEAF_HV_INTERFACE</dfn>		0x40000001</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_IFACE_HYPERV" data-ref="_M/CPUID_HV_IFACE_HYPERV">CPUID_HV_IFACE_HYPERV</dfn>		0x31237648	/* HV#1 */</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/CPUID_LEAF_HV_IDENTITY" data-ref="_M/CPUID_LEAF_HV_IDENTITY">CPUID_LEAF_HV_IDENTITY</dfn>		0x40000002</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/CPUID_LEAF_HV_FEATURES" data-ref="_M/CPUID_LEAF_HV_FEATURES">CPUID_LEAF_HV_FEATURES</dfn>		0x40000003</u></td></tr>
<tr><th id="126">126</th><td><i>/* EAX: features */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_TIME_REFCNT" data-ref="_M/CPUID_HV_MSR_TIME_REFCNT">CPUID_HV_MSR_TIME_REFCNT</dfn>	0x0002	/* MSR_HV_TIME_REF_COUNT */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_SYNIC" data-ref="_M/CPUID_HV_MSR_SYNIC">CPUID_HV_MSR_SYNIC</dfn>		0x0004	/* MSRs for SynIC */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_SYNTIMER" data-ref="_M/CPUID_HV_MSR_SYNTIMER">CPUID_HV_MSR_SYNTIMER</dfn>		0x0008	/* MSRs for SynTimer */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_APIC" data-ref="_M/CPUID_HV_MSR_APIC">CPUID_HV_MSR_APIC</dfn>		0x0010	/* MSR_HV_{EOI,ICR,TPR} */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_HYPERCALL" data-ref="_M/CPUID_HV_MSR_HYPERCALL">CPUID_HV_MSR_HYPERCALL</dfn>		0x0020	/* MSR_HV_GUEST_OS_ID</u></td></tr>
<tr><th id="132">132</th><td><u>						 * MSR_HV_HYPERCALL */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_VP_INDEX" data-ref="_M/CPUID_HV_MSR_VP_INDEX">CPUID_HV_MSR_VP_INDEX</dfn>		0x0040	/* MSR_HV_VP_INDEX */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_REFERENCE_TSC" data-ref="_M/CPUID_HV_MSR_REFERENCE_TSC">CPUID_HV_MSR_REFERENCE_TSC</dfn>	0x0200	/* MSR_HV_REFERENCE_TSC */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_GUEST_IDLE" data-ref="_M/CPUID_HV_MSR_GUEST_IDLE">CPUID_HV_MSR_GUEST_IDLE</dfn>		0x0400	/* MSR_HV_GUEST_IDLE */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/CPUID_HV_MSR_TIME_FREQ" data-ref="_M/CPUID_HV_MSR_TIME_FREQ">CPUID_HV_MSR_TIME_FREQ</dfn>		0x0800	/* MSR_HV_xxx_FREQUENCY */</u></td></tr>
<tr><th id="137">137</th><td><i>/* ECX: power management features */</i></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/CPUPM_HV_CSTATE_MASK" data-ref="_M/CPUPM_HV_CSTATE_MASK">CPUPM_HV_CSTATE_MASK</dfn>		0x000f	/* deepest C-state */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/CPUPM_HV_C3_HPET" data-ref="_M/CPUPM_HV_C3_HPET">CPUPM_HV_C3_HPET</dfn>		0x0010	/* C3 requires HPET */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/CPUPM_HV_CSTATE" data-ref="_M/CPUPM_HV_CSTATE">CPUPM_HV_CSTATE</dfn>(f)		((f) &amp; CPUPM_HV_CSTATE_MASK)</u></td></tr>
<tr><th id="141">141</th><td><i>/* EDX: features3 */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/CPUID3_HV_MWAIT" data-ref="_M/CPUID3_HV_MWAIT">CPUID3_HV_MWAIT</dfn>			0x0001	/* MWAIT */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/CPUID3_HV_XMM_HYPERCALL" data-ref="_M/CPUID3_HV_XMM_HYPERCALL">CPUID3_HV_XMM_HYPERCALL</dfn>		0x0010	/* Hypercall input through</u></td></tr>
<tr><th id="144">144</th><td><u>						 * XMM regs */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/CPUID3_HV_GUEST_IDLE" data-ref="_M/CPUID3_HV_GUEST_IDLE">CPUID3_HV_GUEST_IDLE</dfn>		0x0020	/* guest idle */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CPUID3_HV_NUMA" data-ref="_M/CPUID3_HV_NUMA">CPUID3_HV_NUMA</dfn>			0x0080	/* NUMA distance query */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/CPUID3_HV_TIME_FREQ" data-ref="_M/CPUID3_HV_TIME_FREQ">CPUID3_HV_TIME_FREQ</dfn>		0x0100	/* timer frequency query</u></td></tr>
<tr><th id="148">148</th><td><u>						 * (TSC, LAPIC) */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/CPUID3_HV_MSR_CRASH" data-ref="_M/CPUID3_HV_MSR_CRASH">CPUID3_HV_MSR_CRASH</dfn>		0x0400	/* MSRs for guest crash */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CPUID_LEAF_HV_RECOMMENDS" data-ref="_M/CPUID_LEAF_HV_RECOMMENDS">CPUID_LEAF_HV_RECOMMENDS</dfn>	0x40000004</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CPUID_LEAF_HV_LIMITS" data-ref="_M/CPUID_LEAF_HV_LIMITS">CPUID_LEAF_HV_LIMITS</dfn>		0x40000005</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/CPUID_LEAF_HV_HWFEATURES" data-ref="_M/CPUID_LEAF_HV_HWFEATURES">CPUID_LEAF_HV_HWFEATURES</dfn>	0x40000006</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="32">endif</span> /* _X86_HYPERVREG_H_ */</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='hyperv.c.html'>netbsd/sys/arch/x86/x86/hyperv.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
