{"vcs1":{"timestamp_begin":1681736542.684938719, "rt":0.88, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1681736543.603321141, "rt":1.11, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681736544.741478232, "rt":0.84, "ut":0.06, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681736542.388358925}
{"VCS_COMP_START_TIME": 1681736542.388358925}
{"VCS_COMP_END_TIME": 1681736546.280283013}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341168}}
{"stitch_vcselab": {"peak_mem": 239064}}
