/*
 * Copyright (c) 2023 - 2026 Chair for Design Automation, TUM
 * Copyright (c) 2025 - 2026 Munich Quantum Software Company GmbH
 * All rights reserved.
 *
 * SPDX-License-Identifier: MIT
 *
 * Licensed under the MIT License
 */

#include "mlir/Dialect/QCO/Transforms/Mapping/Mapping.h"

#include "mlir/Compiler/Target.h"
#include "mlir/Dialect/QCO/IR/QCODialect.h"
#include "mlir/Dialect/QCO/IR/QCOInterfaces.h"
#include "mlir/Dialect/QCO/IR/QCOOps.h"
#include "mlir/Dialect/QCO/Utils/Drivers.h"
#include "mlir/Dialect/QCO/Utils/Graph.h"
#include "mlir/Dialect/QCO/Utils/Layout.h"
#include "mlir/Dialect/QCO/Utils/WireIterator.h"
#include "mlir/Dialect/QTensor/IR/QTensorOps.h"
#include "mlir/Dialect/QTensor/Utils/TensorIterator.h"
#include "mlir/Dialect/Utils/Utils.h"

#include <llvm/ADT/DenseSet.h>
#include <llvm/ADT/PriorityQueue.h>
#include <llvm/ADT/STLExtras.h>
#include <llvm/ADT/Sequence.h>
#include <llvm/ADT/SmallVector.h>
#include <llvm/Support/Allocator.h>
#include <llvm/Support/ErrorHandling.h>
#include <llvm/Support/LogicalResult.h>
#include <mlir/Analysis/TopologicalSortUtils.h>
#include <mlir/Dialect/Func/IR/FuncOps.h>
#include <mlir/Dialect/SCF/IR/SCF.h>
#include <mlir/IR/Block.h>
#include <mlir/IR/Builders.h>
#include <mlir/IR/BuiltinOps.h>
#include <mlir/IR/Diagnostics.h>
#include <mlir/IR/Dominance.h>
#include <mlir/IR/Location.h>
#include <mlir/IR/PatternMatch.h>
#include <mlir/IR/Region.h>
#include <mlir/IR/Threading.h>
#include <mlir/IR/Value.h>
#include <mlir/IR/ValueRange.h>
#include <mlir/Pass/Pass.h>
#include <mlir/Support/LLVM.h>
#include <mlir/Support/WalkResult.h>

#include <algorithm>
#include <array>
#include <cassert>
#include <cstddef>
#include <iterator>
#include <memory>
#include <optional>
#include <random>
#include <ranges>
#include <tuple>
#include <utility>
#include <vector>

#define DEBUG_TYPE "mapping-pass"

namespace mlir::qco {

using namespace mlir::qtensor;
using namespace mlir::utils;

#define GEN_PASS_DEF_MAPPINGPASS
#include "mlir/Dialect/QCO/Transforms/Passes.h.inc"

namespace {

struct MappingPass : impl::MappingPassBase<MappingPass> {
private:
  using IndexPairType = std::pair<size_t, size_t>;
  /// A group of program indices that a single (possibly wider-than-two-qubit)
  /// gate acts on. Sized inline for up to 3 elements as a performance hint;
  /// it can hold more without any correctness change.
  using IndexGroupType = SmallVector<size_t, 3>;
  using Window = SmallVector<IndexGroupType>;
  using Wires = SmallVector<WireIterator>;
  using RecursiveRoutingStackItem = std::pair<Operation*, SmallVector<size_t>>;
  using RecursiveRoutingStack = SmallVector<RecursiveRoutingStackItem>;

  enum class RoutingMode : bool { Cold, Hot };

  /// The opt-in type label of a program qubit for the stateful swap
  /// heuristic. Conventionally, `Auxiliary` marks an auxiliary qubit and
  /// `Data` marks a data qubit.
  enum class QubitLabel : uint8_t { Auxiliary = 0, Data = 1 };

  struct WireInfos {
    /// Return the mapped wire index of a program index.
    [[nodiscard]] size_t lookupIndex(const size_t prog) const {
      assert(containsProgram(prog) && "program index is not mapped");
      return programToIndex_[prog];
    }

    /// Return the mapped program index of a wire index.
    [[nodiscard]] size_t lookupProgram(const size_t index) const {
      return indexToProgram_[index];
    }

    /// Bidirectionally map a wire index to a program index.
    /// Overwrites existing mappings.
    void insertOrUpdate(const size_t index, const size_t prog) {
      if (index >= indexToProgram_.size()) {
        indexToProgram_.resize(index + 1);
      }
      if (prog >= programToIndex_.size()) {
        programToIndex_.resize(prog + 1);
      }
      indexToProgram_[index] = prog;
      programToIndex_[prog] = index;
      programs_.insert(prog);
    }

    /// Return whether a program index has a corresponding wire.
    [[nodiscard]] bool containsProgram(const size_t prog) const {
      return programs_.contains(prog);
    }

    /// Swap two program indices.
    void swap(const size_t prog0, const size_t prog1) {
      const auto i0 = lookupIndex(prog0);
      const auto i1 = lookupIndex(prog1);
      std::swap(programToIndex_[prog0], programToIndex_[prog1]);
      std::swap(indexToProgram_[i0], indexToProgram_[i1]);
    }

    /// Return the number of index-wire mappings.
    [[nodiscard]] size_t size() const { return indexToProgram_.size(); }

  private:
    /// Maps the i-th wire index to a program index.
    SmallVector<size_t> indexToProgram_;
    /// Maps a program index to the i-th wire index.
    SmallVector<size_t> programToIndex_;
    /// Program indices that have corresponding wires.
    DenseSet<size_t> programs_;
  };

  struct TensorAllocation {
    qtensor::AllocOp allocation;
    SmallVector<Operation*> operations;
  };

  struct Computation {
    Wires wires;
    WireInfos infos;
    SmallVector<AllocOp> scalarAllocations;
    SmallVector<TensorAllocation> tensorAllocations;
    bool hasTwoQubitOperations{false};
  };

  /// Statistics collected while routing.
  struct Statistics {
    size_t nswaps{0};
  };

  /// Parameters influencing the behavior of the A* search algorithm.
  struct Parameters {
    float alpha;
    float lambda;
  };

  /// Utility-struct for routing functions.
  struct RoutingBundle {
    Wires wires;
    WireInfos infos;
    Layout layout;
  };

  /// Describes a node in the A* search graph.
  struct Node {
    struct ComparePointer {
      bool operator()(const Node* lhs, const Node* rhs) const {
        return lhs->f > rhs->f;
      }
    };

    Layout layout;
    IndexPairType swap;
    Node* parent;
    size_t depth;
    /// Sum of the type-dependent costs of the SWAPs on the path from the
    /// root to this node. Only meaningful if `useTypedCost` is set.
    float pathCost;
    /// Whether the stateful A/B swap heuristic is opted into for this
    /// search. Copied down from the root node.
    bool useTypedCost;
    /// Whether the NN/NNN edge-cost heuristic is opted into for this
    /// search. Copied down from the root node.
    bool useEdgeCost;
    float f;

    /// Construct a root node with the given layout. Initialize the
    /// sequence with an empty vector and set the cost to zero.
    Node(Layout layout, const bool useTypedCost, const bool useEdgeCost)
        : layout(std::move(layout)), parent(nullptr), depth(0), pathCost(0),
          useTypedCost(useTypedCost), useEdgeCost(useEdgeCost), f(0) {}

    /// Construct a non-root node from its parent node. Apply the given swap to
    /// the layout of the parent node. If the stateful A/B swap heuristic is
    /// enabled, `qubitLabels` (indexed by program qubit) determines the
    /// type-dependent cost contributed by this SWAP. If the NN/NNN edge-cost
    /// heuristic is enabled, a SWAP whose hardware edge is contained in
    /// `nnnEdges` has its cost multiplied by `nnnCostMultiplier`.
    Node(Node* parent, const IndexPairType& swap, const Window& window,
         const CompilerTarget& target, const Parameters& params,
         ArrayRef<QubitLabel> qubitLabels,
         const DenseSet<IndexPairType>& nnnEdges, const float nnnCostMultiplier)
        : layout(parent->layout), swap(swap), parent(parent),
          depth(parent->depth + 1), pathCost(parent->pathCost),
          useTypedCost(parent->useTypedCost), useEdgeCost(parent->useEdgeCost),
          f(0) {
      if (useTypedCost || useEdgeCost) {
        float base = 1.0F;
        if (useTypedCost) {
          const auto [prog0, prog1] =
              layout.getProgramIndices(swap.first, swap.second);
          base = typedSwapCost(qubitLabels[prog0], qubitLabels[prog1]);
        }
        const float edgeMultiplier =
            (useEdgeCost && nnnEdges.contains(swap)) ? nnnCostMultiplier : 1.0F;
        pathCost += base * edgeMultiplier;
      }
      layout.swap(swap.first, swap.second);
      f = g(params.alpha) + h(window, target, params); // NOLINT
    }

    /// Return true, if the current SWAP sequence makes all gates in the front
    /// executable, i.e. every pair of program qubits in `front` maps to
    /// mutually adjacent hardware sites (a single pair for a two-qubit gate;
    /// a "clique"/triangle check for a wider native gate). For a two-element
    /// `front`, this is exactly the original single-pair check.
    [[nodiscard]] bool isGoal(const IndexGroupType& front,
                              const CompilerTarget& target) const {
      for (size_t i = 0; i < front.size(); ++i) {
        for (size_t j = i + 1; j < front.size(); ++j) {
          const auto [hwI, hwJ] = layout.getHardwareIndices(front[i], front[j]);
          if (!target.areAdjacent(hwI, hwJ)) {
            return false;
          }
        }
      }
      return true;
    }

  private:
    /// Calculate the path cost for the A* search algorithm.
    /// The path costs are the weighted sum of the currently required SWAPs.
    /// If the stateful A/B swap heuristic or the NN/NNN edge-cost heuristic
    /// is enabled, the flat per-SWAP cost is replaced by the cost
    /// accumulated in `pathCost`.
    [[nodiscard]] float g(const float alpha) const {
      return alpha * ((useTypedCost || useEdgeCost)
                          ? pathCost
                          : static_cast<float>(depth));
    }

    /// Return the type-dependent cost of a SWAP between two program qubits
    /// with the given labels: A<>A = 1, A<>B = 2, B<>B = 3.
    [[nodiscard]] static float typedSwapCost(const QubitLabel lhs,
                                             const QubitLabel rhs) {
      if (lhs != rhs) {
        return 2.0F;
      }
      return lhs == QubitLabel::Auxiliary ? 1.0F : 3.0F;
    }

    /// Calculate the heuristic cost for the A* search algorithm.
    ///
    /// Computes the minimal number of SWAPs required to route each gate in
    /// each layer. For each gate, this is determined by the sum, over every
    /// pair of program qubits the gate acts on, of the shortest distance
    /// between their hardware qubits (a single term for a two-qubit gate).
    /// Intuitively, this is the number of SWAPs that a naive router would
    /// insert to route the layers (with a constant layout).
    [[nodiscard]] float h(const Window& window, const CompilerTarget& target,
                          const Parameters& params) const {
      float costs{0};
      float decay{1.};

      for (const IndexGroupType& group : window) {
        float groupCost{0};
        for (size_t i = 0; i < group.size(); ++i) {
          for (size_t j = i + 1; j < group.size(); ++j) {
            const auto [hwI, hwJ] =
                layout.getHardwareIndices(group[i], group[j]);
            const size_t nswaps = target.distanceBetween(hwI, hwJ) - 1;
            groupCost += static_cast<float>(nswaps);
          }
        }
        costs += decay * groupCost;
        decay *= params.lambda;
      }
      return costs;
    }
  };

  /// Describes the graph F of arXiv:1602.05150v3.
  struct FGraph {
    explicit FGraph(const CompilerTarget& target)
        : f_(llvm::to_vector(llvm::seq(target.numQubits()))),
          target_(&target) {};

    /// Build F-graph: Add edges to F for each edge in the coupling graph.
    /// Note that this assumes that the coupling graph is directed, but
    /// symmetric (essentially: undirected).
    void construct(const Layout& from, const Layout& to) {
      for (size_t u = 0; u < target_->numQubits(); ++u) {
        target_->forEachNeighbour(u, [&](const auto v) {
          if (shouldAddEdge(u, v, from, to)) {
            f_.addEdge(u, v);
          }
        });
      }
    }

    /// Try to find a directed cycle in the F graph. If there is one,
    /// we can apply a happy swap chain. Note that this happy swap chain
    /// does not include the final back edge closing the cycle because the
    /// first SWAP changes the token (the qubit) on the target, invalidating
    /// the edge in F.
    [[nodiscard]] std::optional<SmallVector<IndexPairType>>
    findHappySWAPChain() const {
      const auto optCycle = f_.findCycle();
      if (!optCycle) {
        return std::nullopt;
      }
      const auto& cycle = *optCycle;

      SmallVector<IndexPairType> swaps;
      for (size_t i = cycle.size() - 1; i > 0; --i) {
        swaps.emplace_back(cycle[i], cycle[i - 1]);
      }
      return swaps;
    }

    /// Find an unhappy SWAP. That is, find an edge (u, v), where exchanging u
    /// and v, reduces u's distance to its target location (by one) and
    /// increases v's distance from 0 (already at the correct location) to one.
    [[nodiscard]] std::optional<IndexPairType> findUnhappySWAP() const {
      for (const auto u : f_.getNodes()) {
        for (const auto v : f_.getNeighbours(u)) {
          if (f_.getDegree(v) == 0) {
            return {{u, v}};
          }
        }
      }

      return std::nullopt;
    }

    /// Reset the F graph for rebuilding.
    void reset() { f_.clearEdges(); }

  private:
    /// Return true, if moving the program qubit on hardware qubit u to hardware
    /// qubit v brings it closer to its destination hardware qubit.
    [[nodiscard]] bool shouldAddEdge(const size_t u, const size_t v,
                                     const Layout& from,
                                     const Layout& to) const {
      const auto dest = to.getHardwareIndex(from.getProgramIndex(u));
      return target_->distanceBetween(v, dest) <
             target_->distanceBetween(u, dest);
    }

    Graph f_;
    const CompilerTarget* target_;
  };

public:
  /// Construct default mapping pass.
  MappingPass() = default;

  /// Construct default mapping pass with options.
  explicit MappingPass(const MappingPassOptions& options)
      : MappingPassBase(options) {}

  /// Construct mapping for a compiler target.
  explicit MappingPass(const CompilerTarget& compilerTarget,
                       const MappingPassOptions& options)
      : MappingPassBase(options), target(compilerTarget) {}

protected:
  void runOnOperation() override {
    assert(alpha > 0 && "expected alpha > 0");
    assert(niterations > 0 && "expected niterations > 0");
    assert(ntrials > 0 && "expected ntrials > 0");
    assert(nnnCostMultiplier > 0 && "expected nnn-cost-multiplier > 0");

    if (!target) {
      llvm::reportFatalUsageError("No compiler target specified!");
    }

    IRRewriter rewriter(&getContext());

    auto mod = getOperation();
    auto func = getEntryPoint(mod);
    if (!func) {
      mod.emitError() << "does not contain an entry point function";
      signalPassFailure();
      return;
    }

    auto parsedLabels =
        parseQubitLabels(qubitTypeLabels.getValue(), target->numQubits());
    if (failed(parsedLabels)) {
      func.emitError() << "invalid qubit-type-labels option '"
                       << qubitTypeLabels.getValue()
                       << "': expected only 'A'/'a'/'0' or 'B'/'b'/'1' "
                          "characters";
      signalPassFailure();
      return;
    }
    qubitLabels = std::move(*parsedLabels);

    auto parsedNnnEdges = parseNnnEdges(nnnEdges.getValue(), *target);
    if (failed(parsedNnnEdges)) {
      func.emitError() << "invalid nnn-edges option '" << nnnEdges.getValue()
                       << "': expected a comma-separated list of "
                          "'siteA-siteB' pairs naming existing coupling "
                          "edges of the target";
      signalPassFailure();
      return;
    }
    nnnEdgeSet = std::move(*parsedNnnEdges);

    auto comp = discoverComputation(func);
    if (failed(comp)) {
      signalPassFailure();
      return;
    }

    auto& body = func.getFunctionBody();
    auto& wires = comp->wires;
    auto& infos = comp->infos;

    if (wires.size() > target->numQubits()) {
      func.emitError()
          << "requires " + Twine(wires.size()) +
                 " qubits. However, the architecture only supports " +
                 Twine(target->numQubits()) + " qubits.";
      signalPassFailure();
      return;
    }

    auto layout = generateLayout(wires, infos);
    if (failed(layout)) {
      func->emitError() << "failed to refine random initial layouts.";
      signalPassFailure();
      return;
    }

    std::tie(wires, infos) = std::move(place(body, *layout, *comp, rewriter));

    Statistics stats;
    RoutingBundle bundle{.wires = std::move(wires),
                         .infos = std::move(infos),
                         .layout = std::move(*layout)};

    const auto res = route<WireDirection::Forward, RoutingMode::Hot>(
        bundle, stats, &rewriter);
    if (res.failed()) {
      func.emitError() << "failed to map the function";
      signalPassFailure();
      return;
    }

    // Collect statistics.
    numSwaps += stats.nswaps;

    // Fix SSA Dominance issues.
    for_each(body.getBlocks(), [](Block& b) { sortTopologically(&b); });
  }

private:
  /// Parse the `qubitTypeLabels` option into a dense per-program-qubit
  /// vector of `QubitLabel`s, opting into the stateful A/B swap heuristic.
  /// Each character of `spec` must be one of 'A'/'a'/'0' (Auxiliary) or
  /// 'B'/'b'/'1' (Data); qubits beyond the end of `spec` default to Data.
  /// Returns failure if `spec` contains any other character. Returns an
  /// empty vector (disabling the heuristic) if `spec` is empty.
  [[nodiscard]] static FailureOr<SmallVector<QubitLabel>>
  parseQubitLabels(StringRef spec, const size_t nqubits) {
    if (spec.empty()) {
      return SmallVector<QubitLabel>{};
    }

    SmallVector<QubitLabel> labels(nqubits, QubitLabel::Data);
    for (size_t i = 0; i < std::min(spec.size(), labels.size()); ++i) {
      switch (spec[i]) {
      case 'A':
      case 'a':
      case '0':
        labels[i] = QubitLabel::Auxiliary;
        break;
      case 'B':
      case 'b':
      case '1':
        labels[i] = QubitLabel::Data;
        break;
      default:
        return failure();
      }
    }
    return labels;
  }

  /// Parse the `nnnEdges` option into a set of canonicalized (min, max)
  /// hardware-vertex pairs, opting into the NN/NNN edge-cost heuristic.
  /// `spec` is a comma-separated list of non-empty `siteA-siteB` tokens,
  /// using the target's own site identifiers. Each site identifier must
  /// resolve to a vertex of `target`, and each resolved pair must already be
  /// a coupling edge of `target`. Returns failure otherwise. Returns an
  /// empty set (disabling the heuristic) if `spec` is empty.
  [[nodiscard]] static FailureOr<DenseSet<IndexPairType>>
  parseNnnEdges(StringRef spec, const CompilerTarget& target) {
    DenseSet<IndexPairType> edges;
    if (spec.empty()) {
      return edges;
    }

    SmallVector<StringRef> tokens;
    spec.split(tokens, ',');
    for (const StringRef token : tokens) {
      if (token.empty()) {
        return failure();
      }

      SmallVector<StringRef, 2> parts;
      token.split(parts, '-');
      if (parts.size() != 2) {
        return failure();
      }

      CompilerTarget::SiteId siteA{};
      CompilerTarget::SiteId siteB{};
      if (parts[0].getAsInteger(10, siteA) ||
          parts[1].getAsInteger(10, siteB)) {
        return failure();
      }

      const auto vertexA = target.vertexForSite(siteA);
      const auto vertexB = target.vertexForSite(siteB);
      if (!vertexA || !vertexB) {
        return failure();
      }
      if (!target.areAdjacent(*vertexA, *vertexB)) {
        return failure();
      }

      edges.insert(std::minmax(*vertexA, *vertexB));
    }
    return edges;
  }

  /// Return the qubit values in `values`, preserving their relative order.
  static SmallVector<Value> getQubitValues(ValueRange values) {
    return to_vector(llvm::make_filter_range(
        values, [](Value value) { return isa<QubitType>(value.getType()); }));
  }

  /// Extend the init arguments of an `scf::ForOp` by adding a given range of
  /// additional SSA values. Replaces the existing operation and returns the
  /// newly created one.
  static scf::ForOp extend(scf::ForOp forOp, ValueRange addons,
                           IRRewriter& rewriter) {
    OpBuilder::InsertionGuard guard(rewriter);
    rewriter.setInsertionPoint(forOp);

    const auto res =
        forOp.replaceWithAdditionalIterOperands(rewriter, addons, true);
    assert(succeeded(res));
    auto newForOp = cast<scf::ForOp>(*res);

    for (const auto [before, after] : llvm::zip_equal(
             addons, newForOp.getResults().take_back(addons.size()))) {
      rewriter.replaceAllUsesExcept(before, after, newForOp);
    }
    return newForOp;
  }

  /// Extend the qubit arguments of an `IfOp` by adding a given range of
  /// additional SSA values. Replaces the existing operation and returns the
  /// newly created one.
  static IfOp extend(IfOp ifOp, ValueRange addons, IRRewriter& rewriter) {
    OpBuilder::InsertionGuard guard(rewriter);
    rewriter.setInsertionPoint(ifOp);

    auto newIfOp = ifOp.replaceWithAdditionalQubits(rewriter, addons);

    for (const auto [before, after] : llvm::zip_equal(
             addons, newIfOp->getResults().take_back(addons.size()))) {
      rewriter.replaceAllUsesExcept(before, after, newIfOp);
    }

    return newIfOp;
  }

  /// Extend the target arguments of an `IndexSwitchOp` by adding a given range
  /// of additional SSA values. Replaces the existing operation and returns the
  /// newly created one.
  static IndexSwitchOp extend(IndexSwitchOp switchOp, ValueRange addons,
                              IRRewriter& rewriter) {
    OpBuilder::InsertionGuard guard(rewriter);
    rewriter.setInsertionPoint(switchOp);

    auto newSwitchOp = switchOp.replaceWithAdditionalTargets(rewriter, addons);
    for (const auto [before, after] : llvm::zip_equal(
             addons, newSwitchOp.getLinearResults().take_back(addons.size()))) {
      rewriter.replaceAllUsesExcept(before, after, newSwitchOp);
    }
    return newSwitchOp;
  }

  /// Extend the arguments of an `scf::WhileOp` by adding a given range of
  /// additional SSA values. Replaces the existing operation and returns the
  /// newly created one.
  static scf::WhileOp extend(scf::WhileOp whileOp, ValueRange addons,
                             IRRewriter& rewriter) {
    OpBuilder::InsertionGuard guard(rewriter);
    rewriter.setInsertionPoint(whileOp);

    Block* oldBefBlock = whileOp.getBeforeBody();
    Block* oldAftBlock = whileOp.getAfterBody();

    const auto oldBefNumArgs = oldBefBlock->getNumArguments();
    const auto oldAftNumArgs = oldAftBlock->getNumArguments();

    // Create a new while op at the same location as the old one with the
    // additional arguments.

    SmallVector<Value> newInits(whileOp.getInits());
    newInits.append(addons.begin(), addons.end());

    SmallVector<Type> newTypes(whileOp.getResultTypes());
    newTypes.append(addons.getTypes().begin(), addons.getTypes().end());

    auto newWhileOp =
        rewriter.create<scf::WhileOp>(whileOp.getLoc(), newTypes, newInits);

    const SmallVector<Location> beforeLocs(newInits.size(), whileOp.getLoc());
    const SmallVector<Location> afterLocs(newTypes.size(), whileOp.getLoc());
    Block* newBefBlock =
        rewriter.createBlock(&newWhileOp.getBefore(), {},
                             ValueRange(newInits).getTypes(), beforeLocs);
    Block* newAftBlock =
        rewriter.createBlock(&newWhileOp.getAfter(), {}, newTypes, afterLocs);

    rewriter.mergeBlocks(oldBefBlock, newBefBlock,
                         newBefBlock->getArguments().take_front(oldBefNumArgs));
    rewriter.mergeBlocks(oldAftBlock, newAftBlock,
                         newAftBlock->getArguments().take_front(oldAftNumArgs));

    auto conditionOp = cast<scf::ConditionOp>(newBefBlock->getTerminator());
    rewriter.setInsertionPoint(conditionOp);

    // Replace the old condition operation with one that includes the new
    // "before" block arguments.

    SmallVector<Value> newConditionArgs(conditionOp.getArgs());
    llvm::append_range(newConditionArgs,
                       newBefBlock->getArguments().drop_front(oldBefNumArgs));

    rewriter.create<scf::ConditionOp>(
        conditionOp.getLoc(), conditionOp.getCondition(), newConditionArgs);
    rewriter.eraseOp(conditionOp);

    // Replace the old yield operation with one that includes the new "after"
    // block arguments.

    auto yieldOp = cast<scf::YieldOp>(newAftBlock->getTerminator());
    rewriter.setInsertionPoint(yieldOp);

    SmallVector<Value> newYieldArgs(yieldOp.getResults());
    llvm::append_range(newYieldArgs,
                       newAftBlock->getArguments().drop_front(oldAftNumArgs));

    rewriter.create<scf::YieldOp>(yieldOp.getLoc(), newYieldArgs);
    rewriter.eraseOp(yieldOp);

    // Finally, replace the old while operation with the new one.

    rewriter.replaceOp(
        whileOp, newWhileOp.getResults().take_front(whileOp.getNumResults()));

    for (const auto [before, after] : llvm::zip_equal(
             addons, newWhileOp->getResults().take_back(addons.size()))) {
      rewriter.replaceAllUsesExcept(before, after, newWhileOp);
    }

    return newWhileOp;
  }

  /// Return whether a wider-than-two-qubit operation may be routed as an
  /// atomic native gate, without requiring decomposition first.
  ///
  /// This is the single, isolated place this pass decides that policy: every
  /// other part of the router (the `Window`/`Node`/`getWindow`/`advance`/
  /// `search` machinery) only ever asks whether an operation's qubits can be
  /// placed on mutually adjacent hardware sites, never why. Today this
  /// requires an exact name-and-arity match against the target's explicitly
  /// declared native operations (see `CompilerTarget::supports`), mirroring
  /// how `CompilerTarget::supports` already recognizes e.g. a two-control
  /// `qco.ctrl(qco.x)`/`qco.ctrl(qco.z)` as `"ccx"`/`"ccz"`. A target that
  /// never explicitly declares its `operations` (i.e.
  /// `hasExplicitOperations()` is false) is intentionally excluded even
  /// though `CompilerTarget::supportsOperation` would otherwise report every
  /// operation as supported by default: this keeps every target that omits
  /// `operations` on the pass's prior, unconditional decomposition-required
  /// behavior. A future change could instead make this arity- and
  /// connectivity-only (routable whenever the target declares *some* native
  /// operation at this arity, regardless of which one) by editing only this
  /// function.
  [[nodiscard]] bool isNativelyRoutable(Operation* op) const {
    return target->hasExplicitOperations() && target->supports(op);
  }

  /// Return the wires of a dynamic computation.
  /// Scalar `qco.alloc` operations define program qubits directly. For
  /// `qtensor` allocations, the mapping pass assumes an extraction and
  /// insertion phase where the i-th extract defines the i-th tensor-backed
  /// program qubit. Thus, supported tensor programs have the following
  /// structure:
  ///
  ///   T ⨉ [qtensor::AllocOp]
  /// → N ⨉ [qtensor::ExtractOp]
  /// → (Computation)
  /// → N ⨉ [qtensor::InsertOp]
  /// → T ⨉ [qtensor::DeallocOp]
  ///
  /// If any of the above assumptions are violated, the function returns
  /// failure.
  FailureOr<Computation> discoverComputation(func::FuncOp func) {
    Computation computation;

    const auto discovery = func.walk([&](Operation* op) {
      if (auto unitary = dyn_cast<UnitaryOpInterface>(op)) {
        if (isa<BarrierOp>(op)) {
          return WalkResult::advance();
        }
        if (unitary.getNumQubits() > 2 && !isNativelyRoutable(op)) {
          unitary.emitError()
              << "cannot route an operation acting on "
              << unitary.getNumQubits()
              << " qubits; decompose it to one- and two-qubit operations "
                 "first";
          return WalkResult::interrupt();
        }
        computation.hasTwoQubitOperations |= unitary.getNumQubits() == 2;
      }

      if (!isa<AllocOp, qtensor::AllocOp>(op)) {
        return WalkResult::advance();
      }
      if (op->getParentRegion() == &func.getFunctionBody()) {
        TypeSwitch<Operation*>(op)
            .Case<AllocOp>([&](AllocOp alloc) {
              computation.scalarAllocations.emplace_back(alloc);
            })
            .Case<qtensor::AllocOp>([&](qtensor::AllocOp alloc) {
              computation.tensorAllocations.emplace_back(
                  TensorAllocation{.allocation = alloc});
            });
        return WalkResult::advance();
      }

      op->emitError()
          << "target mapping requires dynamic qubit allocations in the entry "
             "function body";
      return WalkResult::interrupt();
    });

    if (discovery.wasInterrupted()) {
      return failure();
    }

    for (auto alloc : computation.scalarAllocations) {
      const auto index = computation.wires.size();
      computation.wires.emplace_back(alloc.getResult());
      computation.infos.insertOrUpdate(index, index);
    }

    for (auto& tensor : computation.tensorAllocations) {
      bool isInitPhase = true;
      TensorIterator it(tensor.allocation.getResult());
      for (; it != std::default_sentinel; ++it) {
        Operation* const operation = it.operation();
        tensor.operations.emplace_back(operation);

        if (auto extract = dyn_cast<ExtractOp>(operation)) {
          if (!isInitPhase) {
            return func.emitError()
                   << "must extract and insert all qubits at once.";
          }

          const auto qubit = extract.getResult();
          const auto index = computation.wires.size();

          computation.wires.emplace_back(qubit);
          computation.infos.insertOrUpdate(index, index);

          continue;
        }

        if (isa<InsertOp>(operation)) {
          isInitPhase = false;
          continue;
        }
      }
    }

    return computation;
  }

  /// Perform placement by replacing dynamic qubits with static target sites
  /// and extending control-flow operations with target sites used for routing.
  ///
  /// Analogously to the discoverComputation function, the i-th extract
  /// operation defines the i-th program qubit.
  std::pair<Wires, WireInfos> place(Region& body, const Layout& layout,
                                    Computation& computation,
                                    IRRewriter& rewriter) {
    SmallVector<Value> staticQubits;
    staticQubits.reserve(target->numQubits());

    // Create and save static qubit operations.
    rewriter.setInsertionPointToStart(&body.front());
    for (size_t hw = 0; hw < layout.nqubits(); ++hw) {
      const auto site = target->siteForVertex(hw);
      auto op = StaticOp::create(rewriter, body.getLoc(), site);
      staticQubits.emplace_back(op.getQubit());
      rewriter.setInsertionPointAfter(op);
    }

    Wires wires;
    WireInfos infos;

    for (auto alloc : computation.scalarAllocations) {
      const auto prog = wires.size();
      const auto hw = layout.getHardwareIndex(prog);
      const auto qubit = staticQubits[hw];

      rewriter.replaceAllUsesWith(alloc.getResult(), qubit);
      rewriter.eraseOp(alloc);

      wires.emplace_back(qubit);
      infos.insertOrUpdate(prog, prog);
    }

    for (auto& tensor : computation.tensorAllocations) {
      for (Operation* const operation : tensor.operations) {
        TypeSwitch<Operation*>(operation)
            .Case<ExtractOp>([&](auto op) {
              const auto prog = wires.size();
              const auto hw = layout.getHardwareIndex(prog);
              const auto qubit = staticQubits[hw];

              rewriter.replaceAllUsesWith(op.getResult(), qubit);
              rewriter.replaceAllUsesWith(op.getOutTensor(), op.getTensor());
              rewriter.eraseOp(op);

              wires.emplace_back(qubit);
              infos.insertOrUpdate(prog, prog);
            })
            .Case<InsertOp>([&](auto op) {
              rewriter.setInsertionPointAfter(op);
              SinkOp::create(rewriter, op.getLoc(), op.getScalar());
              rewriter.replaceAllUsesWith(op.getResult(), op.getDest());
              rewriter.eraseOp(op);
            })
            .Case<DeallocOp>([&](auto op) { rewriter.eraseOp(op); });
      }

      rewriter.eraseOp(tensor.allocation);
    }

    // Create sinks for remaining, unused, static qubits.

    rewriter.setInsertionPoint(body.back().getTerminator());
    for (size_t prog = wires.size(); prog < layout.nqubits(); ++prog) {
      const auto hw = layout.getHardwareIndex(prog);
      const auto site = target->siteForVertex(hw);
      const auto qubit = staticQubits[site];

      wires.emplace_back(qubit);
      infos.insertOrUpdate(prog, prog);

      SinkOp::create(rewriter, body.getLoc(), qubit);
    }

    // Finally, update the SCF operations such that they take all static qubits
    // as input. To handle recursively nested SCF operations, use a stack of
    // (region, mapping) pairs.

    SmallVector<std::pair<Region&, DenseSet<Value>>> stack;
    stack.emplace_back(body, DenseSet<Value>{});

    while (!stack.empty()) {
      for (auto [region, qubits] = stack.pop_back_val();
           Operation& op : make_early_inc_range(region.getOps())) {
        TypeSwitch<Operation*>(&op)
            .Case<StaticOp>(
                [&](StaticOp staticOp) { qubits.insert(staticOp.getQubit()); })
            .Case<UnitaryOpInterface>([&](UnitaryOpInterface& uOp) {
              for (const auto [pred, succ] : llvm::zip_equal(
                       uOp.getInputQubits(), uOp.getOutputQubits())) {
                qubits.insert(succ);
                qubits.erase(pred);
              }
            })
            .Case<scf::ForOp>([&](scf::ForOp forOp) {
              assert(qubits.size() == layout.nqubits());

              llvm::for_each(getQubitValues(forOp.getInits()),
                             [&](Value v) { qubits.erase(v); });

              auto newForOp = extend(forOp, to_vector(qubits), rewriter);
              for (const auto [init, result] : llvm::zip_equal(
                       newForOp.getInits(), *newForOp.getLoopResults())) {
                if (isa<QubitType>(init.getType())) {
                  qubits.insert(result);
                  qubits.erase(init);
                }
              }

              const auto regionQubits =
                  getQubitValues(newForOp.getRegionIterArgs());
              stack.emplace_back(
                  newForOp.getRegion(),
                  DenseSet<Value>(regionQubits.begin(), regionQubits.end()));
            })
            .Case<scf::WhileOp>([&](scf::WhileOp whileOp) {
              assert(qubits.size() == layout.nqubits());

              llvm::for_each(getQubitValues(whileOp.getInits()),
                             [&](Value v) { qubits.erase(v); });

              auto newWhileOp = extend(whileOp, to_vector(qubits), rewriter);
              for (const auto [init, result] : llvm::zip_equal(
                       newWhileOp.getInits(), newWhileOp.getResults())) {
                if (isa<QubitType>(init.getType())) {
                  qubits.insert(result);
                  qubits.erase(init);
                }
              }

              const auto beforeArgs =
                  getQubitValues(newWhileOp.getBeforeArguments());
              const auto afterArgs =
                  getQubitValues(newWhileOp.getAfterArguments());
              stack.emplace_back(
                  newWhileOp.getBefore(),
                  DenseSet<Value>(beforeArgs.begin(), beforeArgs.end()));
              stack.emplace_back(
                  newWhileOp.getAfter(),
                  DenseSet<Value>(afterArgs.begin(), afterArgs.end()));
            })
            .Case<IfOp>([&](IfOp ifOp) {
              assert(qubits.size() == layout.nqubits());

              llvm::for_each(ifOp.getQubits(),
                             [&](Value v) { qubits.erase(v); });

              auto newIfOp = extend(ifOp, to_vector(qubits), rewriter);

              for (const auto [qubit, result] : llvm::zip_equal(
                       newIfOp.getQubits(), newIfOp.getLinearResults())) {
                qubits.insert(result);
                qubits.erase(qubit);
              }

              const auto thenArgs = newIfOp.getThenRegion().getArguments();
              const auto elseArgs = newIfOp.getElseRegion().getArguments();
              stack.emplace_back(
                  newIfOp.getThenRegion(),
                  DenseSet<Value>(thenArgs.begin(), thenArgs.end()));
              stack.emplace_back(
                  newIfOp.getElseRegion(),
                  DenseSet<Value>(elseArgs.begin(), elseArgs.end()));
            })
            .Case<IndexSwitchOp>([&](IndexSwitchOp switchOp) {
              assert(qubits.size() == layout.nqubits());

              llvm::for_each(switchOp.getTargets(),
                             [&](Value value) { qubits.erase(value); });

              auto newSwitchOp = extend(switchOp, to_vector(qubits), rewriter);
              for (const auto [target, result] :
                   llvm::zip_equal(newSwitchOp.getTargets(),
                                   newSwitchOp.getLinearResults())) {
                qubits.insert(result);
                qubits.erase(target);
              }

              for (Region* region : newSwitchOp.getRegions()) {
                const auto args = region->getArguments();
                stack.emplace_back(*region,
                                   DenseSet<Value>(args.begin(), args.end()));
              }
            })
            .Case<ResetOp, MeasureOp>([&](auto resetOp) {
              qubits.insert(resetOp.getQubitOut());
              qubits.erase(resetOp.getQubitIn());
            })
            .Case<AllocOp, qtensor::AllocOp>([&](auto) {
              llvm::reportFatalInternalError("unexpected dynamic qubit alloc");
            });
      }
    }

    return {wires, infos};
  }

  /// Execute `ntrials` many (parallel) initial layout refinement trials and
  /// return the heuristically best one.
  ///
  /// The function uses the SABRE Approach to improve the initial layout:
  /// Traverse the layers of the program from left-to-right-to-left and
  /// cold-route along the way. Repeat this procedure "niterations" times and
  /// finally find the trial with the fewest SWAPs on the final backwards pass
  /// and return the respective layout.
  FailureOr<Layout> generateLayout(const Wires& wires, const WireInfos& infos) {
    if (!target->hasExplicitTopology()) {
      return Layout::fromMapping(
          llvm::to_vector(llvm::seq(target->numQubits())));
    }

    std::mt19937_64 rng{seed};

    struct Trial {
      RoutingBundle bundle;
      Statistics stats{};
      bool success{false};
    };

    SmallVector<Trial, 0> trials;
    trials.reserve(ntrials);
    for (size_t i = 0; i < ntrials; ++i) {
      trials.emplace_back(
          RoutingBundle{.wires = wires,
                        .infos = infos,
                        .layout = Layout::random(target->numQubits(), rng())});
    }

    parallelForEach(&getContext(), trials, [&, this](Trial& t) {
      for (size_t i = 0; i < niterations; ++i) {
        if (route<WireDirection::Forward>(t.bundle, t.stats).failed()) {
          return;
        }
        t.stats.nswaps = 0;
        if (route<WireDirection::Backward>(t.bundle, t.stats).failed()) {
          return;
        }
      }

      t.success = true;
    });

    Trial* best = nullptr;
    for (Trial& t : trials) {
      if (t.success &&
          (best == nullptr || best->stats.nswaps > t.stats.nswaps)) {
        best = &t;
      }
    }

    if (best == nullptr) {
      return failure();
    }

    return best->bundle.layout;
  }

  /// Perform A* search to find a sequence of SWAPs that makes all two-qubit ops
  /// inside the first layer executable.
  ///
  /// The iteration budget is b^{3} node expansions, i.e. roughly a depth-3
  /// search in a tree with branching factor b, where b is the product of the
  /// architecture's maximum qubit degree and the maximum number of two-qubit
  /// gates in any layer: `b = maxDegree × ⌈N/2⌉`. A hard cap prevents
  /// impractical runtimes on larger architectures.
  ///
  /// Returns `failure`, if the A* search fails.
  FailureOr<SmallVector<IndexPairType>> search(const Window& window,
                                               const Layout& layout) const {
    constexpr size_t cap = 25'000'000UL;

    const size_t b = target->maxDegree() * ((target->numQubits() + 1) / 2);
    const size_t budget = std::min(b * b * b, cap);

    const Parameters params{.alpha = alpha, .lambda = lambda};

    llvm::SpecificBumpPtrAllocator<Node> arena;
    llvm::PriorityQueue<Node*, std::vector<Node*>, Node::ComparePointer>
        frontier;

    // Early exit, if the root node is a goal node already.
    Node* root = std::construct_at(arena.Allocate(), layout,
                                   !qubitLabels.empty(), !nnnEdgeSet.empty());
    if (root->isGoal(window.front(), *target)) {
      return SmallVector<IndexPairType>{};
    }

    frontier.emplace(root);

    DenseMap<ArrayRef<size_t>, size_t> bestDepth;
    SmallVector<IndexPairType, 6> expansionSet;

    size_t i = 0;
    while (!frontier.empty() && i < budget) {
      Node* curr = frontier.top();
      frontier.pop();

      // Multiple sequences of SWAPs can lead to the same layout and the same
      // layout creates the same child-nodes. Thus, if we've seen a layout
      // already at a lower depth don't reexpand the current node (and hence
      // recreate the same child nodes).

      const auto [it, inserted] = bestDepth.try_emplace(
          curr->layout.getProgramToHardware(), curr->depth);
      if (!inserted) {
        if (const auto otherDepth = it->getSecond();
            curr->depth >= otherDepth) {
          ++i;
          continue;
        }

        it->second = curr->depth;
      }

      // If the currently visited node is a goal node, reconstruct the
      // sequence of SWAPs from this node to the root.

      if (curr->isGoal(window.front(), *target)) {
        SmallVector<IndexPairType> seq(curr->depth);
        size_t j = seq.size() - 1;
        for (const Node* n = curr; n->parent != nullptr; n = n->parent) {
          seq[j] = n->swap;
          --j;
        }

        return seq;
      }

      // Given a layout, create child-nodes for each possible SWAP
      // between two neighboring hardware qubits.

      expansionSet.clear();
      for (const auto prog : window.front()) {
        const auto hw0 = curr->layout.getHardwareIndex(prog);
        target->forEachNeighbour(hw0, [&](const auto hw1) {
          // Ensure consistent hashing/comparison.
          const IndexPairType swap = std::minmax(hw0, hw1);
          if (is_contained(expansionSet, swap)) {
            return;
          }
          expansionSet.push_back(swap);

          frontier.emplace(std::construct_at(
              arena.Allocate(), curr, swap, window, *target, params,
              ArrayRef(qubitLabels), nnnEdgeSet, nnnCostMultiplier));
        });
      }

      ++i;
    }

    return failure();
  }

  /// Return the SWAP sequence to move from one layout to another.
  /// Implements the 4-Approximation algorithm described in arXiv:1602.05150v3.
  [[nodiscard]] SmallVector<IndexPairType> restore(const Layout& from,
                                                   const Layout& to) const {
    Layout curr(from);
    FGraph f(*target);
    SmallVector<IndexPairType> swaps;

    while (true) {
      f.reset();
      f.construct(curr, to);

      if (const auto happy = f.findHappySWAPChain()) {
        for (const auto& swap : *happy) {
          swaps.emplace_back(swap);
          curr.swap(swap.first, swap.second);
        }
        continue;
      }

      // If there are no happy or unhappy swaps anymore,
      // the final placement of every token is reached.

      const auto unhappy = f.findUnhappySWAP();
      if (!unhappy) {
        break;
      }

      swaps.emplace_back(*unhappy);
      curr.swap(unhappy->first, unhappy->second);
    }

    assert(curr == to);

    return swaps;
  }

  /// Return a pair of SWAP sequences to transform two layouts into each other.
  /// Inspired by the 4-Approximation algorithm described in arXiv:1602.05150v3,
  /// with the key difference that the goal permutation is not static.
  [[nodiscard]] std::tuple<Layout, SmallVector<IndexPairType>,
                           SmallVector<IndexPairType>>
  converge(const Layout& lhs, const Layout& rhs) const {
    std::array layouts{Layout(lhs), Layout(rhs)};
    std::array graphs{FGraph(*target), FGraph(*target)};
    std::array<SmallVector<IndexPairType>, 2> swaps{};

    std::mt19937 gen(seed);
    std::uniform_int_distribution coin(0, 1);

    while (true) {
      size_t i = 0;
      for (; i < 2; ++i) {
        FGraph& f = graphs[i];

        f.reset();
        f.construct(layouts[i], layouts[(i + 1) % 2]);

        if (const auto happy = f.findHappySWAPChain()) {
          for (const auto& swap : *happy) {
            swaps[i].emplace_back(swap);
            layouts[i].swap(swap.first, swap.second);
          }
          break;
        }
      }

      // If we exit early from the loop, we've found a happy SWAP chain.
      if (i != 2) {
        continue;
      }

      // Otherwise, we randomly apply an unhappy SWAP to one of the layouts.
      // If there is no happy or unhappy swaps anymore, the final placement of
      // every token is reached.

      i = coin(gen);

      const auto unhappy = graphs[i].findUnhappySWAP();
      if (!unhappy) {
        break;
      }

      swaps[i].emplace_back(*unhappy);
      layouts[i].swap(unhappy->first, unhappy->second);
    }

    assert(layouts[0] == layouts[1]);

    return {layouts[0], std::move(swaps[0]), std::move(swaps[1])};
  }

  /// Return the "average" layout by computing the borda count, where each
  /// layout is a voter and each hardware index counts as a candidate. One vote
  /// is the order (the permutation) of program-to-hardware indices.
  template <typename Range> static Layout vote(Range layouts) {
    assert(!layouts.empty() && "expected at least one layout");
    const auto ncandidates = (*layouts.begin()).nqubits();

    SmallVector<size_t> scores(ncandidates, 0);
    for (const Layout& layout : layouts) {
      for (const auto [rank, hw] : enumerate(layout.getProgramToHardware())) {
        scores[hw] += ncandidates - rank - 1;
      }
    }

    auto mapping = llvm::to_vector(llvm::seq(ncandidates));
    llvm::sort(mapping, [&](const size_t lhs, const size_t rhs) {
      return scores[lhs] != scores[rhs]
                 ? scores[lhs] > scores[rhs]
                 : lhs < rhs; // Ensure order on borda equality.
    });

    return Layout::fromMapping(mapping);
  }

  /// Skip to the end of the qubit-group block for every wire iterator in
  /// `its`, where initially every iterator must point at the same
  /// multi-qubit operation (a single pair for a two-qubit gate; a wider
  /// group for a native gate acting on more qubits).
  template <WireDirection Direction>
  static void skipQubitGroupBlock(MutableArrayRef<WireIterator> its) {
    using Traits = WireTraversalTraits<Direction>;

    // Traverses the group of wire iterators in tandem until a matching
    // multi-qubit operation is found on every one of them. If they are all
    // equivalent, continue. Otherwise, stop.

    SmallVector<WireIterator, 3> block(its.begin(), its.end());
    while (true) {
      for (auto& it : block) {
        while (Traits::isActive(it)) {
          std::ranges::advance(it, Traits::stride());

          if (it.operation() == nullptr) { // isa<Blockargument>
            return;
          }

          if (auto u = dyn_cast<UnitaryOpInterface>(it.operation());
              u && u.getNumQubits() > 1) {
            // Handle the same-width barrier edge case explicitly.
            if (isa<BarrierOp>(u) && u.getNumQubits() != block.size()) {
              return;
            }
            // Otherwise stop for subsequent group-unitary comparison.
            break;
          }
        }

        if (it == std::default_sentinel) {
          return;
        }
      }

      if (llvm::any_of(block, [&](const WireIterator& it) {
            return it.operation() != block.front().operation();
          })) {
        return;
      }

      llvm::copy(block, its.begin());
    }
  }

  /// Return a window of layers with a maximum size of `1 + nlookahead`.
  template <WireDirection Direction>
  Window getWindow(Wires wires, const WireInfos& infos) {
    Window window;
    window.reserve(1 + nlookahead);

    walkProgramGraph<Direction>(
        wires, [&](const ReadyMap& ready, ReleasedOps& released) {
          if (ready.empty()) {
            return WalkResult::advance();
          }

          for (const auto& [op, indices] : ready) {
            if (isa<UnitaryOpInterface>(op)) {
              IndexGroupType group;
              group.reserve(indices.size());
              for (const size_t idx : indices) {
                group.push_back(infos.lookupProgram(idx));
              }

              window.emplace_back(std::move(group));
              if (window.size() == 1 + nlookahead) {
                return WalkResult::interrupt();
              }

              SmallVector<WireIterator, 3> groupWires;
              groupWires.reserve(indices.size());
              for (const size_t idx : indices) {
                groupWires.push_back(wires[idx]);
              }
              skipQubitGroupBlock<Direction>(groupWires);
              for (size_t pos = 0; pos < indices.size(); ++pos) {
                wires[indices[pos]] = groupWires[pos];
              }

              released.emplace_back(op);
              return WalkResult::advance();
            }

            released.emplace_back(op);
            return WalkResult::advance();
          }

          return WalkResult::advance();
        });

    return window;
  }

  /// Insert SWAP operations, exchanging two qubits, virtually
  /// (`RoutingMode::Cold`) or into the IR (`RoutingMode::Hot`). The function
  /// expects that each wire points at the correct insertion point.
  template <RoutingMode Mode>
  static void insertSWAPs(ArrayRef<IndexPairType> swaps, RoutingBundle& bundle,
                          Statistics& stats, IRRewriter* rewriter) {
    auto& [wires, infos, layout] = bundle;
    for (const auto& [hw0, hw1] : swaps) {
      const auto [prog0, prog1] = layout.getProgramIndices(hw0, hw1);

      if constexpr (Mode == RoutingMode::Hot) {
        assert(infos.containsProgram(prog0) && infos.containsProgram(prog1) &&
               "expected the routing preview to materialize SWAP operands");
        const auto i0 = infos.lookupIndex(prog0);
        const auto i1 = infos.lookupIndex(prog1);

        auto& w0 = wires[i0];
        auto& w1 = wires[i1];

        const auto in0 = w0.qubit();
        const auto in1 = w1.qubit();

        rewriter->setInsertionPointAfterValue(in0); // Valid bc. Hot => Forward.
        auto swapOp = SWAPOp::create(*rewriter, in0.getLoc(), in0, in1);

        const auto out0 = swapOp.getQubit0Out();
        const auto out1 = swapOp.getQubit1Out();

        rewriter->replaceAllUsesExcept(in0, out1, swapOp);
        rewriter->replaceAllUsesExcept(in1, out0, swapOp);

        infos.swap(prog0, prog1);

        std::advance(w0, 1); // Move to SWAP.
        std::advance(w1, 1);
      }

      layout.swap(hw0, hw1);
    }

    stats.nswaps += swaps.size();
  }

  /// Advance past all executable gates and return operations with nested
  /// regions and the respective wire indices. Stops when no more executable
  /// gates are found. After the function returns, the wires point at the
  /// results of non-executable gates or operations with nested regions.
  template <WireDirection Direction>
  RecursiveRoutingStack advance(Wires& wires, const WireInfos& infos,
                                const Layout& layout) {
    DenseSet<Operation*> visited;
    RecursiveRoutingStack stack;

    // Advance wires past all executable gates and push operations with
    // nested regions and the respective wire indices of their inputs onto the
    // result stack.

    walkProgramGraph<Direction>(wires, [&](const ReadyMap& ready,
                                           ReleasedOps& released) {
      if (ready.empty()) {
        return WalkResult::advance();
      }

      for (const auto& [op, indices] : ready) {
        if (isa<BarrierOp>(op)) {
          released.emplace_back(op);
          continue;
        }

        if (isa<UnitaryOpInterface>(op)) {
          SmallVector<size_t, 3> hws;
          hws.reserve(indices.size());
          for (const size_t idx : indices) {
            hws.push_back(layout.getHardwareIndex(infos.lookupProgram(idx)));
          }

          bool executable = true;
          for (size_t i = 0; executable && i < hws.size(); ++i) {
            for (size_t j = i + 1; j < hws.size(); ++j) {
              if (!target->areAdjacent(hws[i], hws[j])) {
                executable = false;
                break;
              }
            }
          }

          if (executable) {
            released.emplace_back(op);
          }
          continue;
        }

        if (op->getNumRegions() > 0 && visited.insert(op).second) {
          assert((isa<scf::ForOp, scf::WhileOp, IfOp, IndexSwitchOp>(op)));
          stack.emplace_back(op, indices);
          continue;
        }
      }

      if (released.empty()) {
        return WalkResult::interrupt();
      }

      return WalkResult::advance();
    });

    return stack;
  }

  /// Return `values` with only the qubit entries realigned according to the
  /// given permutation of hardware indices.
  static SmallVector<Value> realignQubitValues(ValueRange values,
                                               ArrayRef<size_t> perm,
                                               const RoutingBundle& bundle) {
    // Map hardware indices to qubit values for the given bundle.
    DenseMap<size_t, Value> m(bundle.wires.size());
    for (size_t i = 0; i < bundle.wires.size(); ++i) {
      const auto prog = bundle.infos.lookupProgram(i);
      const auto hw = bundle.layout.getHardwareIndex(prog);
      m.try_emplace(hw, bundle.wires[i].qubit());
    }

    SmallVector<Value> realigned(values);
    size_t qubitIndex = 0;
    for (Value& value : realigned) {
      if (isa<QubitType>(value.getType())) {
        value = m.at(perm[qubitIndex++]);
      }
    }
    assert(qubitIndex == perm.size());
    return realigned;
  }

  /// Processes the recursive stack item by routing the nested operation and
  /// inserting epilogue SWAPs.
  template <WireDirection Direction, RoutingMode Mode = RoutingMode::Cold>
    requires(Mode != RoutingMode::Hot || Direction == WireDirection::Forward)
  LogicalResult dispatch(const RecursiveRoutingStackItem& item,
                         RoutingBundle& parent, Statistics& stats,
                         IRRewriter* rewriter = nullptr) {
    const auto& [op, indices] = item;

    SmallVector<size_t> permutation(indices.size());
    SmallVector<RoutingBundle, 0> children =
        TypeSwitch<Operation*, SmallVector<RoutingBundle, 0>>(op)
            .template Case<scf::ForOp, scf::WhileOp>([&](auto) {
              return SmallVector<RoutingBundle, 0>{
                  RoutingBundle{.layout = parent.layout}};
            })
            .template Case<IfOp>([&](IfOp) {
              return SmallVector<RoutingBundle, 0>(
                  2, RoutingBundle{.layout = parent.layout});
            })
            .template Case<IndexSwitchOp>([&](IndexSwitchOp switchOp) {
              return SmallVector<RoutingBundle, 0>(
                  switchOp.getNumRegions(),
                  RoutingBundle{.layout = parent.layout});
            })
            .Default([](Operation* op) -> SmallVector<RoutingBundle, 0> {
              report_fatal_error("unhandled region op in dispatch: " +
                                 op->getName().getStringRef());
            });

    SmallVector<std::optional<size_t>> resultToQubitIndex(op->getNumResults());
    size_t numQubitResults = 0;
    for (const auto res : op->getResults()) {
      if (isa<QubitType>(res.getType())) {
        resultToQubitIndex[res.getResultNumber()] = numQubitResults++;
      }
    }
    assert(numQubitResults == indices.size());

    SmallVector<Value> whileBeforeQubits;
    SmallVector<Value> whileConditionQubits;
    if (auto whileOp = dyn_cast<scf::WhileOp>(op)) {
      whileBeforeQubits = getQubitValues(whileOp.getBeforeArguments());
      whileConditionQubits = getQubitValues(
          cast<scf::ConditionOp>(whileOp.getBeforeBody()->getTerminator())
              .getArgs());
    }

    for (size_t i : indices) {
      const auto prog = parent.infos.lookupProgram(i);
      const auto hw = parent.layout.getHardwareIndex(prog);
      const auto res = cast<OpResult>(parent.wires[i].qubit());
      const auto resNum = res.getResultNumber();
      const auto qubitResNum = *resultToQubitIndex[resNum];

      const auto append = [&](RoutingBundle& child, Value arg, Value yielded) {
        child.infos.insertOrUpdate(child.infos.size(), prog);
        child.wires.emplace_back([&] -> Value {
          if constexpr (Direction == WireDirection::Forward) {
            return arg;
          } else {
            return yielded;
          }
        }());
      };

      TypeSwitch<Operation*>(op)
          .template Case<scf::ForOp>([&](scf::ForOp forOp) {
            const auto arg = forOp.getTiedLoopRegionIterArg(res);
            const auto yielded = forOp.getTiedLoopYieldedValue(arg)->get();
            append(children[0], arg, yielded);
          })
          .template Case<scf::WhileOp>([&](scf::WhileOp) {
            const auto arg = whileBeforeQubits[qubitResNum];
            const auto yielded = whileConditionQubits[qubitResNum];
            append(children[0], arg, yielded);
          })
          .template Case<IfOp>([&](IfOp ifOp) {
            OpOperand* const qubit = ifOp.getTiedQubit(res);
            const auto thenArg = ifOp.getTiedThenBlockArgument(qubit);
            const auto thenYielded =
                ifOp.getTiedThenYieldedValue(thenArg)->get();
            const auto elseArg = ifOp.getTiedElseBlockArgument(qubit);
            const auto elseYielded =
                ifOp.getTiedElseYieldedValue(elseArg)->get();

            append(children[0], thenArg, thenYielded);
            append(children[1], elseArg, elseYielded);
          })
          .template Case<IndexSwitchOp>([&](IndexSwitchOp switchOp) {
            OpOperand* const qubit = switchOp.getTiedTarget(res);
            const auto defaultArg = switchOp.getTiedDefaultBlockArgument(qubit);
            const auto defaultYielded =
                switchOp.getTiedDefaultYieldedValue(defaultArg)->get();
            append(children[0], defaultArg, defaultYielded);

            for (size_t r = 1; r < switchOp.getNumRegions(); ++r) {
              const auto arg = switchOp.getTiedCaseBlockArgument(qubit, r - 1);
              const auto yielded =
                  switchOp.getTiedCaseYieldedValue(arg, r - 1)->get();
              append(children[r], arg, yielded);
            }
          });

      permutation[qubitResNum] = hw;
    }

    // Route each child branch and prepare the wire iterators for
    // epilogue SWAP insertion, i.e., point each iterator at the final
    // qubit op (note: might be a measurement) before the yield.
    // TODO: Parallelize multiple children, if possible.

    for (auto& child : children) {
      if (failed(route<Direction, Mode>(child, stats, rewriter))) {
        return failure();
      }

      if constexpr (Mode == RoutingMode::Hot) {
        for_each(child.wires, [](auto& it) { std::advance(it, -2); });
      }
    }

    // Exception: The layout of the "after" region depends on the final layout
    // of the before region. Thus, create / route the second child region /
    // bundle here.

    if (auto whileOp = dyn_cast<scf::WhileOp>(op)) {
      children.emplace_back(RoutingBundle{.layout = children[0].layout});
      assert(children.size() == 2);

      const auto values = [&] -> ValueRange {
        if constexpr (Direction == WireDirection::Forward) {
          return whileOp.getAfterArguments();
        }
        return cast<scf::YieldOp>(whileOp.getAfterBody()->getTerminator())
            .getResults();
      }();

      for (auto [i, arg] : llvm::enumerate(getQubitValues(values))) {
        const auto hw = permutation[i];
        const auto prog = children[0].layout.getProgramIndex(hw);
        children[1].wires.emplace_back(arg);
        children[1].infos.insertOrUpdate(i, prog);
      }

      if (failed(route<Direction, Mode>(children[1], stats, rewriter))) {
        return failure();
      }

      if constexpr (Mode == RoutingMode::Hot) {
        for_each(children[1].wires, [](auto& it) { std::advance(it, -2); });
      }
    }

    // Find (insert) the epilogue SWAP sequence for (into) the child region
    // using the restore (scf::ForOp, scf::While), converge (IfOp), and vote
    // and restore (IndexSwitchOp) strategies.

    const Layout exit =
        TypeSwitch<Operation*, Layout>(op)
            .Case<scf::ForOp>([&](scf::ForOp) {
              const auto swaps = restore(children[0].layout, parent.layout);
              insertSWAPs<Mode>(swaps, children[0], stats, rewriter);
              return parent.layout;
            })
            .template Case<scf::WhileOp>([&](scf::WhileOp) {
              const auto swaps = restore(children[1].layout, parent.layout);
              insertSWAPs<Mode>(swaps, children[1], stats, rewriter);
              // The scf::YieldOp is the terminator in the before region and
              // thus determines the final output layout.
              return children[0].layout;
            })
            .template Case<IfOp>([&](IfOp) {
              const auto [convergedLayout, fst, snd] =
                  converge(children[0].layout, children[1].layout);
              insertSWAPs<Mode>(fst, children[0], stats, rewriter);
              insertSWAPs<Mode>(snd, children[1], stats, rewriter);
              return convergedLayout;
            })
            .template Case<IndexSwitchOp>([&](IndexSwitchOp) {
              auto winner = vote(map_range(
                  children, [](const RoutingBundle& b) -> const Layout& {
                    return b.layout;
                  }));
              for (RoutingBundle& child : children) {
                const auto swaps = restore(child.layout, winner);
                insertSWAPs<Mode>(swaps, child, stats, rewriter);
              }
              return winner;
            });

    if constexpr (Mode == RoutingMode::Hot) {
      // Realign terminator values to ensure that i-th input qubit and the
      // i-th output qubit represent the equivalent hardware qubit. This is
      // redundant for scf::ForOp because its layout is restored, but handling
      // every supported region operation uniformly keeps this path simple.

      for (const auto& [region, child] :
           llvm::zip_equal(op->getRegions(), children)) {
        assert(region.hasOneBlock());

        Block* const block = &region.front();
        Operation* const terminator = block->getTerminator();

        rewriter->setInsertionPoint(terminator);
        TypeSwitch<Operation*>(terminator)
            .template Case<scf::YieldOp>([&](scf::YieldOp yieldOp) {
              rewriter->replaceOpWithNewOp<scf::YieldOp>(
                  yieldOp,
                  realignQubitValues(yieldOp.getResults(), permutation, child));
            })
            .template Case<scf::ConditionOp>([&](scf::ConditionOp condOp) {
              rewriter->replaceOpWithNewOp<scf::ConditionOp>(
                  condOp, condOp.getCondition(),
                  realignQubitValues(condOp.getArgs(), permutation, child));
            })
            .template Case<YieldOp>([&](YieldOp yieldOp) {
              rewriter->replaceOpWithNewOp<YieldOp>(
                  yieldOp,
                  realignQubitValues(yieldOp.getTargets(), permutation, child));
            });

        // Sort topologically to fix any occurring SSA dominance errors.

        sortTopologically(block);
      }
    }

    // If the operation is a scf::ForOp, where the parent.layout =
    // child.layout, we are done. Otherwise, propagate the final layout and
    // index-to-program mapping to the parent.

    if (!isa<scf::ForOp>(op)) {
      WireInfos realigendInfos;
      for (size_t i = 0; i < parent.wires.size(); ++i) {
        const auto oldProg = parent.infos.lookupProgram(i);
        const auto oldHw = parent.layout.getHardwareIndex(oldProg);
        const auto newProg = exit.getProgramIndex(oldHw);
        realigendInfos.insertOrUpdate(i, newProg);
      }

      parent.layout = exit;
      parent.infos = std::move(realigendInfos);
    }

    // Finally, move past the operation with nested regions by
    // incrementing the respective global wires.

    for_each(indices, [&](size_t i) {
      std::advance(parent.wires[i], WireTraversalTraits<Direction>::stride());
    });

    return success();
  }

  /// Iterates over a dynamically computed window of layers and uses A* search
  /// to find a SWAP sequence that makes each layer executable. Depending on
  /// the template parameter, this function only updates the layout or also
  /// inserts the SWAPs into the IR. The function returns `failure` if A* is
  /// unable to find a solution.
  template <WireDirection Direction, RoutingMode Mode = RoutingMode::Cold>
    requires(Mode != RoutingMode::Hot || Direction == WireDirection::Forward)
  LogicalResult route(RoutingBundle& bundle, Statistics& stats,
                      IRRewriter* rewriter = nullptr) {
    auto& [wires, infos, layout] = bundle;

    while (true) {

      while (true) {
        const auto stack = advance<Direction>(wires, infos, layout);
        if (stack.empty()) {
          break;
        }
        for (const auto& item : stack) {
          if (dispatch<Direction, Mode>(item, bundle, stats, rewriter)
                  .failed()) {
            return failure();
          }
        }
      }

      const auto window = getWindow<Direction>(wires, infos);
      if (window.empty()) {
        break;
      }

      const auto swaps = search(window, layout);
      if (failed(swaps)) {
        return failure();
      }

      if constexpr (Mode == RoutingMode::Hot) {

        // At this point the wire iterators either point to
        // std::default_sentinel or a multi-qubit gate (incl. barriers) of
        // the current or subsequent layers. The former must be decremented
        // twice (sentinel → sink → unitary/static). For the latter, we
        // must ensure the insertion point is before the multi-qubit gates.

        for (auto& it : wires) {
          std::advance(it, it == std::default_sentinel ? -2 : -1);
        }
      }

      insertSWAPs<Mode>(*swaps, bundle, stats, rewriter);

      if constexpr (Mode == RoutingMode::Hot) {

        // After SWAP insertion, a wire is either untouched by the SWAP
        // insertion or pointing at a SWAP operation. If the former is the
        // case, incrementing the wire iterator will undo the previous
        // decrement, leaving it at the same position as before the SWAP
        // insertion. Otherwise, an increment will move the iterator to the
        // multi-qubit op of the current or subsequent layer or to a sink (and
        // thus std::default_sentinel).

        for_each(wires, [](auto& it) { std::advance(it, 1); });
      }
    }

    return success();
  }

  std::optional<CompilerTarget> target;

  /// Per-program-qubit A/B type labels for the opt-in stateful swap
  /// heuristic, parsed from `qubitTypeLabels` at the start of
  /// `runOnOperation`. Empty when the heuristic is disabled.
  SmallVector<QubitLabel> qubitLabels;

  /// Canonicalized (min, max) hardware-vertex edges for the opt-in NN/NNN
  /// edge-cost heuristic, parsed from the `nnnEdges` option at the start of
  /// `runOnOperation`. Named distinctly from the `nnnEdges` option field
  /// (inherited from `MappingPassBase`) to avoid shadowing it, mirroring how
  /// `qubitLabels` is named distinctly from the `qubitTypeLabels` option
  /// field. Empty when the heuristic is disabled.
  DenseSet<IndexPairType> nnnEdgeSet;
};

} // namespace

std::unique_ptr<Pass> createMappingPass(const CompilerTarget& target,
                                        MappingPassOptions options) {
  return std::make_unique<MappingPass>(target, options);
}

} // namespace mlir::qco
