WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2509690 heartbeat IPC: 3.985 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5010921 heartbeat IPC: 3.998 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6261527 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6261527 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8380350 heartbeat IPC: 2.968 cumulative IPC: 2.36 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 14914654 heartbeat IPC: 1.53 cumulative IPC: 1.733 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 21916900 heartbeat IPC: 1.428 cumulative IPC: 1.597 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 29087119 heartbeat IPC: 1.395 cumulative IPC: 1.533 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 36569361 heartbeat IPC: 1.336 cumulative IPC: 1.485 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 44115687 heartbeat IPC: 1.325 cumulative IPC: 1.453 (Simulation time: 00 hr 03 min 58 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_931.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000004 cycles: 51290703 heartbeat IPC: 1.394 cumulative IPC: 1.444 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 58634109 heartbeat IPC: 1.362 cumulative IPC: 1.432 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 63214350 heartbeat IPC: 2.183 cumulative IPC: 1.492 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 67791308 heartbeat IPC: 2.185 cumulative IPC: 1.544 (Simulation time: 00 hr 06 min 06 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 65076512 cumulative IPC: 1.537 (Simulation time: 00 hr 06 min 22 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 65076512 cumulative IPC: 1.537 (Simulation time: 00 hr 06 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_931.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.537 instructions: 100000000 cycles: 65076512
CPU 0 Branch Prediction Accuracy: 88.12% MPKI: 23.07 Average ROB Occupancy at Mispredict: 13.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 2.21
BRANCH_CONDITIONAL: 20.9
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00117
BRANCH_RETURN: 4e-05

L1D TOTAL        ACCESS:   26831914 HIT:   24711844 MISS:    2120070
L1D LOAD         ACCESS:   16755376 HIT:   15224516 MISS:    1530860
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10075582 HIT:    9486702 MISS:     588880
L1D TRANSLATION  ACCESS:        956 HIT:        626 MISS:        330
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 30.32 cycles
L1I TOTAL        ACCESS:      19698 HIT:      16151 MISS:       3547
L1I LOAD         ACCESS:      19698 HIT:      16151 MISS:       3547
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 85.07 cycles
L2C TOTAL        ACCESS:    1215173 HIT:     651041 MISS:     564132
L2C LOAD         ACCESS:     940314 HIT:     490412 MISS:     449902
L2C RFO          ACCESS:     105335 HIT:      17902 MISS:      87433
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     169195 HIT:     142470 MISS:      26725
L2C TRANSLATION  ACCESS:        329 HIT:        257 MISS:         72
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 110.3 cycles
LLC TOTAL        ACCESS:     672691 HIT:     450557 MISS:     222134
LLC LOAD         ACCESS:     449902 HIT:     355660 MISS:      94242
LLC RFO          ACCESS:      87433 HIT:      18198 MISS:      69235
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     135284 HIT:      76663 MISS:      58621
LLC TRANSLATION  ACCESS:         72 HIT:         36 MISS:         36
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 230.9 cycles
cpu0_DTLB TOTAL        ACCESS:   23788948 HIT:   23193696 MISS:     595252
cpu0_DTLB LOAD         ACCESS:   23788948 HIT:   23193696 MISS:     595252
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.07 cycles
cpu0_ITLB TOTAL        ACCESS:      17481 HIT:      16608 MISS:        873
cpu0_ITLB LOAD         ACCESS:      17481 HIT:      16608 MISS:        873
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.22 cycles
cpu0_STLB TOTAL        ACCESS:     578211 HIT:     577255 MISS:        956
cpu0_STLB LOAD         ACCESS:     578211 HIT:     577255 MISS:        956
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 334.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      35980
  ROW_BUFFER_MISS:     127338
 AVG DBUS CONGESTED CYCLE: 3.957
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       5689
  FULL:      84956
