// Seed: 3572464908
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    output logic id_9,
    input logic id_10,
    input logic id_11,
    input id_12,
    input id_13,
    output id_14,
    input logic id_15,
    input id_16,
    output id_17
);
  logic id_18;
  logic id_19;
  logic id_20;
endmodule
`timescale 1ps / 1ps
module module_1 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  always @(negedge id_5) begin
    id_17 = 1;
  end
endmodule
