{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 21:38:37 2022 " "Info: Processing started: Wed Oct 26 21:38:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_1_SoPC -c Lab_1_SoPC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_1_SoPC -c Lab_1_SoPC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_50 " "Info: Assuming node \"iCLK_50\" is an undefined clock" {  } { { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register NIOS_System_1:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 197.32 MHz 5.068 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 197.32 MHz between source register \"NIOS_System_1:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 5.068 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.325 ns + Longest register register " "Info: + Longest register to register delay is 2.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NIOS_System_1:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[0\] 1 REG LCFF_X56_Y18_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y18_N25; Fanout = 2; REG Node = 'NIOS_System_1:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.275 ns) 1.008 ns sld_hub:sld_hub_inst\|hub_tdo_reg~324 2 COMB LCCOMB_X60_Y18_N26 1 " "Info: 2: + IC(0.733 ns) + CELL(0.275 ns) = 1.008 ns; Loc. = LCCOMB_X60_Y18_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~324'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.419 ns) 1.668 ns sld_hub:sld_hub_inst\|hub_tdo_reg~325 3 COMB LCCOMB_X60_Y18_N28 1 " "Info: 3: + IC(0.241 ns) + CELL(0.419 ns) = 1.668 ns; Loc. = LCCOMB_X60_Y18_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.150 ns) 2.241 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 4 COMB LCCOMB_X59_Y18_N14 1 " "Info: 4: + IC(0.423 ns) + CELL(0.150 ns) = 2.241 ns; Loc. = LCCOMB_X59_Y18_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.325 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X59_Y18_N15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.325 ns; Loc. = LCFF_X59_Y18_N15; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.928 ns ( 39.91 % ) " "Info: Total cell delay = 0.928 ns ( 39.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.397 ns ( 60.09 % ) " "Info: Total interconnect delay = 1.397 ns ( 60.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~324 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.733ns 0.241ns 0.423ns 0.000ns } { 0.000ns 0.275ns 0.419ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.639 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 155 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 155; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 4.639 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X59_Y18_N15 2 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 4.639 ns; Loc. = LCFF_X59_Y18_N15; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.58 % ) " "Info: Total cell delay = 0.537 ns ( 11.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 88.42 % ) " "Info: Total interconnect delay = 4.102 ns ( 88.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.639 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.639 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.873ns 1.229ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.634 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 155 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 155; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 4.634 ns NIOS_System_1:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[0\] 3 REG LCFF_X56_Y18_N25 2 " "Info: 3: + IC(1.224 ns) + CELL(0.537 ns) = 4.634 ns; Loc. = LCFF_X56_Y18_N25; Fanout = 2; REG Node = 'NIOS_System_1:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { altera_internal_jtag~TCKUTAPclkctrl NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.59 % ) " "Info: Total cell delay = 0.537 ns ( 11.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.097 ns ( 88.41 % ) " "Info: Total interconnect delay = 4.097 ns ( 88.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.634 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] {} } { 0.000ns 2.873ns 1.224ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.639 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.639 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.873ns 1.229ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.634 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] {} } { 0.000ns 2.873ns 1.224ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~324 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.733ns 0.241ns 0.423ns 0.000ns } { 0.000ns 0.275ns 0.419ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.639 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.639 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.873ns 1.229ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.634 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] {} } { 0.000ns 2.873ns 1.224ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_50 register NIOS_System_1:inst\|cpu:the_cpu\|M_ctrl_shift_rot register NIOS_System_1:inst\|cpu:the_cpu\|M_ienable_reg\[0\] 89.41 MHz 11.185 ns Internal " "Info: Clock \"iCLK_50\" has Internal fmax of 89.41 MHz between source register \"NIOS_System_1:inst\|cpu:the_cpu\|M_ctrl_shift_rot\" and destination register \"NIOS_System_1:inst\|cpu:the_cpu\|M_ienable_reg\[0\]\" (period= 11.185 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.968 ns + Longest register register " "Info: + Longest register to register delay is 10.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NIOS_System_1:inst\|cpu:the_cpu\|M_ctrl_shift_rot 1 REG LCFF_X58_Y28_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y28_N15; Fanout = 2; REG Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_ctrl_shift_rot'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 5291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns NIOS_System_1:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[26\]~276 2 COMB LCCOMB_X58_Y28_N12 48 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X58_Y28_N12; Fanout = 48; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[26\]~276'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[26]~276 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 5514 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.438 ns) 3.062 ns NIOS_System_1:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[13\]~304 3 COMB LCCOMB_X62_Y28_N28 1 " "Info: 3: + IC(1.924 ns) + CELL(0.438 ns) = 3.062 ns; Loc. = LCCOMB_X62_Y28_N28; Fanout = 1; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[13\]~304'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[26]~276 NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~304 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 5514 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.454 ns NIOS_System_1:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[13\]~305 4 COMB LCCOMB_X62_Y28_N22 10 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 3.454 ns; Loc. = LCCOMB_X62_Y28_N22; Fanout = 10; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[13\]~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~304 NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~305 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 5514 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.420 ns) 4.159 ns NIOS_System_1:inst\|cpu:the_cpu\|M_mul_src2\[13\]~77 5 COMB LCCOMB_X62_Y28_N18 7 " "Info: 5: + IC(0.285 ns) + CELL(0.420 ns) = 4.159 ns; Loc. = LCCOMB_X62_Y28_N18; Fanout = 7; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_mul_src2\[13\]~77'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~305 NIOS_System_1:inst|cpu:the_cpu|M_mul_src2[13]~77 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.414 ns) 6.166 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~423 6 COMB LCCOMB_X58_Y27_N10 2 " "Info: 6: + IC(1.593 ns) + CELL(0.414 ns) = 6.166 ns; Loc. = LCCOMB_X58_Y27_N10; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~423'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { NIOS_System_1:inst|cpu:the_cpu|M_mul_src2[13]~77 NIOS_System_1:inst|cpu:the_cpu|Add8~423 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.237 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~425 7 COMB LCCOMB_X58_Y27_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.237 ns; Loc. = LCCOMB_X58_Y27_N12; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~425'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~423 NIOS_System_1:inst|cpu:the_cpu|Add8~425 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.396 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~427 8 COMB LCCOMB_X58_Y27_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 6.396 ns; Loc. = LCCOMB_X58_Y27_N14; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~427'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~425 NIOS_System_1:inst|cpu:the_cpu|Add8~427 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.467 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~429 9 COMB LCCOMB_X58_Y27_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.467 ns; Loc. = LCCOMB_X58_Y27_N16; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~429'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~427 NIOS_System_1:inst|cpu:the_cpu|Add8~429 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.538 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~431 10 COMB LCCOMB_X58_Y27_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.538 ns; Loc. = LCCOMB_X58_Y27_N18; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~431'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~429 NIOS_System_1:inst|cpu:the_cpu|Add8~431 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.609 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~433 11 COMB LCCOMB_X58_Y27_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.609 ns; Loc. = LCCOMB_X58_Y27_N20; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~433'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~431 NIOS_System_1:inst|cpu:the_cpu|Add8~433 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.680 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~435 12 COMB LCCOMB_X58_Y27_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.680 ns; Loc. = LCCOMB_X58_Y27_N22; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~435'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~433 NIOS_System_1:inst|cpu:the_cpu|Add8~435 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.751 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~437 13 COMB LCCOMB_X58_Y27_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.751 ns; Loc. = LCCOMB_X58_Y27_N24; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~437'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~435 NIOS_System_1:inst|cpu:the_cpu|Add8~437 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.822 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~439 14 COMB LCCOMB_X58_Y27_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.822 ns; Loc. = LCCOMB_X58_Y27_N26; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~439'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~437 NIOS_System_1:inst|cpu:the_cpu|Add8~439 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.893 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~441 15 COMB LCCOMB_X58_Y27_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.893 ns; Loc. = LCCOMB_X58_Y27_N28; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~441'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~439 NIOS_System_1:inst|cpu:the_cpu|Add8~441 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.039 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~443 16 COMB LCCOMB_X58_Y27_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 7.039 ns; Loc. = LCCOMB_X58_Y27_N30; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~443'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~441 NIOS_System_1:inst|cpu:the_cpu|Add8~443 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.110 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~445 17 COMB LCCOMB_X58_Y26_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.110 ns; Loc. = LCCOMB_X58_Y26_N0; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~445'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~443 NIOS_System_1:inst|cpu:the_cpu|Add8~445 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.181 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~447 18 COMB LCCOMB_X58_Y26_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.181 ns; Loc. = LCCOMB_X58_Y26_N2; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~447'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~445 NIOS_System_1:inst|cpu:the_cpu|Add8~447 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.252 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~449 19 COMB LCCOMB_X58_Y26_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.252 ns; Loc. = LCCOMB_X58_Y26_N4; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~449'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~447 NIOS_System_1:inst|cpu:the_cpu|Add8~449 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.323 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~451 20 COMB LCCOMB_X58_Y26_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.323 ns; Loc. = LCCOMB_X58_Y26_N6; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~451'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~449 NIOS_System_1:inst|cpu:the_cpu|Add8~451 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.394 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~453 21 COMB LCCOMB_X58_Y26_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.394 ns; Loc. = LCCOMB_X58_Y26_N8; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~453'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~451 NIOS_System_1:inst|cpu:the_cpu|Add8~453 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.465 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~455 22 COMB LCCOMB_X58_Y26_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.465 ns; Loc. = LCCOMB_X58_Y26_N10; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~455'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~453 NIOS_System_1:inst|cpu:the_cpu|Add8~455 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.536 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~457 23 COMB LCCOMB_X58_Y26_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 7.536 ns; Loc. = LCCOMB_X58_Y26_N12; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~457'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~455 NIOS_System_1:inst|cpu:the_cpu|Add8~457 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.695 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~459 24 COMB LCCOMB_X58_Y26_N14 1 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 7.695 ns; Loc. = LCCOMB_X58_Y26_N14; Fanout = 1; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~459'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~457 NIOS_System_1:inst|cpu:the_cpu|Add8~459 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.105 ns NIOS_System_1:inst\|cpu:the_cpu\|Add8~460 25 COMB LCCOMB_X58_Y26_N16 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 8.105 ns; Loc. = LCCOMB_X58_Y26_N16; Fanout = 1; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|Add8~460'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~459 NIOS_System_1:inst|cpu:the_cpu|Add8~460 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 8.692 ns NIOS_System_1:inst\|cpu:the_cpu\|E_arith_result\[32\]~57 26 COMB LCCOMB_X58_Y26_N26 1 " "Info: 26: + IC(0.437 ns) + CELL(0.150 ns) = 8.692 ns; Loc. = LCCOMB_X58_Y26_N26; Fanout = 1; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|E_arith_result\[32\]~57'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { NIOS_System_1:inst|cpu:the_cpu|Add8~460 NIOS_System_1:inst|cpu:the_cpu|E_arith_result[32]~57 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 4767 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 9.088 ns NIOS_System_1:inst\|cpu:the_cpu\|E_br_actually_taken~187 27 COMB LCCOMB_X58_Y26_N28 4 " "Info: 27: + IC(0.246 ns) + CELL(0.150 ns) = 9.088 ns; Loc. = LCCOMB_X58_Y26_N28; Fanout = 4; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|E_br_actually_taken~187'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { NIOS_System_1:inst|cpu:the_cpu|E_arith_result[32]~57 NIOS_System_1:inst|cpu:the_cpu|E_br_actually_taken~187 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 4770 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.271 ns) 10.154 ns NIOS_System_1:inst\|cpu:the_cpu\|E_alu_result\[0\]~18319 28 COMB LCCOMB_X57_Y29_N0 2 " "Info: 28: + IC(0.795 ns) + CELL(0.271 ns) = 10.154 ns; Loc. = LCCOMB_X57_Y29_N0; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu:the_cpu\|E_alu_result\[0\]~18319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { NIOS_System_1:inst|cpu:the_cpu|E_br_actually_taken~187 NIOS_System_1:inst|cpu:the_cpu|E_alu_result[0]~18319 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 4766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 10.968 ns NIOS_System_1:inst\|cpu:the_cpu\|M_ienable_reg\[0\] 29 REG LCFF_X58_Y29_N7 2 " "Info: 29: + IC(0.448 ns) + CELL(0.366 ns) = 10.968 ns; Loc. = LCFF_X58_Y29_N7; Fanout = 2; REG Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_ienable_reg\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { NIOS_System_1:inst|cpu:the_cpu|E_alu_result[0]~18319 NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7544 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.691 ns ( 42.77 % ) " "Info: Total cell delay = 4.691 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.277 ns ( 57.23 % ) " "Info: Total interconnect delay = 6.277 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.968 ns" { NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[26]~276 NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~304 NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~305 NIOS_System_1:inst|cpu:the_cpu|M_mul_src2[13]~77 NIOS_System_1:inst|cpu:the_cpu|Add8~423 NIOS_System_1:inst|cpu:the_cpu|Add8~425 NIOS_System_1:inst|cpu:the_cpu|Add8~427 NIOS_System_1:inst|cpu:the_cpu|Add8~429 NIOS_System_1:inst|cpu:the_cpu|Add8~431 NIOS_System_1:inst|cpu:the_cpu|Add8~433 NIOS_System_1:inst|cpu:the_cpu|Add8~435 NIOS_System_1:inst|cpu:the_cpu|Add8~437 NIOS_System_1:inst|cpu:the_cpu|Add8~439 NIOS_System_1:inst|cpu:the_cpu|Add8~441 NIOS_System_1:inst|cpu:the_cpu|Add8~443 NIOS_System_1:inst|cpu:the_cpu|Add8~445 NIOS_System_1:inst|cpu:the_cpu|Add8~447 NIOS_System_1:inst|cpu:the_cpu|Add8~449 NIOS_System_1:inst|cpu:the_cpu|Add8~451 NIOS_System_1:inst|cpu:the_cpu|Add8~453 NIOS_System_1:inst|cpu:the_cpu|Add8~455 NIOS_System_1:inst|cpu:the_cpu|Add8~457 NIOS_System_1:inst|cpu:the_cpu|Add8~459 NIOS_System_1:inst|cpu:the_cpu|Add8~460 NIOS_System_1:inst|cpu:the_cpu|E_arith_result[32]~57 NIOS_System_1:inst|cpu:the_cpu|E_br_actually_taken~187 NIOS_System_1:inst|cpu:the_cpu|E_alu_result[0]~18319 NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.968 ns" { NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot {} NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[26]~276 {} NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~304 {} NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~305 {} NIOS_System_1:inst|cpu:the_cpu|M_mul_src2[13]~77 {} NIOS_System_1:inst|cpu:the_cpu|Add8~423 {} NIOS_System_1:inst|cpu:the_cpu|Add8~425 {} NIOS_System_1:inst|cpu:the_cpu|Add8~427 {} NIOS_System_1:inst|cpu:the_cpu|Add8~429 {} NIOS_System_1:inst|cpu:the_cpu|Add8~431 {} NIOS_System_1:inst|cpu:the_cpu|Add8~433 {} NIOS_System_1:inst|cpu:the_cpu|Add8~435 {} NIOS_System_1:inst|cpu:the_cpu|Add8~437 {} NIOS_System_1:inst|cpu:the_cpu|Add8~439 {} NIOS_System_1:inst|cpu:the_cpu|Add8~441 {} NIOS_System_1:inst|cpu:the_cpu|Add8~443 {} NIOS_System_1:inst|cpu:the_cpu|Add8~445 {} NIOS_System_1:inst|cpu:the_cpu|Add8~447 {} NIOS_System_1:inst|cpu:the_cpu|Add8~449 {} NIOS_System_1:inst|cpu:the_cpu|Add8~451 {} NIOS_System_1:inst|cpu:the_cpu|Add8~453 {} NIOS_System_1:inst|cpu:the_cpu|Add8~455 {} NIOS_System_1:inst|cpu:the_cpu|Add8~457 {} NIOS_System_1:inst|cpu:the_cpu|Add8~459 {} NIOS_System_1:inst|cpu:the_cpu|Add8~460 {} NIOS_System_1:inst|cpu:the_cpu|E_arith_result[32]~57 {} NIOS_System_1:inst|cpu:the_cpu|E_br_actually_taken~187 {} NIOS_System_1:inst|cpu:the_cpu|E_alu_result[0]~18319 {} NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.307ns 1.924ns 0.242ns 0.285ns 1.593ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.246ns 0.795ns 0.448ns } { 0.000ns 0.393ns 0.438ns 0.150ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.271ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.827 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 5537 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 5537; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.537 ns) 2.827 ns NIOS_System_1:inst\|cpu:the_cpu\|M_ienable_reg\[0\] 3 REG LCFF_X58_Y29_N7 2 " "Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.827 ns; Loc. = LCFF_X58_Y29_N7; Fanout = 2; REG Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_ienable_reg\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7544 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.92 % ) " "Info: Total cell delay = 1.496 ns ( 52.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 47.08 % ) " "Info: Total interconnect delay = 1.331 ns ( 47.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.830 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 5537 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 5537; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.537 ns) 2.830 ns NIOS_System_1:inst\|cpu:the_cpu\|M_ctrl_shift_rot 3 REG LCFF_X58_Y28_N15 2 " "Info: 3: + IC(1.222 ns) + CELL(0.537 ns) = 2.830 ns; Loc. = LCFF_X58_Y28_N15; Fanout = 2; REG Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_ctrl_shift_rot'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 5291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.86 % ) " "Info: Total cell delay = 1.496 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.334 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.112ns 1.222ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.112ns 1.222ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 5291 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7544 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.968 ns" { NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[26]~276 NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~304 NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~305 NIOS_System_1:inst|cpu:the_cpu|M_mul_src2[13]~77 NIOS_System_1:inst|cpu:the_cpu|Add8~423 NIOS_System_1:inst|cpu:the_cpu|Add8~425 NIOS_System_1:inst|cpu:the_cpu|Add8~427 NIOS_System_1:inst|cpu:the_cpu|Add8~429 NIOS_System_1:inst|cpu:the_cpu|Add8~431 NIOS_System_1:inst|cpu:the_cpu|Add8~433 NIOS_System_1:inst|cpu:the_cpu|Add8~435 NIOS_System_1:inst|cpu:the_cpu|Add8~437 NIOS_System_1:inst|cpu:the_cpu|Add8~439 NIOS_System_1:inst|cpu:the_cpu|Add8~441 NIOS_System_1:inst|cpu:the_cpu|Add8~443 NIOS_System_1:inst|cpu:the_cpu|Add8~445 NIOS_System_1:inst|cpu:the_cpu|Add8~447 NIOS_System_1:inst|cpu:the_cpu|Add8~449 NIOS_System_1:inst|cpu:the_cpu|Add8~451 NIOS_System_1:inst|cpu:the_cpu|Add8~453 NIOS_System_1:inst|cpu:the_cpu|Add8~455 NIOS_System_1:inst|cpu:the_cpu|Add8~457 NIOS_System_1:inst|cpu:the_cpu|Add8~459 NIOS_System_1:inst|cpu:the_cpu|Add8~460 NIOS_System_1:inst|cpu:the_cpu|E_arith_result[32]~57 NIOS_System_1:inst|cpu:the_cpu|E_br_actually_taken~187 NIOS_System_1:inst|cpu:the_cpu|E_alu_result[0]~18319 NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.968 ns" { NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot {} NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[26]~276 {} NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~304 {} NIOS_System_1:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~305 {} NIOS_System_1:inst|cpu:the_cpu|M_mul_src2[13]~77 {} NIOS_System_1:inst|cpu:the_cpu|Add8~423 {} NIOS_System_1:inst|cpu:the_cpu|Add8~425 {} NIOS_System_1:inst|cpu:the_cpu|Add8~427 {} NIOS_System_1:inst|cpu:the_cpu|Add8~429 {} NIOS_System_1:inst|cpu:the_cpu|Add8~431 {} NIOS_System_1:inst|cpu:the_cpu|Add8~433 {} NIOS_System_1:inst|cpu:the_cpu|Add8~435 {} NIOS_System_1:inst|cpu:the_cpu|Add8~437 {} NIOS_System_1:inst|cpu:the_cpu|Add8~439 {} NIOS_System_1:inst|cpu:the_cpu|Add8~441 {} NIOS_System_1:inst|cpu:the_cpu|Add8~443 {} NIOS_System_1:inst|cpu:the_cpu|Add8~445 {} NIOS_System_1:inst|cpu:the_cpu|Add8~447 {} NIOS_System_1:inst|cpu:the_cpu|Add8~449 {} NIOS_System_1:inst|cpu:the_cpu|Add8~451 {} NIOS_System_1:inst|cpu:the_cpu|Add8~453 {} NIOS_System_1:inst|cpu:the_cpu|Add8~455 {} NIOS_System_1:inst|cpu:the_cpu|Add8~457 {} NIOS_System_1:inst|cpu:the_cpu|Add8~459 {} NIOS_System_1:inst|cpu:the_cpu|Add8~460 {} NIOS_System_1:inst|cpu:the_cpu|E_arith_result[32]~57 {} NIOS_System_1:inst|cpu:the_cpu|E_br_actually_taken~187 {} NIOS_System_1:inst|cpu:the_cpu|E_alu_result[0]~18319 {} NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.307ns 1.924ns 0.242ns 0.285ns 1.593ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.246ns 0.795ns 0.448ns } { 0.000ns 0.393ns 0.438ns 0.150ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.271ns 0.366ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.112ns 1.222ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "NIOS_System_1:inst\|cpu:the_cpu\|d_readdata_d1\[5\] LCD_D\[5\] iCLK_50 7.230 ns register " "Info: tsu for register \"NIOS_System_1:inst\|cpu:the_cpu\|d_readdata_d1\[5\]\" (data pin = \"LCD_D\[5\]\", clock pin = \"iCLK_50\") is 7.230 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.075 ns + Longest pin register " "Info: + Longest pin to register delay is 10.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_D\[5\] 1 PIN PIN_C2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C2; Fanout = 1; PIN Node = 'LCD_D\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[5] } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 472 832 1008 488 "LCD_D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.892 ns) 0.892 ns LCD_D~2 2 COMB IOC_X0_Y45_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.892 ns) = 0.892 ns; Loc. = IOC_X0_Y45_N1; Fanout = 1; COMB Node = 'LCD_D~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { LCD_D[5] LCD_D~2 } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 472 832 1008 488 "LCD_D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.602 ns) + CELL(0.420 ns) 7.914 ns NIOS_System_1:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~4440 3 COMB LCCOMB_X42_Y23_N30 1 " "Info: 3: + IC(6.602 ns) + CELL(0.420 ns) = 7.914 ns; Loc. = LCCOMB_X42_Y23_N30; Fanout = 1; COMB Node = 'NIOS_System_1:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~4440'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.022 ns" { LCD_D~2 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4440 } "NODE_NAME" } } { "NIOS_System_1.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/NIOS_System_1.vhd" 3102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.413 ns) 9.594 ns NIOS_System_1:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~4442 4 COMB LCCOMB_X49_Y26_N18 1 " "Info: 4: + IC(1.267 ns) + CELL(0.413 ns) = 9.594 ns; Loc. = LCCOMB_X49_Y26_N18; Fanout = 1; COMB Node = 'NIOS_System_1:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~4442'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4440 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4442 } "NODE_NAME" } } { "NIOS_System_1.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/NIOS_System_1.vhd" 3102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 9.991 ns NIOS_System_1:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\] 5 COMB LCCOMB_X49_Y26_N24 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 9.991 ns; Loc. = LCCOMB_X49_Y26_N24; Fanout = 1; COMB Node = 'NIOS_System_1:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4442 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5] } "NODE_NAME" } } { "NIOS_System_1.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/NIOS_System_1.vhd" 3102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.075 ns NIOS_System_1:inst\|cpu:the_cpu\|d_readdata_d1\[5\] 6 REG LCFF_X49_Y26_N25 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.075 ns; Loc. = LCFF_X49_Y26_N25; Fanout = 1; REG Node = 'NIOS_System_1:inst\|cpu:the_cpu\|d_readdata_d1\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5] NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7644 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 19.44 % ) " "Info: Total cell delay = 1.959 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.116 ns ( 80.56 % ) " "Info: Total interconnect delay = 8.116 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.075 ns" { LCD_D[5] LCD_D~2 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4440 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4442 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5] NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.075 ns" { LCD_D[5] {} LCD_D~2 {} NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4440 {} NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4442 {} NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5] {} NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 0.000ns 6.602ns 1.267ns 0.247ns 0.000ns } { 0.000ns 0.892ns 0.420ns 0.413ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7644 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.809 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to destination register is 2.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 5537 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 5537; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.537 ns) 2.809 ns NIOS_System_1:inst\|cpu:the_cpu\|d_readdata_d1\[5\] 3 REG LCFF_X49_Y26_N25 1 " "Info: 3: + IC(1.201 ns) + CELL(0.537 ns) = 2.809 ns; Loc. = LCFF_X49_Y26_N25; Fanout = 1; REG Node = 'NIOS_System_1:inst\|cpu:the_cpu\|d_readdata_d1\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7644 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.26 % ) " "Info: Total cell delay = 1.496 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.313 ns ( 46.74 % ) " "Info: Total interconnect delay = 1.313 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.809 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 0.000ns 0.112ns 1.201ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.075 ns" { LCD_D[5] LCD_D~2 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4440 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4442 NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5] NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.075 ns" { LCD_D[5] {} LCD_D~2 {} NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4440 {} NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~4442 {} NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5] {} NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 0.000ns 6.602ns 1.267ns 0.247ns 0.000ns } { 0.000ns 0.892ns 0.420ns 0.413ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.809 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 0.000ns 0.112ns 1.201ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 oLCD_EN NIOS_System_1:inst\|cpu:the_cpu\|M_alu_result\[14\] 14.854 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"oLCD_EN\" through register \"NIOS_System_1:inst\|cpu:the_cpu\|M_alu_result\[14\]\" is 14.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.838 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 5537 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 5537; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 88 128 296 104 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.537 ns) 2.838 ns NIOS_System_1:inst\|cpu:the_cpu\|M_alu_result\[14\] 3 REG LCFF_X60_Y25_N23 5 " "Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 2.838 ns; Loc. = LCFF_X60_Y25_N23; Fanout = 5; REG Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_alu_result\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.71 % ) " "Info: Total cell delay = 1.496 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.342 ns ( 47.29 % ) " "Info: Total interconnect delay = 1.342 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] {} } { 0.000ns 0.000ns 0.112ns 1.230ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.766 ns + Longest register pin " "Info: + Longest register to pin delay is 11.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NIOS_System_1:inst\|cpu:the_cpu\|M_alu_result\[14\] 1 REG LCFF_X60_Y25_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y25_N23; Fanout = 5; REG Node = 'NIOS_System_1:inst\|cpu:the_cpu\|M_alu_result\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/cpu.vhd" 7150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.275 ns) 1.526 ns NIOS_System_1:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~288 2 COMB LCCOMB_X51_Y25_N0 2 " "Info: 2: + IC(1.251 ns) + CELL(0.275 ns) = 1.526 ns; Loc. = LCCOMB_X51_Y25_N0; Fanout = 2; COMB Node = 'NIOS_System_1:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~288'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] NIOS_System_1:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~288 } "NODE_NAME" } } { "NIOS_System_1.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/NIOS_System_1.vhd" 2614 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.413 ns) 2.413 ns NIOS_System_1:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\|cpu_data_master_requests_sys_clk_timer_s1~159 3 COMB LCCOMB_X51_Y25_N20 7 " "Info: 3: + IC(0.474 ns) + CELL(0.413 ns) = 2.413 ns; Loc. = LCCOMB_X51_Y25_N20; Fanout = 7; COMB Node = 'NIOS_System_1:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\|cpu_data_master_requests_sys_clk_timer_s1~159'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { NIOS_System_1:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~288 NIOS_System_1:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1~159 } "NODE_NAME" } } { "NIOS_System_1.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/NIOS_System_1.vhd" 4175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.393 ns) 3.305 ns NIOS_System_1:inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\|cpu_data_master_granted_lcd_control_slave~103 4 COMB LCCOMB_X50_Y25_N18 14 " "Info: 4: + IC(0.499 ns) + CELL(0.393 ns) = 3.305 ns; Loc. = LCCOMB_X50_Y25_N18; Fanout = 14; COMB Node = 'NIOS_System_1:inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\|cpu_data_master_granted_lcd_control_slave~103'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { NIOS_System_1:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1~159 NIOS_System_1:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~103 } "NODE_NAME" } } { "NIOS_System_1.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/NIOS_System_1.vhd" 3904 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 4.362 ns NIOS_System_1:inst\|lcd:the_lcd\|LCD_E~466 5 COMB LCCOMB_X51_Y23_N24 1 " "Info: 5: + IC(0.782 ns) + CELL(0.275 ns) = 4.362 ns; Loc. = LCCOMB_X51_Y23_N24; Fanout = 1; COMB Node = 'NIOS_System_1:inst\|lcd:the_lcd\|LCD_E~466'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { NIOS_System_1:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~103 NIOS_System_1:inst|lcd:the_lcd|LCD_E~466 } "NODE_NAME" } } { "lcd.vhd" "" { Text "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/lcd.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.732 ns) + CELL(2.672 ns) 11.766 ns oLCD_EN 6 PIN PIN_E2 0 " "Info: 6: + IC(4.732 ns) + CELL(2.672 ns) = 11.766 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'oLCD_EN'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.404 ns" { NIOS_System_1:inst|lcd:the_lcd|LCD_E~466 oLCD_EN } "NODE_NAME" } } { "Lab_1_SoPC.bdf" "" { Schematic "D:/BER_MED/TP2/Lab_SoPC_2/Hard/Lab_1_SoPC_restored/Lab_1_SoPC.bdf" { { 424 848 1024 440 "oLCD_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.028 ns ( 34.23 % ) " "Info: Total cell delay = 4.028 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.738 ns ( 65.77 % ) " "Info: Total interconnect delay = 7.738 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.766 ns" { NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] NIOS_System_1:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~288 NIOS_System_1:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1~159 NIOS_System_1:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~103 NIOS_System_1:inst|lcd:the_lcd|LCD_E~466 oLCD_EN } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.766 ns" { NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] {} NIOS_System_1:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~288 {} NIOS_System_1:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1~159 {} NIOS_System_1:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~103 {} NIOS_System_1:inst|lcd:the_lcd|LCD_E~466 {} oLCD_EN {} } { 0.000ns 1.251ns 0.474ns 0.499ns 0.782ns 4.732ns } { 0.000ns 0.275ns 0.413ns 0.393ns 0.275ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { iCLK_50 iCLK_50~clkctrl NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] {} } { 0.000ns 0.000ns 0.112ns 1.230ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.766 ns" { NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] NIOS_System_1:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~288 NIOS_System_1:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1~159 NIOS_System_1:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~103 NIOS_System_1:inst|lcd:the_lcd|LCD_E~466 oLCD_EN } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.766 ns" { NIOS_System_1:inst|cpu:the_cpu|M_alu_result[14] {} NIOS_System_1:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~288 {} NIOS_System_1:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1~159 {} NIOS_System_1:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_data_master_granted_lcd_control_slave~103 {} NIOS_System_1:inst|lcd:the_lcd|LCD_E~466 {} oLCD_EN {} } { 0.000ns 1.251ns 0.474ns 0.499ns 0.782ns 4.732ns } { 0.000ns 0.275ns 0.413ns 0.393ns 0.275ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.622 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.622 ns) 2.622 ns altera_reserved_tdo 2 PIN PIN_R4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.622 ns) = 2.622 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 100.00 % ) " "Info: Total cell delay = 2.622 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.008 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.639 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 155 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 155; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 4.639 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\] 3 REG LCFF_X59_Y18_N9 3 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 4.639 ns; Loc. = LCFF_X59_Y18_N9; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.58 % ) " "Info: Total cell delay = 0.537 ns ( 11.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 88.42 % ) " "Info: Total interconnect delay = 4.102 ns ( 88.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.639 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.639 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] {} } { 0.000ns 2.873ns 1.229ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.897 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y26_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.542 ns) + CELL(0.271 ns) 3.813 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~447 2 COMB LCCOMB_X59_Y18_N8 1 " "Info: 2: + IC(3.542 ns) + CELL(0.271 ns) = 3.813 ns; Loc. = LCCOMB_X59_Y18_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~447'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~447 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.897 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\] 3 REG LCFF_X59_Y18_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.897 ns; Loc. = LCFF_X59_Y18_N9; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~447 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 9.11 % ) " "Info: Total cell delay = 0.355 ns ( 9.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.542 ns ( 90.89 % ) " "Info: Total interconnect delay = 3.542 ns ( 90.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~447 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~447 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] {} } { 0.000ns 3.542ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.639 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.639 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] {} } { 0.000ns 2.873ns 1.229ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~447 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~447 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] {} } { 0.000ns 3.542ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 21:38:41 2022 " "Info: Processing ended: Wed Oct 26 21:38:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
