<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="group___r_c_c___p_l_l_m___clock___divider" kind="group">
    <compoundname>RCC_PLLM_Clock_Divider</compoundname>
    <title>PLLM Clock Divider</title>
    <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___p_l_l_m___clock___divider_1gad70e3a8bfa2a06efcaa3e7ffe150fb36" prot="public" static="no">
        <name>RCC_PLLM_DIV1</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM division factor = 8 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="454" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="454" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_m___clock___divider_1gaea82b7603d9a3968b5a0dcba90d1a1e1" prot="public" static="no">
        <name>RCC_PLLM_DIV2</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga813e3d6b41b4338ae5aea47a2bdbab01" kindref="member">RCC_PLLCFGR_PLLM_0</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM division factor = 2 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="455" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="455" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_m___clock___divider_1ga1a0b568f5f71c54188d93141c24dca57" prot="public" static="no">
        <name>RCC_PLLM_DIV3</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga84ae6e7405926717249a9852acda1f10" kindref="member">RCC_PLLCFGR_PLLM_1</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM division factor = 3 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="456" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="456" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_m___clock___divider_1ga849578800614b0c69e5caec7de9be93e" prot="public" static="no">
        <name>RCC_PLLM_DIV4</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga84ae6e7405926717249a9852acda1f10" kindref="member">RCC_PLLCFGR_PLLM_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga813e3d6b41b4338ae5aea47a2bdbab01" kindref="member">RCC_PLLCFGR_PLLM_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM division factor = 4 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="457" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="457" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_m___clock___divider_1ga5927c3cd67ec1c55e9ccf224c80d6207" prot="public" static="no">
        <name>RCC_PLLM_DIV5</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga989f5ea1ac0275a2c15bf09408c8a4c6" kindref="member">RCC_PLLCFGR_PLLM_2</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM division factor = 5 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="458" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="458" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_m___clock___divider_1gaa406d89eb86897750a768d3286ee2f67" prot="public" static="no">
        <name>RCC_PLLM_DIV6</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga989f5ea1ac0275a2c15bf09408c8a4c6" kindref="member">RCC_PLLCFGR_PLLM_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga813e3d6b41b4338ae5aea47a2bdbab01" kindref="member">RCC_PLLCFGR_PLLM_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM division factor = 6 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="459" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="459" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_m___clock___divider_1gae03bc83a9f095ee89d3e4fff48366487" prot="public" static="no">
        <name>RCC_PLLM_DIV7</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga989f5ea1ac0275a2c15bf09408c8a4c6" kindref="member">RCC_PLLCFGR_PLLM_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga84ae6e7405926717249a9852acda1f10" kindref="member">RCC_PLLCFGR_PLLM_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM division factor = 7 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="460" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="460" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l_m___clock___divider_1gac7478ec0fd702d3a40a0a287f98ecfcd" prot="public" static="no">
        <name>RCC_PLLM_DIV8</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga989f5ea1ac0275a2c15bf09408c8a4c6" kindref="member">RCC_PLLCFGR_PLLM_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga84ae6e7405926717249a9852acda1f10" kindref="member">RCC_PLLCFGR_PLLM_1</ref>| <ref refid="group___peripheral___registers___bits___definition_1ga813e3d6b41b4338ae5aea47a2bdbab01" kindref="member">RCC_PLLCFGR_PLLM_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM division factor = 8 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="461" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="461" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
