#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_010db790 .scope module, "SupCounter_tb" "SupCounter_tb" 2 5;
 .timescale 0 0;
v02860e40_0 .net "Clock", 0 0, v010d9578_0;  1 drivers
v02860ef0_0 .net "Q0", 0 0, L_02834718;  1 drivers
v02860b80_0 .net "Q1", 0 0, L_028341c0;  1 drivers
v02860c30_0 .net "Q2", 0 0, L_02834490;  1 drivers
v02860a20_0 .net "Q3", 0 0, L_02834328;  1 drivers
v028608c0_0 .net "Reset", 0 0, v010d96d8_0;  1 drivers
S_010db860 .scope module, "aTester" "supTester" 2 13, 3 1 0, S_010db790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Clock"
    .port_info 1 /OUTPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Q0"
    .port_info 3 /INPUT 1 "Q1"
    .port_info 4 /INPUT 1 "Q2"
    .port_info 5 /INPUT 1 "Q3"
P_028239b8 .param/l "stimDelay" 0 3 6, +C4<00000000000000000000000000000001>;
v010d9578_0 .var "Clock", 0 0;
v010d9c00_0 .net "Q0", 0 0, L_02834718;  alias, 1 drivers
v010d95d0_0 .net "Q1", 0 0, L_028341c0;  alias, 1 drivers
v010d9998_0 .net "Q2", 0 0, L_02834490;  alias, 1 drivers
v010d99f0_0 .net "Q3", 0 0, L_02834328;  alias, 1 drivers
v010d96d8_0 .var "Reset", 0 0;
v010d9628_0 .net "count", 3 0, L_02860ad0;  1 drivers
v010d9a48_0 .var/i "i", 31 0;
L_02860ad0 .concat [ 1 1 1 1], L_02834718, L_028341c0, L_02834490, L_02834328;
S_010dc5a8 .scope module, "sup" "SupCounter" 2 10, 4 20 0, S_010db790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 1 "Q3"
    .port_info 3 /OUTPUT 1 "Q2"
    .port_info 4 /OUTPUT 1 "Q1"
    .port_info 5 /OUTPUT 1 "Q0"
L_02834328 .functor BUFZ 1, v010d97e0_0, C4<0>, C4<0>, C4<0>;
L_02834490 .functor BUFZ 1, v02860f48_0, C4<0>, C4<0>, C4<0>;
L_028341c0 .functor BUFZ 1, v02860e98_0, C4<0>, C4<0>, C4<0>;
L_02834718 .functor BUFZ 1, v02860b28_0, C4<0>, C4<0>, C4<0>;
L_02834208 .functor AND 1, v02860b28_0, v02860e98_0, C4<1>, C4<1>;
L_02834370 .functor AND 1, L_02834208, v02860f48_0, C4<1>, C4<1>;
L_02834250 .functor XOR 1, v02860e98_0, v02860b28_0, C4<0>, C4<0>;
L_02834298 .functor XOR 1, v02860f48_0, L_02834208, C4<0>, C4<0>;
L_028343b8 .functor XOR 1, v010d97e0_0, L_02834370, C4<0>, C4<0>;
L_02834760 .functor NOT 1, v02860b28_0, C4<0>, C4<0>, C4<0>;
v010d9788_0 .net "Clock", 0 0, v010d9578_0;  alias, 1 drivers
v010d97e0_0 .var "DFF_inst3", 0 0;
v010d9838_0 .net "Q0", 0 0, L_02834718;  alias, 1 drivers
v010d9aa0_0 .net "Q1", 0 0, L_028341c0;  alias, 1 drivers
v010d9890_0 .net "Q2", 0 0, L_02834490;  alias, 1 drivers
v010d9b50_0 .net "Q3", 0 0, L_02834328;  alias, 1 drivers
v02860d90_0 .net "Reset", 0 0, v010d96d8_0;  alias, 1 drivers
v02860c88_0 .net "SYNTHESIZED_WIRE_0", 0 0, L_02834760;  1 drivers
v02860de8_0 .net "SYNTHESIZED_WIRE_1", 0 0, L_02834250;  1 drivers
v02860f48_0 .var "SYNTHESIZED_WIRE_10", 0 0;
v02860fa0_0 .net "SYNTHESIZED_WIRE_2", 0 0, L_02834298;  1 drivers
v02860bd8_0 .net "SYNTHESIZED_WIRE_3", 0 0, L_028343b8;  1 drivers
v02860ce0_0 .net "SYNTHESIZED_WIRE_6", 0 0, L_02834370;  1 drivers
v02860b28_0 .var "SYNTHESIZED_WIRE_7", 0 0;
v02860e98_0 .var "SYNTHESIZED_WIRE_8", 0 0;
v02860d38_0 .net "SYNTHESIZED_WIRE_9", 0 0, L_02834208;  1 drivers
E_02823b70/0 .event negedge, v010d96d8_0;
E_02823b70/1 .event posedge, v010d9578_0;
E_02823b70 .event/or E_02823b70/0, E_02823b70/1;
    .scope S_010dc5a8;
T_0 ;
    %wait E_02823b70;
    %load/vec4 v02860d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02860b28_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v02860c88_0;
    %assign/vec4 v02860b28_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_010dc5a8;
T_1 ;
    %wait E_02823b70;
    %load/vec4 v02860d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02860e98_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v02860de8_0;
    %assign/vec4 v02860e98_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_010dc5a8;
T_2 ;
    %wait E_02823b70;
    %load/vec4 v02860d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02860f48_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v02860fa0_0;
    %assign/vec4 v02860f48_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_010dc5a8;
T_3 ;
    %wait E_02823b70;
    %load/vec4 v02860d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v010d97e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v02860bd8_0;
    %assign/vec4 v010d97e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_010db860;
T_4 ;
    %vpi_call 3 13 "$display", "\011\011 clk \011 Reset \011 q3 \011 q2 \011 q1 \011 q0 \011 Count \011 Time " {0 0 0};
    %vpi_call 3 14 "$monitor", "\011\011 %b \011 %b \011 %b \011 %b \011 %b \011 %b \011 %d \011 %g", v010d9578_0, v010d96d8_0, v010d99f0_0, v010d9998_0, v010d95d0_0, v010d9c00_0, v010d9628_0, $time {0 0 0};
    %end;
    .thread T_4;
    .scope S_010db860;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v010d9578_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v010d96d8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v010d96d8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v010d96d8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v010d9a48_0, 0, 32;
T_5.0 ;
    %load/vec4 v010d9a48_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 1, 0;
    %load/vec4 v010d9578_0;
    %inv;
    %store/vec4 v010d9578_0, 0, 1;
    %load/vec4 v010d9a48_0;
    %addi 1, 0, 32;
    %store/vec4 v010d9a48_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v010d96d8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v010d96d8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v010d9a48_0, 0, 32;
T_5.2 ;
    %load/vec4 v010d9a48_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %delay 1, 0;
    %load/vec4 v010d9578_0;
    %inv;
    %store/vec4 v010d9578_0, 0, 1;
    %load/vec4 v010d9a48_0;
    %addi 1, 0, 32;
    %store/vec4 v010d9a48_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 2, 0;
    %vpi_call 3 41 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_010db790;
T_6 ;
    %vpi_call 2 17 "$dumpfile", "SupCounter.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000001, S_010dc5a8 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SupCounter_schem_tb.v";
    "./SupTester_schem.v";
    "./SupCounter_schem.v";
