/usr/bin/env time -v /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/vpr/vpr k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml top --circuit_file top.pre-vpr.blif --sdc_file top.sdc --max_router_iterations 150 --route --route_chan_width 156
VPR FPGA Placement and Routing.
Version: 9.0.0-dev+v8.0.0-14533-g896108bb1
Revision: v8.0.0-14533-g896108bb1
Compiled: 2026-02-03T02:41:38
Compiler: GNU 11.4.0 on Linux-5.15.0-164-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/vpr/vpr k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml top --circuit_file top.pre-vpr.blif --sdc_file top.sdc --max_router_iterations 150 --route --route_chan_width 156

Using up to 1 parallel worker(s)

Architecture file: k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml
Circuit name: top

# Loading Architecture Description
# Loading Architecture Description took 0.03 seconds (max_rss 18.3 MiB, delta_rss +2.1 MiB)

Timing analysis: ON
Circuit netlist file: top.net
Circuit placement file: top.place
Circuit routing file: top.route
Circuit SDC file: top.sdc
Vpr floorplanning constraints file: not specified

Packer: LOAD
Placer: LOAD
Analytical Placer: DISABLED
Router: ENABLED
Analysis: SKIP IF PRIOR FAIL

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.timing_gain_weight: 0.750000
PackerOpts.connection_gain_weight: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_chan_width: 156
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.choke_points: on
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 156
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 150
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.initial_acc_cost_chan_congestion_threshold: 0.500000
RouterOpts.initial_acc_cost_chan_congestion_weight: 0.500000
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.enable_parallel_connection_router: false
RouterOpts.post_target_prune_fac: 1.200000
RouterOpts.post_target_prune_offset: 0
RouterOpts.multi_queue_num_threads: 1
RouterOpts.multi_queue_num_queues: 2
RouterOpts.multi_queue_direct_draining: false
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.gen_post_implementation_merged_netlist: false
AnalysisOpts.gen_post_implementation_sdc: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_module_parameters: on

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
Warning 2: dsp_top[0].dsp_I2[44] unconnected pin in architecture.
Warning 3: dsp_top[0].dsp_I2[45] unconnected pin in architecture.
Warning 4: dsp_top[0].dsp_I2[46] unconnected pin in architecture.
Warning 5: dsp_top[0].dsp_I2[47] unconnected pin in architecture.
Warning 6: dsp_top[0].dsp_I2[48] unconnected pin in architecture.
Warning 7: dsp_top[0].dsp_I2[49] unconnected pin in architecture.
Warning 8: dsp_top[0].dsp_I2[50] unconnected pin in architecture.
Warning 9: dsp_top[0].dsp_I2[51] unconnected pin in architecture.
Warning 10: dsp_top[0].dsp_I2[52] unconnected pin in architecture.
Warning 11: dsp_top[0].dsp_I2[53] unconnected pin in architecture.
Warning 12: dsp_top[0].dsp_I2[54] unconnected pin in architecture.
Warning 13: dsp_top[0].dsp_I2[55] unconnected pin in architecture.
Warning 14: dsp_top[0].dsp_I2[56] unconnected pin in architecture.
Warning 15: dsp_top[0].dsp_I2[57] unconnected pin in architecture.
Warning 16: dsp_top[0].dsp_I2[58] unconnected pin in architecture.
Warning 17: dsp_top[0].dsp_I2[59] unconnected pin in architecture.
Warning 18: dsp_top[0].dsp_I2[60] unconnected pin in architecture.
Warning 19: dsp_top[0].dsp_I2[61] unconnected pin in architecture.
Warning 20: dsp_top[0].dsp_I2[62] unconnected pin in architecture.
Warning 21: dsp_top[0].dsp_I2[63] unconnected pin in architecture.
Warning 22: dsp[0].dsp_I2[44] unconnected pin in architecture.
Warning 23: dsp[0].dsp_I2[45] unconnected pin in architecture.
Warning 24: dsp[0].dsp_I2[46] unconnected pin in architecture.
Warning 25: dsp[0].dsp_I2[47] unconnected pin in architecture.
Warning 26: dsp[0].dsp_I2[48] unconnected pin in architecture.
Warning 27: dsp[0].dsp_I2[49] unconnected pin in architecture.
Warning 28: dsp[0].dsp_I2[50] unconnected pin in architecture.
Warning 29: dsp[0].dsp_I2[51] unconnected pin in architecture.
Warning 30: dsp[0].dsp_I2[52] unconnected pin in architecture.
Warning 31: dsp[0].dsp_I2[53] unconnected pin in architecture.
Warning 32: dsp[0].dsp_I2[54] unconnected pin in architecture.
Warning 33: dsp[0].dsp_I2[55] unconnected pin in architecture.
Warning 34: dsp[0].dsp_I2[56] unconnected pin in architecture.
Warning 35: dsp[0].dsp_I2[57] unconnected pin in architecture.
Warning 36: dsp[0].dsp_I2[58] unconnected pin in architecture.
Warning 37: dsp[0].dsp_I2[59] unconnected pin in architecture.
Warning 38: dsp[0].dsp_I2[60] unconnected pin in architecture.
Warning 39: dsp[0].dsp_I2[61] unconnected pin in architecture.
Warning 40: dsp[0].dsp_I2[62] unconnected pin in architecture.
Warning 41: dsp[0].dsp_I2[63] unconnected pin in architecture.
Warning 42: dsp_pb[0].datain[96] unconnected pin in architecture.
Warning 43: dsp_pb[0].datain[97] unconnected pin in architecture.
Warning 44: dsp_pb[0].datain[98] unconnected pin in architecture.
Warning 45: dsp_pb[0].datain[99] unconnected pin in architecture.
Warning 46: dsp_pb[0].datain[100] unconnected pin in architecture.
Warning 47: dsp_pb[0].datain[101] unconnected pin in architecture.
Warning 48: dsp_pb[0].datain[102] unconnected pin in architecture.
Warning 49: dsp_pb[0].datain[103] unconnected pin in architecture.
Warning 50: dsp_pb[0].datain[104] unconnected pin in architecture.
Warning 51: dsp_pb[0].datain[105] unconnected pin in architecture.
Warning 52: dsp_pb[0].datain[106] unconnected pin in architecture.
Warning 53: dsp_pb[0].datain[107] unconnected pin in architecture.
Warning 54: dsp_pb[0].datain[108] unconnected pin in architecture.
Warning 55: dsp_pb[0].datain[109] unconnected pin in architecture.
Warning 56: dsp_pb[0].datain[110] unconnected pin in architecture.
Warning 57: dsp_pb[0].datain[111] unconnected pin in architecture.
Warning 58: dsp_pb[0].datain[112] unconnected pin in architecture.
Warning 59: dsp_pb[0].datain[113] unconnected pin in architecture.
Warning 60: dsp_pb[0].datain[114] unconnected pin in architecture.
Warning 61: dsp_pb[0].datain[115] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 34.8 MiB, delta_rss +16.5 MiB)
Circuit file: top.pre-vpr.blif
# Load circuit
Found constant-zero generator 'core_istreams_peek_3_read'
Found constant-zero generator 'core_istreams_peek_2_read'
Found constant-zero generator 'core_istreams_peek_1_read'
Found constant-zero generator 'core_istreams_peek_0_read'
Found constant-zero generator 'core_ostreams_3_din~64'
Found constant-zero generator 'core_ostreams_2_din~64'
Found constant-zero generator 'core_ostreams_1_din~64'
Found constant-zero generator 'core_ostreams_0_din~64'
Found constant-zero generator 'gnd'
Found constant-zero generator 'unconn'
Found constant-one generator 'vcc'
# Load circuit took 1.39 seconds (max_rss 373.7 MiB, delta_rss +339.0 MiB)
# Clean circuit
Absorbed 16866 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred 4410 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 528
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 12506
Swept block(s)      : 0
Constant Pins Marked: 4410
# Clean circuit took 0.07 seconds (max_rss 373.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.18 seconds (max_rss 373.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.04 seconds (max_rss 373.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 155484
    .input         :     267
    .latch         :   53035
    .names         :   63051
        0-LUT:      10
        1-LUT:    2762
        2-LUT:     329
        3-LUT:   48136
        4-LUT:    1960
        5-LUT:    6906
        6-LUT:    2948
    .output        :     275
    adder          :   33448
    dual_port_ram  :    4224
    multiply       :     160
    single_port_ram:    1024
  Nets  : 189383
    Avg Fanout:     2.6
    Max Fanout: 58283.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 766472
  Timing Graph Edges: 1396228
  Timing Graph Levels: 84
# Build Timing Graph took 0.85 seconds (max_rss 507.6 MiB, delta_rss +133.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 58283 pins (8.5%), 58283 blocks (37.5%)
# Load Timing Constraints

Applied 1 SDC commands from 'top.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.08 seconds (max_rss 507.6 MiB, delta_rss +0.0 MiB)
# Load packing
## Loading packed FPGA netlist file.
Netlist generated from file 'top.net'.
Detected 10 constant generators (to see names run with higher pack verbosity)
## Loading packed FPGA netlist file. took 5.81 seconds (max_rss 1174.0 MiB, delta_rss +666.1 MiB)
Warning 62: Treated 138 constant nets as global which will not be routed (to see net names increase packer verbosity).
Netlist contains 8966 global net to non-global architecture pin connections
Warning 63: Logic block #6173 (core_istreams_peek_3_read) has only 1 output pin 'core_istreams_peek_3_read.O[39]'. It may be a constant generator.
Warning 64: Logic block #6174 (core_istreams_peek_2_read) has only 1 output pin 'core_istreams_peek_2_read.O[39]'. It may be a constant generator.
Warning 65: Logic block #6175 (core_istreams_peek_1_read) has only 1 output pin 'core_istreams_peek_1_read.O[39]'. It may be a constant generator.
Warning 66: Logic block #6176 (core_istreams_peek_0_read) has only 1 output pin 'core_istreams_peek_0_read.O[39]'. It may be a constant generator.
Warning 67: Logic block #6177 (core_ostreams_3_din~64) has only 1 output pin 'core_ostreams_3_din~64.O[39]'. It may be a constant generator.
Warning 68: Logic block #6178 (core_ostreams_2_din~64) has only 1 output pin 'core_ostreams_2_din~64.O[39]'. It may be a constant generator.
Warning 69: Logic block #6179 (core_ostreams_1_din~64) has only 1 output pin 'core_ostreams_1_din~64.O[39]'. It may be a constant generator.
Warning 70: Logic block #6180 (core_ostreams_0_din~64) has only 1 output pin 'core_ostreams_0_din~64.O[39]'. It may be a constant generator.
Completed clustering consistency check successfully.
Cluster level netlist and block usage statistics
Netlist num_nets: 66188
Netlist num_blocks: 6723
Netlist EMPTY blocks: 0.
Netlist io blocks: 542.
Netlist clb blocks: 5583.
Netlist dsp_top blocks: 155.
Netlist memory blocks: 443.
Netlist inputs pins: 267
Netlist output pins: 275

Pb types usage...
  io                      : 542
   inpad                  : 267
   outpad                 : 275
  clb                     : 5583
   lab                    : 5583
    fle                   : 48623
     ble5                 : 90863
      flut5               : 57415
       lut5               : 57415
        lut               : 57415
       ff                 : 52910
      arithmetic          : 33448
       lut4               : 2688
        lut               : 2688
       adder              : 33448
     ble6                 : 2948
      lut6                : 2948
       lut                : 2948
      ff                  : 125
  dsp_top                 : 155
   dsp                    : 155
    dsp_pb                : 155
     one_mult_27x27       : 120
      mult_27x27          : 120
     mult_9x9_fixed_pt    : 40
  memory                  : 443
   mem_512x40_sp          : 4
    memory_slice          : 128
   mem_1024x20_sp         : 176
    memory_slice          : 896
   mem_1024x20_dp         : 263
    memory_slice          : 4224

# Load packing took 6.62 seconds (max_rss 1174.0 MiB, delta_rss +666.1 MiB)
# Create Device
## Build Device Grid
FPGA sized to 116 x 116: 13456 grid tiles (auto)
## Build Device Grid took 0.04 seconds (max_rss 1174.0 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
## Build routing resource graph took 13.48 seconds (max_rss 1711.0 MiB, delta_rss +537.0 MiB)
  RR Graph Nodes: 2915980
  RR Graph Edges: 29884893
# Create Device took 14.53 seconds (max_rss 1711.0 MiB, delta_rss +537.0 MiB)

Resource usage...
	Netlist
		542	blocks of type: io
	Architecture
		3648	blocks of type: io
	Netlist
		5583	blocks of type: clb
	Architecture
		11300	blocks of type: clb
	Netlist
		155	blocks of type: dsp_top
	Architecture
		196	blocks of type: dsp_top
	Netlist
		443	blocks of type: memory
	Architecture
		456	blocks of type: memory

Device Utilization: 0.53 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.49 Logical Block: clb
	Physical Tile dsp_top:
	Block Utilization: 0.79 Logical Block: dsp_top
	Physical Tile memory:
	Block Utilization: 0.97 Logical Block: memory

FPGA size limited by block type(s): memory


# Load Placement
Reading top.place.

Successfully read top.place.

Completed placement consistency check successfully.
# Load Placement took 0.18 seconds (max_rss 1711.0 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 9.05 seconds (max_rss 1711.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.28 seconds (max_rss 1711.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 9.36 seconds (max_rss 1711.0 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Warning 71: 266 timing startpoints were not constrained during timing analysis
Warning 72: 275 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 16167 ( 13.5%) |*************************************
[      0.1:      0.2) 19735 ( 16.5%) |*********************************************
[      0.2:      0.3) 14834 ( 12.4%) |**********************************
[      0.3:      0.4) 13189 ( 11.0%) |******************************
[      0.4:      0.5) 18116 ( 15.2%) |*****************************************
[      0.5:      0.6) 16857 ( 14.1%) |**************************************
[      0.6:      0.7)  5901 (  4.9%) |*************
[      0.7:      0.8)  7392 (  6.2%) |*****************
[      0.8:      0.9)  6222 (  5.2%) |**************
[      0.9:        1)  1016 (  0.9%) |**
## Initializing router criticalities took 1.64 seconds (max_rss 1711.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 73: 266 timing startpoints were not constrained during timing analysis
Warning 74: 275 timing endpoints were not constrained during timing analysis
   1    1.4     0.0    0 9996661   66049  105976   48291 ( 1.656%)  797928 (19.5%)    8.261 -3.803e+04     -5.261      0.000      0.000      N/A
   2    1.3     0.5    0 9163755   43220   76890   23178 ( 0.795%)  796754 (19.5%)    8.261 -3.476e+04     -5.261      0.000      0.000      N/A
   3    1.2     0.6    0 7366186   27702   50637   17608 ( 0.604%)  803785 (19.7%)    8.261 -3.753e+04     -5.261      0.000      0.000      N/A
   4    1.0     0.8    0 6420865   22062   40780   13462 ( 0.462%)  809826 (19.8%)    8.261 -3.780e+04     -5.261      0.000      0.000      N/A
   5    0.9     1.1    0 5195759   17516   32688    9777 ( 0.335%)  817124 (20.0%)    8.261 -3.803e+04     -5.261      0.000      0.000      N/A
   6    0.8     1.4    0 3827122   13372   24557    6977 ( 0.239%)  824755 (20.2%)    8.261 -3.853e+04     -5.261      0.000      0.000      N/A
   7    0.7     1.9    0 2840786   10047   18525    4767 ( 0.163%)  831576 (20.3%)    8.261 -3.905e+04     -5.261      0.000      0.000      N/A
   8    0.6     2.4    0 1841572    7123   12425    3156 ( 0.108%)  837359 (20.5%)    8.261 -3.937e+04     -5.261      0.000      0.000      N/A
   9    0.5     3.1    0 1132907    4843    8053    1928 ( 0.066%)  842068 (20.6%)    8.261 -3.950e+04     -5.261      0.000      0.000      N/A
  10    0.4     4.1    0  621435    3093    4658    1276 ( 0.044%)  845280 (20.7%)    8.261 -3.969e+04     -5.261      0.000      0.000       28
  11    0.4     5.3    0  363470    2028    2821     778 ( 0.027%)  847770 (20.7%)    8.261 -3.989e+04     -5.261      0.000      0.000       27
  12    0.4     6.9    0  248713    1252    1682     444 ( 0.015%)  849695 (20.8%)    8.261 -3.999e+04     -5.261      0.000      0.000       26
  13    0.3     9.0    0  153609     726     892     272 ( 0.009%)  851023 (20.8%)    8.261 -4.009e+04     -5.261      0.000      0.000       25
  14    0.3    11.6    0   71873     450     531     157 ( 0.005%)  851775 (20.8%)    8.261 -4.017e+04     -5.261      0.000      0.000       25
  15    0.3    15.1    0   52472     246     293      76 ( 0.003%)  852311 (20.8%)    8.261 -4.026e+04     -5.261      0.000      0.000       24
  16    0.3    19.7    0   22156     116     139      35 ( 0.001%)  852618 (20.8%)    8.261 -4.027e+04     -5.261      0.000      0.000       24
  17    0.3    25.6    0    9495      53      54      18 ( 0.001%)  852710 (20.8%)    8.279 -4.028e+04     -5.279      0.000      0.000       23
  18    0.4    33.3    0  232138     247     701       8 ( 0.000%)  852818 (20.8%)    8.273 -4.031e+04     -5.273      0.000      0.000       22
  19    0.4    43.3    0  231531     250     710       6 ( 0.000%)  852878 (20.9%)    8.271 -4.029e+04     -5.271      0.000      0.000       22
  20    0.4    56.2    0  227443     240     696       2 ( 0.000%)  852926 (20.9%)    8.261 -4.030e+04     -5.261      0.000      0.000       22
  21    0.3    73.1    0     200       2       2       0 ( 0.000%)  852950 (20.9%)    8.887 -4.033e+04     -5.887      0.000      0.000       21
Restoring best routing
Critical path: 8.88708 ns
Successfully routed after 21 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 17588 ( 14.7%) |**********************************
[      0.1:      0.2) 18615 ( 15.6%) |************************************
[      0.2:      0.3) 15926 ( 13.3%) |*******************************
[      0.3:      0.4) 18840 ( 15.8%) |*************************************
[      0.4:      0.5) 22987 ( 19.2%) |*********************************************
[      0.5:      0.6)  9576 (  8.0%) |*******************
[      0.6:      0.7)  5783 (  4.8%) |***********
[      0.7:      0.8)  6090 (  5.1%) |************
[      0.8:      0.9)  3832 (  3.2%) |********
[      0.9:        1)   192 (  0.2%) |
Router Stats: total_nets_routed: 220637 total_connections_routed: 383710 total_heap_pushes: 50020148 total_heap_pops: 14108442 
Serial Connection Router is being destroyed. Time spent on path search: 4.655 seconds.
# Routing took 14.97 seconds (max_rss 1831.2 MiB, delta_rss +120.1 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.13 seconds (max_rss 1831.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1347647719
Circuit successfully routed with a channel width factor of 156.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.02 seconds (max_rss 1831.2 MiB, delta_rss +0.0 MiB)
Found 143955 mismatches between routing and packing results.
Fixed 90988 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.68 seconds (max_rss 1831.2 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        542                                0.50738                      0.49262   
       clb       5583                                 18.583                      9.92746   
   dsp_top        155                                33.0323                      33.0323   
    memory        443                                23.2167                      12.1354   
Absorbed logical nets 123195 out of 189383 nets, 66188 nets not absorbed.


Average number of bends per net: 1.24174  Maximum # of bends: 204

Number of global nets: 139
Number of routed nets (nonglobal): 66049
Wire length results (in units of 1 clb segments)...
	Total wirelength: 852950, average net length: 12.9139
	Maximum net length: 2842

Wire length results in terms of physical segments...
	Total wiring segments used: 201860, average wire segments per net: 3.05622
	Maximum segments used by a net: 693
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 760

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)   212 (  0.8%) |*
[      0.5:      0.6)  1074 (  4.1%) |*****
[      0.4:      0.5)  3243 ( 12.3%) |**************
[      0.3:      0.4)  4663 ( 17.6%) |********************
[      0.2:      0.3)  3893 ( 14.7%) |*****************
[      0.1:      0.2)  3033 ( 11.5%) |*************
[        0:      0.1) 10332 ( 39.1%) |*********************************************
Maximum routing channel utilization:      0.75 at (6,49)

X - Directed channels: layer   y   max occ   ave occ   ave cap
                        ----- ---- -------- -------- --------
                            0    0       38    9.930      156
                            0    1        2    0.281      156
                            0    2        3    0.456      156
                            0    3        4    0.456      156
                            0    4        3    0.456      156
                            0    5        1    0.070      156
                            0    6        3    0.316      156
                            0    7        8    0.772      156
                            0    8        8    0.912      156
                            0    9       12    0.947      156
                            0   10       16    2.351      156
                            0   11       23    2.772      156
                            0   12       29    5.018      156
                            0   13       41    6.807      156
                            0   14       34    5.754      156
                            0   15       41    7.088      156
                            0   16       55   11.333      156
                            0   17       61   14.281      156
                            0   18       58   13.263      156
                            0   19       72   15.439      156
                            0   20       73   17.649      156
                            0   21       74   21.474      156
                            0   22       63   25.439      156
                            0   23       91   30.912      156
                            0   24       89   37.789      156
                            0   25       83   35.825      156
                            0   26       81   29.895      156
                            0   27       91   31.825      156
                            0   28       80   34.544      156
                            0   29       85   34.246      156
                            0   30       81   36.702      156
                            0   31       84   38.281      156
                            0   32       92   42.447      156
                            0   33       96   46.272      156
                            0   34       87   40.439      156
                            0   35       92   42.632      156
                            0   36       82   44.211      156
                            0   37       92   46.018      156
                            0   38       94   47.956      156
                            0   39      100   52.544      156
                            0   40      105   53.798      156
                            0   41       89   51.904      156
                            0   42       94   50.956      156
                            0   43       98   58.211      156
                            0   44       97   52.509      156
                            0   45       90   51.746      156
                            0   46       90   47.886      156
                            0   47       84   47.123      156
                            0   48       84   50.070      156
                            0   49       91   49.526      156
                            0   50       94   50.404      156
                            0   51       98   49.754      156
                            0   52      104   52.149      156
                            0   53      109   52.851      156
                            0   54      102   52.412      156
                            0   55      103   57.868      156
                            0   56      105   60.079      156
                            0   57      103   53.947      156
                            0   58       99   51.991      156
                            0   59       86   51.228      156
                            0   60       87   53.202      156
                            0   61       93   54.044      156
                            0   62       90   53.684      156
                            0   63       89   53.816      156
                            0   64       83   49.754      156
                            0   65       88   54.070      156
                            0   66       88   50.684      156
                            0   67       84   48.149      156
                            0   68       84   47.386      156
                            0   69       80   43.018      156
                            0   70       78   42.798      156
                            0   71       92   48.816      156
                            0   72       87   47.149      156
                            0   73       79   43.526      156
                            0   74       79   40.404      156
                            0   75       78   42.807      156
                            0   76       71   40.167      156
                            0   77       92   36.991      156
                            0   78       87   35.360      156
                            0   79       74   35.518      156
                            0   80       75   33.456      156
                            0   81       76   31.807      156
                            0   82       88   32.281      156
                            0   83       88   37.912      156
                            0   84       91   39.342      156
                            0   85       91   38.272      156
                            0   86       79   33.868      156
                            0   87       75   32.912      156
                            0   88       72   30.605      156
                            0   89       74   27.439      156
                            0   90       69   26.877      156
                            0   91       82   29.333      156
                            0   92       79   26.912      156
                            0   93       76   26.386      156
                            0   94       77   20.877      156
                            0   95       58   21.614      156
                            0   96       84   21.754      156
                            0   97       83   24.842      156
                            0   98       91   28.035      156
                            0   99       86   31.298      156
                            0  100       89   29.439      156
                            0  101       86   33.333      156
                            0  102       87   28.070      156
                            0  103       86   25.509      156
                            0  104       88   26.702      156
                            0  105       75   20.947      156
                            0  106       73   15.684      156
                            0  107       80   12.842      156
                            0  108       61    8.140      156
                            0  109       43    5.053      156
                            0  110       32    3.123      156
                            0  111       14    1.368      156
                            0  112        5    0.596      156
                            0  113        2    0.105      156
                            0  114       56    9.991      156
Y - Directed channels: layer   x   max occ   ave occ   ave cap
                        ----- ---- -------- -------- --------
                            0    0       20    2.105      156
                            0    1       40    5.579      156
                            0    2       61    8.772      156
                            0    3       70    7.754      156
                            0    4       84   12.842      156
                            0    5       92   28.632      156
                            0    6      117   37.298      156
                            0    7       76   20.842      156
                            0    8       85   20.175      156
                            0    9       90   22.561      156
                            0   10       80   22.088      156
                            0   11       80   20.991      156
                            0   12       77   22.491      156
                            0   13       85   23.904      156
                            0   14       78   23.684      156
                            0   15       83   30.904      156
                            0   16       93   37.921      156
                            0   17       83   39.246      156
                            0   18       93   42.649      156
                            0   19      100   40.711      156
                            0   20      109   46.877      156
                            0   21      111   58.132      156
                            0   22      115   56.667      156
                            0   23      100   40.588      156
                            0   24       91   37.079      156
                            0   25      102   41.018      156
                            0   26       94   37.123      156
                            0   27       95   38.746      156
                            0   28      100   38.404      156
                            0   29       78   33.833      156
                            0   30       75   36.395      156
                            0   31       92   37.886      156
                            0   32       82   40.886      156
                            0   33       80   45.632      156
                            0   34       87   51.807      156
                            0   35       97   42.096      156
                            0   36       99   48.518      156
                            0   37      101   63.491      156
                            0   38      114   65.044      156
                            0   39       90   44.912      156
                            0   40       92   34.763      156
                            0   41       84   33.754      156
                            0   42       76   35.947      156
                            0   43       67   30.061      156
                            0   44       78   28.965      156
                            0   45       80   34.877      156
                            0   46       77   34.421      156
                            0   47       81   38.105      156
                            0   48       84   37.509      156
                            0   49       89   48.588      156
                            0   50       93   53.228      156
                            0   51       77   44.877      156
                            0   52       99   48.667      156
                            0   53      103   57.404      156
                            0   54      103   51.649      156
                            0   55       78   36.430      156
                            0   56       79   31.860      156
                            0   57       77   32.211      156
                            0   58       80   33.544      156
                            0   59       78   33.860      156
                            0   60       86   33.930      156
                            0   61       73   35.781      156
                            0   62       75   39.895      156
                            0   63       85   40.526      156
                            0   64       86   38.912      156
                            0   65       90   47.491      156
                            0   66       95   54.000      156
                            0   67       83   41.368      156
                            0   68       97   46.667      156
                            0   69      106   62.877      156
                            0   70      104   64.439      156
                            0   71       81   37.263      156
                            0   72       74   27.544      156
                            0   73       75   31.930      156
                            0   74       72   31.825      156
                            0   75       67   30.211      156
                            0   76       65   30.947      156
                            0   77       74   32.465      156
                            0   78       79   37.333      156
                            0   79       78   34.167      156
                            0   80       88   35.921      156
                            0   81       79   43.833      156
                            0   82       82   44.596      156
                            0   83       72   32.912      156
                            0   84       74   35.439      156
                            0   85       95   46.421      156
                            0   86      106   42.474      156
                            0   87       83   29.658      156
                            0   88       77   27.570      156
                            0   89       78   28.351      156
                            0   90       77   31.316      156
                            0   91       74   28.772      156
                            0   92       83   28.649      156
                            0   93       94   30.219      156
                            0   94       80   32.956      156
                            0   95       72   31.018      156
                            0   96       76   27.649      156
                            0   97       78   30.877      156
                            0   98       78   37.930      156
                            0   99       70   26.211      156
                            0  100       87   28.281      156
                            0  101       92   34.105      156
                            0  102       94   30.386      156
                            0  103       49   14.526      156
                            0  104       48    9.570      156
                            0  105       49    6.912      156
                            0  106       60    6.474      156
                            0  107       57    6.693      156
                            0  108       56    6.395      156
                            0  109       58   10.412      156
                            0  110       77   14.667      156
                            0  111       68   12.789      156
                            0  112       72   14.430      156
                            0  113       68   18.482      156
                            0  114       68   18.272      156

Total existing wires segments: CHANX 412712, CHANY 440238, ALL 852950
Total used wires segments:     CHANX 412712, CHANY 440238, ALL 852950
Usage percentage:               CHANX 0%, CHANY -1%, ALL -1314420489%

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.27832e+08
	Total used logic block area: 2.5611e+08

Routing area (in minimum width transistor areas)...
	Total routing area: 1.65944e+08, per logic tile: 12332.3

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4 457470
                                                      Y      4 457470
                                                      X     16  18540
                                                      Y     16  18540

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4        0.21
                                            16      0.0995

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.222
                                            16       0.115

Segment occupancy by length: Length Occupancy Capacity Utilization
                             ------ --------- -------- -----------
                             L4        197885   914940       0.216
                             L16         3975    37080       0.107

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0       0.216
                            L16    1       0.107
Warning 75: 266 timing startpoints were not constrained during timing analysis
Warning 76: 275 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.9e-10:  5.5e-10) 53517 ( 43.9%) |*********************************************
[  5.5e-10:  9.1e-10) 11890 (  9.8%) |**********
[  9.1e-10:  1.3e-09) 18299 ( 15.0%) |***************
[  1.3e-09:  1.6e-09) 18295 ( 15.0%) |***************
[  1.6e-09:    2e-09)  8218 (  6.7%) |*******
[    2e-09:  2.3e-09)  8008 (  6.6%) |*******
[  2.3e-09:  2.7e-09)  2162 (  1.8%) |**
[  2.7e-09:  3.1e-09)   994 (  0.8%) |*
[  3.1e-09:  3.4e-09)   204 (  0.2%) |
[  3.4e-09:  3.8e-09)   184 (  0.2%) |

Final critical path delay (least slack): 8.88708 ns, Fmax: 112.523 MHz
Final setup Worst Negative Slack (sWNS): -5.88708 ns
Final setup Total Negative Slack (sTNS): -40325.3 ns

Final setup slack histogram:
[ -5.9e-09:   -5e-09)    22 (  0.0%) |
[   -5e-09: -4.2e-09)   590 (  0.5%) |*
[ -4.2e-09: -3.3e-09)   971 (  0.8%) |*
[ -3.3e-09: -2.5e-09)  1312 (  1.1%) |*
[ -2.5e-09: -1.6e-09)  5717 (  4.7%) |******
[ -1.6e-09: -7.7e-10) 11454 (  9.4%) |*************
[ -7.7e-10:  7.8e-11) 16716 ( 13.7%) |*******************
[  7.8e-11:  9.3e-10) 23000 ( 18.9%) |**************************
[  9.3e-10:  1.8e-09) 40106 ( 32.9%) |*********************************************
[  1.8e-09:  2.6e-09) 21883 ( 18.0%) |*************************

Final geomean non-virtual intra-domain period: 8.88708 ns (112.523 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 8.88708 ns (112.523 MHz)

Incr Slack updates 1 in 0.00692418 sec
Full Max Req/Worst Slack updates 1 in 0.0017154 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0247948 sec
Flow timing analysis took 8.91149 seconds (7.72132 STA, 1.19017 slack) (23 full updates: 0 setup, 0 hold, 23 combined).
VPR succeeded
The entire flow of VPR took 57.37 seconds (max_rss 2074.6 MiB)
Incr Slack updates 22 in 0.114986 sec
Full Max Req/Worst Slack updates 4 in 0.00687399 sec
Incr Max Req/Worst Slack updates 18 in 0.0364934 sec
Incr Criticality updates 15 in 0.146428 sec
Full Criticality updates 7 in 0.170021 sec
	Command being timed: "/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/vpr/vpr k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml top --circuit_file top.pre-vpr.blif --sdc_file top.sdc --max_router_iterations 150 --route --route_chan_width 156"
	User time (seconds): 53.18
	System time (seconds): 2.19
	Percent of CPU this job got: 96%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:57.64
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 2124408
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 16
	Minor (reclaiming a frame) page faults: 1055425
	Voluntary context switches: 254
	Involuntary context switches: 233
	Swaps: 0
	File system inputs: 8
	File system outputs: 584800
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
