// Seed: 3429987551
module module_0 #(
    parameter id_1 = 32'd53,
    parameter id_3 = 32'd86
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout supply0 id_2;
  input wire _id_1;
  supply1 id_4 = -1;
  assign id_2 = id_3 || id_1;
  logic [id_3  !=  id_1 : id_3] id_5;
  ;
  wire [{  1 'b0 {  -1 'b0 }  }  >  -1 : id_1] id_6;
  wire [module_0 : 1] id_7;
  parameter id_8 = -1'b0;
  logic id_9 = 1'b0, id_10;
  logic [-1 'b0 : id_1] id_11;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd1,
    parameter id_3 = 32'd97
) (
    input  wor  _id_0,
    output tri0 id_1
    , _id_3
);
  assign id_3 = id_3;
  wire [-1 'b0 : -1  ^  id_3] id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3
  );
  wire [1  ==?  id_0 : 1] id_6;
endmodule
