{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 04:07:54 2014 " "Info: Processing started: Fri May 09 04:07:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SeaQuestTrig1 -c SeaQuestTrig1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SeaQuestTrig1 -c SeaQuestTrig1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "186 " "Warning: Found 186 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[31\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~63 " "Info: Detected gated clock \"coin_reference:inst2\|C~63\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~62 " "Info: Detected gated clock \"coin_reference:inst2\|C~62\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[31\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[31\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[30\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~61 " "Info: Detected gated clock \"coin_reference:inst2\|C~61\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~60 " "Info: Detected gated clock \"coin_reference:inst2\|C~60\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[30\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[30\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[29\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~59 " "Info: Detected gated clock \"coin_reference:inst2\|C~59\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~58 " "Info: Detected gated clock \"coin_reference:inst2\|C~58\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[29\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[29\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[28\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~57 " "Info: Detected gated clock \"coin_reference:inst2\|C~57\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~56 " "Info: Detected gated clock \"coin_reference:inst2\|C~56\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[28\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[28\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[27\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~55 " "Info: Detected gated clock \"coin_reference:inst2\|C~55\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~54 " "Info: Detected gated clock \"coin_reference:inst2\|C~54\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[27\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[27\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[26\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~53 " "Info: Detected gated clock \"coin_reference:inst2\|C~53\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~52 " "Info: Detected gated clock \"coin_reference:inst2\|C~52\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[26\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[26\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[25\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~51 " "Info: Detected gated clock \"coin_reference:inst2\|C~51\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~50 " "Info: Detected gated clock \"coin_reference:inst2\|C~50\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[25\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[25\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[24\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~49 " "Info: Detected gated clock \"coin_reference:inst2\|C~49\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~48 " "Info: Detected gated clock \"coin_reference:inst2\|C~48\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[24\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[24\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[23\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~47 " "Info: Detected gated clock \"coin_reference:inst2\|C~47\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~46 " "Info: Detected gated clock \"coin_reference:inst2\|C~46\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[23\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[23\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[22\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~45 " "Info: Detected gated clock \"coin_reference:inst2\|C~45\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~44 " "Info: Detected gated clock \"coin_reference:inst2\|C~44\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[22\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[22\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[21\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~43 " "Info: Detected gated clock \"coin_reference:inst2\|C~43\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~42 " "Info: Detected gated clock \"coin_reference:inst2\|C~42\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[21\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[21\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[20\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~41 " "Info: Detected gated clock \"coin_reference:inst2\|C~41\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~40 " "Info: Detected gated clock \"coin_reference:inst2\|C~40\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[20\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[20\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[19\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~39 " "Info: Detected gated clock \"coin_reference:inst2\|C~39\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~38 " "Info: Detected gated clock \"coin_reference:inst2\|C~38\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[19\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[19\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[18\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~37 " "Info: Detected gated clock \"coin_reference:inst2\|C~37\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~36 " "Info: Detected gated clock \"coin_reference:inst2\|C~36\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[18\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[18\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[17\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~35 " "Info: Detected gated clock \"coin_reference:inst2\|C~35\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~34 " "Info: Detected gated clock \"coin_reference:inst2\|C~34\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[17\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[17\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[16\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~33 " "Info: Detected gated clock \"coin_reference:inst2\|C~33\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~32 " "Info: Detected gated clock \"coin_reference:inst2\|C~32\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[16\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[16\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[15\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~31 " "Info: Detected gated clock \"coin_reference:inst2\|C~31\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~30 " "Info: Detected gated clock \"coin_reference:inst2\|C~30\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[15\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[15\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[15\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[15\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~29 " "Info: Detected gated clock \"coin_reference:inst2\|C~29\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~28 " "Info: Detected gated clock \"coin_reference:inst2\|C~28\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[14\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[14\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[14\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[14\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[13\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~27 " "Info: Detected gated clock \"coin_reference:inst2\|C~27\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~26 " "Info: Detected gated clock \"coin_reference:inst2\|C~26\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[13\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[13\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[13\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[13\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[12\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~25 " "Info: Detected gated clock \"coin_reference:inst2\|C~25\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~24 " "Info: Detected gated clock \"coin_reference:inst2\|C~24\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[12\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[12\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[12\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[12\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[11\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~23 " "Info: Detected gated clock \"coin_reference:inst2\|C~23\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~22 " "Info: Detected gated clock \"coin_reference:inst2\|C~22\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[11\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[11\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[11\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[11\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[10\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~21 " "Info: Detected gated clock \"coin_reference:inst2\|C~21\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~20 " "Info: Detected gated clock \"coin_reference:inst2\|C~20\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[10\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[10\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[10\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[10\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[9\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~19 " "Info: Detected gated clock \"coin_reference:inst2\|C~19\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~18 " "Info: Detected gated clock \"coin_reference:inst2\|C~18\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[9\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[9\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[9\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[9\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[8\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~17 " "Info: Detected gated clock \"coin_reference:inst2\|C~17\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~16 " "Info: Detected gated clock \"coin_reference:inst2\|C~16\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[8\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[8\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[8\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[8\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[7\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~15 " "Info: Detected gated clock \"coin_reference:inst2\|C~15\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~14 " "Info: Detected gated clock \"coin_reference:inst2\|C~14\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[7\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[7\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[7\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[7\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[6\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~13 " "Info: Detected gated clock \"coin_reference:inst2\|C~13\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~12 " "Info: Detected gated clock \"coin_reference:inst2\|C~12\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[6\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[6\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[6\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[6\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[5\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~11 " "Info: Detected gated clock \"coin_reference:inst2\|C~11\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~10 " "Info: Detected gated clock \"coin_reference:inst2\|C~10\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[5\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[5\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[5\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[5\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[4\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~9 " "Info: Detected gated clock \"coin_reference:inst2\|C~9\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~8 " "Info: Detected gated clock \"coin_reference:inst2\|C~8\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[4\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[4\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[3\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~7 " "Info: Detected gated clock \"coin_reference:inst2\|C~7\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~6 " "Info: Detected gated clock \"coin_reference:inst2\|C~6\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[3\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[3\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[3\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[3\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[2\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~5 " "Info: Detected gated clock \"coin_reference:inst2\|C~5\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~4 " "Info: Detected gated clock \"coin_reference:inst2\|C~4\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[2\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[2\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[2\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[2\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[1\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~3 " "Info: Detected gated clock \"coin_reference:inst2\|C~3\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~2 " "Info: Detected gated clock \"coin_reference:inst2\|C~2\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[14\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[1\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[1\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[0\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~1 " "Info: Detected gated clock \"coin_reference:inst2\|C~1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~0 " "Info: Detected gated clock \"coin_reference:inst2\|C~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[0\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[0\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|PDL_PULSEOUT~1 " "Info: Detected gated clock \"coin_reference:inst2\|PDL_PULSEOUT~1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 200 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_PULSEOUT~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|PDL_PULSEOUT~0 " "Info: Detected gated clock \"coin_reference:inst2\|PDL_PULSEOUT~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 200 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_PULSEOUT~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux1~0 " "Info: Detected gated clock \"coin_reference:inst2\|Mux1~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux4~0 " "Info: Detected gated clock \"coin_reference:inst2\|Mux4~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|PDL_IN_i " "Info: Detected ripple clock \"coin_reference:inst2\|PDL_IN_i\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 205 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_IN_i" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux1 " "Info: Detected gated clock \"coin_reference:inst2\|Mux1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux4 " "Info: Detected gated clock \"coin_reference:inst2\|Mux4\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 memory GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8 memory GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8 94 ps " "Info: Slack time is 94 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" between source memory \"GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8\" and destination memory \"GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "256.02 MHz 3.906 ns " "Info: Fmax is 256.02 MHz (period= 3.906 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.417 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 3.417 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.370 ns " "Info: + Latch edge is 2.370 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk0 4.000 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.630 ns " "Info: - Launch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk0 4.000 ns -1.630 ns  50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns + Largest " "Info: + Largest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 destination 1.966 ns + Shortest memory " "Info: + Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to destination memory is 1.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_1 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.545 ns) 1.966 ns GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8 2 MEM M4K_X49_Y23 0 " "Info: 2: + IC(1.421 ns) + CELL(0.545 ns) = 1.966 ns; Loc. = M4K_X49_Y23; Fanout = 0; MEM Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "db/altsyncram_5gi1.tdf" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.545 ns ( 27.72 % ) " "Info: Total cell delay = 0.545 ns ( 27.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.28 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 source 1.977 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to source memory is 1.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_1 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.556 ns) 1.977 ns GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8 2 MEM M4K_X49_Y23 1 " "Info: 2: + IC(1.421 ns) + CELL(0.556 ns) = 1.977 ns; Loc. = M4K_X49_Y23; Fanout = 1; MEM Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "db/altsyncram_5gi1.tdf" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.556 ns ( 28.12 % ) " "Info: Total cell delay = 0.556 ns ( 28.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 71.88 % ) " "Info: Total interconnect delay = 1.421 ns ( 71.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.545ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.556ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_5gi1.tdf" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns - " "Info: - Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_5gi1.tdf" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.545ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.556ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.323 ns - Longest memory memory " "Info: - Longest memory to memory delay is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8 1 MEM M4K_X49_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X49_Y23; Fanout = 1; MEM Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "db/altsyncram_5gi1.tdf" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.323 ns) 3.323 ns GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8 2 MEM M4K_X49_Y23 0 " "Info: 2: + IC(0.000 ns) + CELL(3.323 ns) = 3.323 ns; Loc. = M4K_X49_Y23; Fanout = 0; MEM Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "db/altsyncram_5gi1.tdf" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.323 ns ( 100.00 % ) " "Info: Total cell delay = 3.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 0.000ns } { 0.000ns 3.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.545ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.556ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 0.000ns } { 0.000ns 3.323ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 register GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|L4_3 register GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|inst14 931 ps " "Info: Slack time is 931 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|L4_3\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|inst14\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "405.19 MHz " "Info: Fmax is restricted to 405.19 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.798 ns + Largest register register " "Info: + Largest register to register requirement is 1.798 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.370 ns " "Info: + Latch edge is 3.370 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk1 4.000 ns -0.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.000 ns with  offset of -0.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.370 ns " "Info: - Launch edge is 1.370 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk1 4.000 ns 1.370 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.000 ns with inverted offset of 1.370 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 destination 1.968 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_1 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|inst14 2 REG LC_X36_Y22_N3 4 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X36_Y22_N3; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 source 1.968 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_1 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|L4_3 2 REG LC_X35_Y22_N6 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X35_Y22_N6; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.867 ns - Longest register register " "Info: - Longest register to register delay is 0.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|L4_3 1 REG LC_X35_Y22_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y22_N6; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.238 ns) 0.867 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|inst14 2 REG LC_X36_Y22_N3 4 " "Info: 2: + IC(0.629 ns) + CELL(0.238 ns) = 0.867 ns; Loc. = LC_X36_Y22_N3; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_2\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 27.45 % ) " "Info: Total cell delay = 0.238 ns ( 27.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.629 ns ( 72.55 % ) " "Info: Total interconnect delay = 0.629 ns ( 72.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.867 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 {} } { 0.000ns 0.629ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.867 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|inst14 {} } { 0.000ns 0.629ns } { 0.000ns 0.238ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GLB1 register GRP32ch:L1_1\|GRP4ch:L2_7\|ChTK16nsB:inst31\|inst105\[0\] register GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|inst103 7.921 ns " "Info: Slack time is 7.921 ns for clock \"GLB1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_7\|ChTK16nsB:inst31\|inst105\[0\]\" and destination register \"GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|inst103\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "123.78 MHz 8.079 ns " "Info: Fmax is 123.78 MHz (period= 8.079 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.801 ns + Largest register register " "Info: + Largest register to register requirement is 15.801 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.000 ns + " "Info: + Setup relationship between source and destination is 16.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 16.000 ns " "Info: + Latch edge is 16.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 destination 3.341 ns + Shortest register " "Info: + Shortest clock path from clock \"GLB1\" to destination register is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N2 5300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N2; Fanout = 5300; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.794 ns) + CELL(0.547 ns) 3.341 ns GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|inst103 2 REG LC_X67_Y21_N8 1 " "Info: 2: + IC(2.794 ns) + CELL(0.547 ns) = 3.341 ns; Loc. = LC_X67_Y21_N8; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|inst103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 656 1224 1288 736 "inst103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.37 % ) " "Info: Total cell delay = 0.547 ns ( 16.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.794 ns ( 83.63 % ) " "Info: Total interconnect delay = 2.794 ns ( 83.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 {} } { 0.000ns 2.794ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 source 3.338 ns - Longest register " "Info: - Longest clock path from clock \"GLB1\" to source register is 3.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N2 5300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N2; Fanout = 5300; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.791 ns) + CELL(0.547 ns) 3.338 ns GRP32ch:L1_1\|GRP4ch:L2_7\|ChTK16nsB:inst31\|inst105\[0\] 2 REG LC_X34_Y11_N6 87 " "Info: 2: + IC(2.791 ns) + CELL(0.547 ns) = 3.338 ns; Loc. = LC_X34_Y11_N6; Fanout = 87; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_7\|ChTK16nsB:inst31\|inst105\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 1024 1000 1064 1104 "inst105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.39 % ) " "Info: Total cell delay = 0.547 ns ( 16.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.791 ns ( 83.61 % ) " "Info: Total interconnect delay = 2.791 ns ( 83.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] {} } { 0.000ns 2.791ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 {} } { 0.000ns 2.794ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] {} } { 0.000ns 2.791ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 1024 1000 1064 1104 "inst105" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 656 1224 1288 736 "inst103" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 {} } { 0.000ns 2.794ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] {} } { 0.000ns 2.791ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.880 ns - Longest register register " "Info: - Longest register to register delay is 7.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_7\|ChTK16nsB:inst31\|inst105\[0\] 1 REG LC_X34_Y11_N6 87 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y11_N6; Fanout = 87; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_7\|ChTK16nsB:inst31\|inst105\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 1024 1000 1064 1104 "inst105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.862 ns) + CELL(0.454 ns) 5.316 ns GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|lpm_compare1:inst1\|lpm_compare:lpm_compare_component\|cmpr_jqg:auto_generated\|aleb~0 2 COMB LC_X65_Y24_N3 1 " "Info: 2: + IC(4.862 ns) + CELL(0.454 ns) = 5.316 ns; Loc. = LC_X65_Y24_N3; Fanout = 1; COMB Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|lpm_compare1:inst1\|lpm_compare:lpm_compare_component\|cmpr_jqg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_jqg.tdf" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/db/cmpr_jqg.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.340 ns) 6.560 ns GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|inst3~1 3 COMB LC_X65_Y21_N7 1 " "Info: 3: + IC(0.904 ns) + CELL(0.340 ns) = 6.560 ns; Loc. = LC_X65_Y21_N7; Fanout = 1; COMB Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|inst3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|aleb~0 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst3~1 } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 640 1112 1176 720 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.467 ns) 7.880 ns GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|inst103 4 REG LC_X67_Y21_N8 1 " "Info: 4: + IC(0.853 ns) + CELL(0.467 ns) = 7.880 ns; Loc. = LC_X67_Y21_N8; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst31\|inst103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst3~1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 656 1224 1288 736 "inst103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 16.00 % ) " "Info: Total cell delay = 1.261 ns ( 16.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.619 ns ( 84.00 % ) " "Info: Total interconnect delay = 6.619 ns ( 84.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.880 ns" { GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|aleb~0 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst3~1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.880 ns" { GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|aleb~0 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst3~1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 {} } { 0.000ns 4.862ns 0.904ns 0.853ns } { 0.000ns 0.454ns 0.340ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 {} } { 0.000ns 2.794ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] {} } { 0.000ns 2.791ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.880 ns" { GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|aleb~0 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst3~1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.880 ns" { GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|inst105[0] {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|aleb~0 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst3~1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|inst103 {} } { 0.000ns 4.862ns 0.904ns 0.853ns } { 0.000ns 0.454ns 0.340ns 0.467ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "LCLK register v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_0__Z register coin_reference:inst2\|REG_DOUT\[8\] 13.928 ns " "Info: Slack time is 13.928 ns for clock \"LCLK\" between source register \"v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_0__Z\" and destination register \"coin_reference:inst2\|REG_DOUT\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "90.32 MHz 11.072 ns " "Info: Fmax is 90.32 MHz (period= 11.072 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.798 ns + Largest register register " "Info: + Largest register to register requirement is 24.798 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.000 ns " "Info: + Latch edge is 25.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination LCLK 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"LCLK\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source LCLK 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"LCLK\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"LCLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 563 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 563; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 1752 2568 2632 1768 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|REG_DOUT\[8\] 2 REG LC_X26_Y27_N2 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X26_Y27_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.470 ns - Longest register " "Info: - Longest clock path from clock \"LCLK\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 563 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 563; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 1752 2568 2632 1768 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_0__Z 2 REG LC_X25_Y27_N2 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X25_Y27_N2; Fanout = 1; REG Node = 'v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_0__Z'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6386 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6386 3 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.870 ns - Longest register register " "Info: - Longest register to register delay is 10.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_0__Z 1 REG LC_X25_Y27_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y27_N2; Fanout = 1; REG Node = 'v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_0__Z'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6386 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_0 2 COMB LC_X25_Y27_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X25_Y27_N2; Fanout = 1; COMB Node = 'v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_0 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6272 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.454 ns) 1.070 ns coin_reference:inst2\|Equal15~0 3 COMB LC_X25_Y27_N9 2 " "Info: 3: + IC(0.325 ns) + CELL(0.454 ns) = 1.070 ns; Loc. = LC_X25_Y27_N9; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_0 coin_reference:inst2|Equal15~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.454 ns) 2.754 ns coin_reference:inst2\|Equal15~3 4 COMB LC_X27_Y26_N6 19 " "Info: 4: + IC(1.230 ns) + CELL(0.454 ns) = 2.754 ns; Loc. = LC_X27_Y26_N6; Fanout = 19; COMB Node = 'coin_reference:inst2\|Equal15~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.454 ns) 4.731 ns coin_reference:inst2\|Equal20~2 5 COMB LC_X32_Y25_N6 10 " "Info: 5: + IC(1.523 ns) + CELL(0.454 ns) = 4.731 ns; Loc. = LC_X32_Y25_N6; Fanout = 10; COMB Node = 'coin_reference:inst2\|Equal20~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal20~2 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.340 ns) 6.136 ns coin_reference:inst2\|Equal20~4 6 COMB LC_X31_Y26_N2 15 " "Info: 6: + IC(1.065 ns) + CELL(0.340 ns) = 6.136 ns; Loc. = LC_X31_Y26_N2; Fanout = 15; COMB Node = 'coin_reference:inst2\|Equal20~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { coin_reference:inst2|Equal20~2 coin_reference:inst2|Equal20~4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.454 ns) 7.855 ns coin_reference:inst2\|Selector7~9 7 COMB LC_X29_Y25_N7 1 " "Info: 7: + IC(1.265 ns) + CELL(0.454 ns) = 7.855 ns; Loc. = LC_X29_Y25_N7; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector7~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { coin_reference:inst2|Equal20~4 coin_reference:inst2|Selector7~9 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.454 ns) 9.491 ns coin_reference:inst2\|Selector7~10 8 COMB LC_X26_Y24_N1 1 " "Info: 8: + IC(1.182 ns) + CELL(0.454 ns) = 9.491 ns; Loc. = LC_X26_Y24_N1; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector7~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { coin_reference:inst2|Selector7~9 coin_reference:inst2|Selector7~10 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.467 ns) 10.870 ns coin_reference:inst2\|REG_DOUT\[8\] 9 REG LC_X26_Y27_N2 1 " "Info: 9: + IC(0.912 ns) + CELL(0.467 ns) = 10.870 ns; Loc. = LC_X26_Y27_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { coin_reference:inst2|Selector7~10 coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.368 ns ( 30.98 % ) " "Info: Total cell delay = 3.368 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.502 ns ( 69.02 % ) " "Info: Total interconnect delay = 7.502 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.870 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_0 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal20~2 coin_reference:inst2|Equal20~4 coin_reference:inst2|Selector7~9 coin_reference:inst2|Selector7~10 coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.870 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_0 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal20~2 {} coin_reference:inst2|Equal20~4 {} coin_reference:inst2|Selector7~9 {} coin_reference:inst2|Selector7~10 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 0.325ns 1.230ns 1.523ns 1.065ns 1.265ns 1.182ns 0.912ns } { 0.000ns 0.291ns 0.454ns 0.454ns 0.454ns 0.340ns 0.454ns 0.454ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.870 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_0 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal20~2 coin_reference:inst2|Equal20~4 coin_reference:inst2|Selector7~9 coin_reference:inst2|Selector7~10 coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.870 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_0__Z {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_0 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal20~2 {} coin_reference:inst2|Equal20~4 {} coin_reference:inst2|Selector7~9 {} coin_reference:inst2|Selector7~10 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 0.325ns 1.230ns 1.523ns 1.065ns 1.265ns 1.182ns 0.912ns } { 0.000ns 0.291ns 0.454ns 0.454ns 0.454ns 0.340ns 0.454ns 0.454ns 0.467ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 register GRP32ch:L1_1\|GRP4ch:L2_3\|OutPipe1a:inst7\|inst18\[0\] register GRP32ch:L1_1\|GRP4ch:L2_3\|inst26\[0\] 663 ps " "Info: Minimum slack time is 663 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_3\|OutPipe1a:inst7\|inst18\[0\]\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_3\|inst26\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.502 ns + Shortest register register " "Info: + Shortest register to register delay is 0.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_3\|OutPipe1a:inst7\|inst18\[0\] 1 REG LC_X44_Y14_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X44_Y14_N7; Fanout = 5; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|OutPipe1a:inst7\|inst18\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 448 1088 1152 528 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.089 ns) 0.502 ns GRP32ch:L1_1\|GRP4ch:L2_3\|inst26\[0\] 2 REG LC_X44_Y14_N8 1 " "Info: 2: + IC(0.413 ns) + CELL(0.089 ns) = 0.502 ns; Loc. = LC_X44_Y14_N8; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|inst26\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] } "NODE_NAME" } } { "GRP4ch.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/GRP4ch.bdf" { { 464 1608 1672 544 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.73 % ) " "Info: Total cell delay = 0.089 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.413 ns ( 82.27 % ) " "Info: Total interconnect delay = 0.413 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.502 ns" { GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] {} GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] {} } { 0.000ns 0.413ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.630 ns " "Info: + Latch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk0 4.000 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.630 ns " "Info: - Launch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk0 4.000 ns -1.630 ns  50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.000 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 destination 1.888 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to destination register is 1.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_1 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.547 ns) 1.888 ns GRP32ch:L1_1\|GRP4ch:L2_3\|inst26\[0\] 2 REG LC_X44_Y14_N8 1 " "Info: 2: + IC(1.341 ns) + CELL(0.547 ns) = 1.888 ns; Loc. = LC_X44_Y14_N8; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|inst26\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] } "NODE_NAME" } } { "GRP4ch.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/GRP4ch.bdf" { { 464 1608 1672 544 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.97 % ) " "Info: Total cell delay = 0.547 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.341 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 source 1.888 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to source register is 1.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_1 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.547 ns) 1.888 ns GRP32ch:L1_1\|GRP4ch:L2_3\|OutPipe1a:inst7\|inst18\[0\] 2 REG LC_X44_Y14_N7 5 " "Info: 2: + IC(1.341 ns) + CELL(0.547 ns) = 1.888 ns; Loc. = LC_X44_Y14_N7; Fanout = 5; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|OutPipe1a:inst7\|inst18\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 448 1088 1152 528 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.97 % ) " "Info: Total cell delay = 0.547 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.341 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 448 1088 1152 528 "inst18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "GRP4ch.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/GRP4ch.bdf" { { 464 1608 1672 544 "inst26" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.502 ns" { GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] {} GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] {} } { 0.000ns 0.413ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_3|inst26[0] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|inst18[0] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 register GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|L4_3 register GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|inst14 2.662 ns " "Info: Minimum slack time is 2.662 ns for clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" between source register \"GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|L4_3\" and destination register \"GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|inst14\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|L4_3 1 REG LC_X57_Y25_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y25_N9; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X57_Y25_N7 4 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X57_Y25_N7; Fanout = 4; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -2.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.000 ns + " "Info: + Hold relationship between source and destination is -2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -0.630 ns " "Info: + Latch edge is -0.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk1 4.000 ns -0.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.000 ns with  offset of -0.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.370 ns " "Info: - Launch edge is 1.370 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk1 4.000 ns 1.370 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.000 ns with inverted offset of 1.370 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 destination 1.968 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_1 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X57_Y25_N7 4 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X57_Y25_N7; Fanout = 4; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 source 1.968 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_1 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|L4_3 2 REG LC_X57_Y25_N9 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X57_Y25_N9; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_2\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GLB1 register GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst97\[0\] register GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst92\[0\] 661 ps " "Info: Minimum slack time is 661 ps for clock \"GLB1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst97\[0\]\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst92\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.500 ns + Shortest register register " "Info: + Shortest register to register delay is 0.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst97\[0\] 1 REG LC_X59_Y7_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X59_Y7_N7; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst97\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.089 ns) 0.500 ns GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst92\[0\] 2 REG LC_X59_Y7_N6 3 " "Info: 2: + IC(0.411 ns) + CELL(0.089 ns) = 0.500 ns; Loc. = LC_X59_Y7_N6; Fanout = 3; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst92\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.80 % ) " "Info: Total cell delay = 0.089 ns ( 17.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.411 ns ( 82.20 % ) " "Info: Total interconnect delay = 0.411 ns ( 82.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.500 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] {} } { 0.000ns 0.411ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 destination 3.263 ns + Longest register " "Info: + Longest clock path from clock \"GLB1\" to destination register is 3.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N2 5300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N2; Fanout = 5300; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.547 ns) 3.263 ns GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst92\[0\] 2 REG LC_X59_Y7_N6 3 " "Info: 2: + IC(2.716 ns) + CELL(0.547 ns) = 3.263 ns; Loc. = LC_X59_Y7_N6; Fanout = 3; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst92\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.76 % ) " "Info: Total cell delay = 0.547 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.716 ns ( 83.24 % ) " "Info: Total interconnect delay = 2.716 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 source 3.263 ns - Shortest register " "Info: - Shortest clock path from clock \"GLB1\" to source register is 3.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N2 5300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N2; Fanout = 5300; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.547 ns) 3.263 ns GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst97\[0\] 2 REG LC_X59_Y7_N7 1 " "Info: 2: + IC(2.716 ns) + CELL(0.547 ns) = 3.263 ns; Loc. = LC_X59_Y7_N7; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst20\|inst97\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.76 % ) " "Info: Total cell delay = 0.547 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.716 ns ( 83.24 % ) " "Info: Total interconnect delay = 2.716 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.500 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] {} } { 0.000ns 0.411ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst92[0] {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|inst97[0] {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "LCLK register coin_reference:inst2\|GATEWIDTH\[5\] register coin_reference:inst2\|DLO_PULSEOUT -3.011 ns " "Info: Minimum slack time is -3.011 ns for clock \"LCLK\" between source register \"coin_reference:inst2\|GATEWIDTH\[5\]\" and destination register \"coin_reference:inst2\|DLO_PULSEOUT\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.680 ns + Shortest register register " "Info: + Shortest register to register delay is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|GATEWIDTH\[5\] 1 REG LC_X30_Y32_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y32_N5; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns coin_reference:inst2\|Equal1~2 2 COMB LC_X30_Y32_N5 1 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X30_Y32_N5; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.088 ns) 0.706 ns coin_reference:inst2\|Equal1~4 3 COMB LC_X30_Y32_N7 1 " "Info: 3: + IC(0.327 ns) + CELL(0.088 ns) = 0.706 ns; Loc. = LC_X30_Y32_N7; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.340 ns) 1.963 ns coin_reference:inst2\|Equal1~10 4 COMB LC_X30_Y31_N2 2 " "Info: 4: + IC(0.917 ns) + CELL(0.340 ns) = 1.963 ns; Loc. = LC_X30_Y31_N2; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.368 ns) 2.680 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X30_Y31_N4 1 " "Info: 5: + IC(0.349 ns) + CELL(0.368 ns) = 2.680 ns; Loc. = LC_X30_Y31_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 40.56 % ) " "Info: Total cell delay = 1.087 ns ( 40.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 59.44 % ) " "Info: Total interconnect delay = 1.593 ns ( 59.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { coin_reference:inst2|GATEWIDTH[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.327ns 0.917ns 0.349ns } { 0.000ns 0.291ns 0.088ns 0.340ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.691 ns - Smallest register register " "Info: - Smallest register to register requirement is 5.691 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination LCLK 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"LCLK\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source LCLK 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"LCLK\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.852 ns + Smallest " "Info: + Smallest clock skew is 5.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 8.322 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 8.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 563 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 563; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 1752 2568 2632 1768 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.720 ns) 2.565 ns coin_reference:inst2\|MODE\[0\] 2 REG LC_X46_Y18_N5 6 " "Info: 2: + IC(0.715 ns) + CELL(0.720 ns) = 2.565 ns; Loc. = LC_X46_Y18_N5; Fanout = 6; REG Node = 'coin_reference:inst2\|MODE\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { LCLK coin_reference:inst2|MODE[0] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.088 ns) 4.723 ns coin_reference:inst2\|Mux4~0 3 COMB LC_X61_Y16_N1 1 " "Info: 3: + IC(2.070 ns) + CELL(0.088 ns) = 4.723 ns; Loc. = LC_X61_Y16_N1; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 4.951 ns coin_reference:inst2\|Mux4 4 COMB LC_X61_Y16_N2 18 " "Info: 4: + IC(0.140 ns) + CELL(0.088 ns) = 4.951 ns; Loc. = LC_X61_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.824 ns) + CELL(0.547 ns) 8.322 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X30_Y31_N4 1 " "Info: 5: + IC(2.824 ns) + CELL(0.547 ns) = 8.322 ns; Loc. = LC_X30_Y31_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.371 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.573 ns ( 30.92 % ) " "Info: Total cell delay = 2.573 ns ( 30.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.749 ns ( 69.08 % ) " "Info: Total interconnect delay = 5.749 ns ( 69.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.715ns 2.070ns 0.140ns 2.824ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 563 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 563; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 1752 2568 2632 1768 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|GATEWIDTH\[5\] 2 REG LC_X30_Y32_N5 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X30_Y32_N5; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.715ns 2.070ns 0.140ns 2.824ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.088ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.715ns 2.070ns 0.140ns 2.824ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.088ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { coin_reference:inst2|GATEWIDTH[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.327ns 0.917ns 0.349ns } { 0.000ns 0.291ns 0.088ns 0.340ns 0.368ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.715ns 2.070ns 0.140ns 2.824ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.088ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "LCLK 30 " "Warning: Can't achieve minimum setup and hold requirement LCLK along 30 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "coin_reference:inst2\|REG_DOUT\[8\] nADS LCLK 14.696 ns register " "Info: tsu for register \"coin_reference:inst2\|REG_DOUT\[8\]\" (data pin = \"nADS\", clock pin = \"LCLK\") is 14.696 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.137 ns + Longest pin register " "Info: + Longest pin to register delay is 17.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns nADS 1 PIN PIN_A10 22 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_A10; Fanout = 22; PIN Node = 'nADS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nADS } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1296 2272 2440 1312 "nADS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.201 ns) + CELL(0.340 ns) 6.676 ns v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_8 2 COMB LC_X25_Y27_N0 2 " "Info: 2: + IC(5.201 ns) + CELL(0.340 ns) = 6.676 ns; Loc. = LC_X25_Y27_N0; Fanout = 2; COMB Node = 'v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_8 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6264 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.340 ns) 7.337 ns coin_reference:inst2\|Equal15~0 3 COMB LC_X25_Y27_N9 2 " "Info: 3: + IC(0.321 ns) + CELL(0.340 ns) = 7.337 ns; Loc. = LC_X25_Y27_N9; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_8 coin_reference:inst2|Equal15~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.454 ns) 9.021 ns coin_reference:inst2\|Equal15~3 4 COMB LC_X27_Y26_N6 19 " "Info: 4: + IC(1.230 ns) + CELL(0.454 ns) = 9.021 ns; Loc. = LC_X27_Y26_N6; Fanout = 19; COMB Node = 'coin_reference:inst2\|Equal15~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.454 ns) 10.998 ns coin_reference:inst2\|Equal20~2 5 COMB LC_X32_Y25_N6 10 " "Info: 5: + IC(1.523 ns) + CELL(0.454 ns) = 10.998 ns; Loc. = LC_X32_Y25_N6; Fanout = 10; COMB Node = 'coin_reference:inst2\|Equal20~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal20~2 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.340 ns) 12.403 ns coin_reference:inst2\|Equal20~4 6 COMB LC_X31_Y26_N2 15 " "Info: 6: + IC(1.065 ns) + CELL(0.340 ns) = 12.403 ns; Loc. = LC_X31_Y26_N2; Fanout = 15; COMB Node = 'coin_reference:inst2\|Equal20~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { coin_reference:inst2|Equal20~2 coin_reference:inst2|Equal20~4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.454 ns) 14.122 ns coin_reference:inst2\|Selector7~9 7 COMB LC_X29_Y25_N7 1 " "Info: 7: + IC(1.265 ns) + CELL(0.454 ns) = 14.122 ns; Loc. = LC_X29_Y25_N7; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector7~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { coin_reference:inst2|Equal20~4 coin_reference:inst2|Selector7~9 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.454 ns) 15.758 ns coin_reference:inst2\|Selector7~10 8 COMB LC_X26_Y24_N1 1 " "Info: 8: + IC(1.182 ns) + CELL(0.454 ns) = 15.758 ns; Loc. = LC_X26_Y24_N1; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector7~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { coin_reference:inst2|Selector7~9 coin_reference:inst2|Selector7~10 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.467 ns) 17.137 ns coin_reference:inst2\|REG_DOUT\[8\] 9 REG LC_X26_Y27_N2 1 " "Info: 9: + IC(0.912 ns) + CELL(0.467 ns) = 17.137 ns; Loc. = LC_X26_Y27_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { coin_reference:inst2|Selector7~10 coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.438 ns ( 25.90 % ) " "Info: Total cell delay = 4.438 ns ( 25.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.699 ns ( 74.10 % ) " "Info: Total interconnect delay = 12.699 ns ( 74.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.137 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_8 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal20~2 coin_reference:inst2|Equal20~4 coin_reference:inst2|Selector7~9 coin_reference:inst2|Selector7~10 coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.137 ns" { nADS {} nADS~out0 {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_8 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal20~2 {} coin_reference:inst2|Equal20~4 {} coin_reference:inst2|Selector7~9 {} coin_reference:inst2|Selector7~10 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 5.201ns 0.321ns 1.230ns 1.523ns 1.065ns 1.265ns 1.182ns 0.912ns } { 0.000ns 1.135ns 0.340ns 0.340ns 0.454ns 0.454ns 0.340ns 0.454ns 0.454ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 563 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 563; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 1752 2568 2632 1768 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|REG_DOUT\[8\] 2 REG LC_X26_Y27_N2 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X26_Y27_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.137 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_8 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal20~2 coin_reference:inst2|Equal20~4 coin_reference:inst2|Selector7~9 coin_reference:inst2|Selector7~10 coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.137 ns" { nADS {} nADS~out0 {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_8 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal20~2 {} coin_reference:inst2|Equal20~4 {} coin_reference:inst2|Selector7~9 {} coin_reference:inst2|Selector7~10 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 5.201ns 0.321ns 1.230ns 1.523ns 1.065ns 1.265ns 1.182ns 0.912ns } { 0.000ns 1.135ns 0.340ns 0.340ns 0.454ns 0.454ns 0.340ns 0.454ns 0.454ns 0.467ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[8] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "LCLK GOUT\[1\] coin_reference:inst2\|DLO_PULSEOUT 19.528 ns register " "Info: tco from clock \"LCLK\" to destination pin \"GOUT\[1\]\" through register \"coin_reference:inst2\|DLO_PULSEOUT\" is 19.528 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 8.322 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to source register is 8.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 563 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 563; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 1752 2568 2632 1768 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.720 ns) 2.565 ns coin_reference:inst2\|MODE\[0\] 2 REG LC_X46_Y18_N5 6 " "Info: 2: + IC(0.715 ns) + CELL(0.720 ns) = 2.565 ns; Loc. = LC_X46_Y18_N5; Fanout = 6; REG Node = 'coin_reference:inst2\|MODE\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { LCLK coin_reference:inst2|MODE[0] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.088 ns) 4.723 ns coin_reference:inst2\|Mux4~0 3 COMB LC_X61_Y16_N1 1 " "Info: 3: + IC(2.070 ns) + CELL(0.088 ns) = 4.723 ns; Loc. = LC_X61_Y16_N1; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 4.951 ns coin_reference:inst2\|Mux4 4 COMB LC_X61_Y16_N2 18 " "Info: 4: + IC(0.140 ns) + CELL(0.088 ns) = 4.951 ns; Loc. = LC_X61_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.824 ns) + CELL(0.547 ns) 8.322 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X30_Y31_N4 1 " "Info: 5: + IC(2.824 ns) + CELL(0.547 ns) = 8.322 ns; Loc. = LC_X30_Y31_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.371 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.573 ns ( 30.92 % ) " "Info: Total cell delay = 2.573 ns ( 30.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.749 ns ( 69.08 % ) " "Info: Total interconnect delay = 5.749 ns ( 69.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.715ns 2.070ns 0.140ns 2.824ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.033 ns + Longest register pin " "Info: + Longest register to pin delay is 11.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|DLO_PULSEOUT 1 REG LC_X30_Y31_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y31_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.064 ns) + CELL(0.088 ns) 3.152 ns coin_reference:inst2\|GREEN_PULSE~0 2 COMB LC_X46_Y18_N3 1 " "Info: 2: + IC(3.064 ns) + CELL(0.088 ns) = 3.152 ns; Loc. = LC_X46_Y18_N3; Fanout = 1; COMB Node = 'coin_reference:inst2\|GREEN_PULSE~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.152 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.088 ns) 4.128 ns coin_reference:inst2\|GREEN_PULSE~1 3 COMB LC_X46_Y18_N9 2 " "Info: 3: + IC(0.888 ns) + CELL(0.088 ns) = 4.128 ns; Loc. = LC_X46_Y18_N9; Fanout = 2; COMB Node = 'coin_reference:inst2\|GREEN_PULSE~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.278 ns) + CELL(2.627 ns) 11.033 ns GOUT\[1\] 4 PIN PIN_L13 0 " "Info: 4: + IC(4.278 ns) + CELL(2.627 ns) = 11.033 ns; Loc. = PIN_L13; Fanout = 0; PIN Node = 'GOUT\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.905 ns" { coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1024 3000 3176 1040 "GOUT\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.803 ns ( 25.41 % ) " "Info: Total cell delay = 2.803 ns ( 25.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.230 ns ( 74.59 % ) " "Info: Total interconnect delay = 8.230 ns ( 74.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.033 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.033 ns" { coin_reference:inst2|DLO_PULSEOUT {} coin_reference:inst2|GREEN_PULSE~0 {} coin_reference:inst2|GREEN_PULSE~1 {} GOUT[1] {} } { 0.000ns 3.064ns 0.888ns 4.278ns } { 0.000ns 0.088ns 0.088ns 2.627ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.715ns 2.070ns 0.140ns 2.824ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.088ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.033 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.033 ns" { coin_reference:inst2|DLO_PULSEOUT {} coin_reference:inst2|GREEN_PULSE~0 {} coin_reference:inst2|GREEN_PULSE~1 {} GOUT[1] {} } { 0.000ns 3.064ns 0.888ns 4.278ns } { 0.000ns 0.088ns 0.088ns 2.627ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IDD\[2\] D\[29\] 18.851 ns Longest " "Info: Longest tpd from source pin \"IDD\[2\]\" to destination pin \"D\[29\]\" is 18.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns IDD\[2\] 1 PIN PIN_C17 52 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C17; Fanout = 52; PIN Node = 'IDD\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDD[2] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1056 2272 2440 1072 "IDD\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.137 ns) + CELL(0.340 ns) 9.612 ns v1495usr_hal:inst3\|a395x_if:I2\|mask_i9_x 2 COMB LC_X30_Y29_N5 15 " "Info: 2: + IC(8.137 ns) + CELL(0.340 ns) = 9.612 ns; Loc. = LC_X30_Y29_N5; Fanout = 15; COMB Node = 'v1495usr_hal:inst3\|a395x_if:I2\|mask_i9_x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { IDD[2] v1495usr_hal:inst3|a395x_if:I2|mask_i9_x } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 427 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.454 ns) 11.598 ns v1495usr_hal:inst3\|a395x_if:I2\|OUT_i_x_28 3 COMB LC_X38_Y28_N5 1 " "Info: 3: + IC(1.532 ns) + CELL(0.454 ns) = 11.598 ns; Loc. = LC_X38_Y28_N5; Fanout = 1; COMB Node = 'v1495usr_hal:inst3\|a395x_if:I2\|OUT_i_x_28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { v1495usr_hal:inst3|a395x_if:I2|mask_i9_x v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 285 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.626 ns) + CELL(2.627 ns) 18.851 ns D\[29\] 4 PIN PIN_M15 0 " "Info: 4: + IC(4.626 ns) + CELL(2.627 ns) = 18.851 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'D\[29\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.253 ns" { v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 D[29] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1088 4976 5152 1104 "D\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.556 ns ( 24.17 % ) " "Info: Total cell delay = 4.556 ns ( 24.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.295 ns ( 75.83 % ) " "Info: Total interconnect delay = 14.295 ns ( 75.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.851 ns" { IDD[2] v1495usr_hal:inst3|a395x_if:I2|mask_i9_x v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 D[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.851 ns" { IDD[2] {} IDD[2]~out0 {} v1495usr_hal:inst3|a395x_if:I2|mask_i9_x {} v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 {} D[29] {} } { 0.000ns 0.000ns 8.137ns 1.532ns 4.626ns } { 0.000ns 1.135ns 0.340ns 0.454ns 2.627ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "coin_reference:inst2\|D_DATA\[12\] LAD\[12\] LCLK 0.152 ns register " "Info: th for register \"coin_reference:inst2\|D_DATA\[12\]\" (data pin = \"LAD\[12\]\", clock pin = \"LCLK\") is 0.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.395 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 563 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 563; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 1752 2568 2632 1768 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns coin_reference:inst2\|D_DATA\[12\] 2 REG LC_X37_Y29_N4 1 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X37_Y29_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|D_DATA\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { LCLK coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|D_DATA[12] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.255 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LAD\[12\] 1 PIN PIN_E11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E11; Fanout = 2; PIN Node = 'LAD\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LAD[12] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1152 4976 5152 1168 "LAD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns LAD~3 2 COMB IOC_X38_Y33_N2 23 " "Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X38_Y33_N2; Fanout = 23; COMB Node = 'LAD~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { LAD[12] LAD~3 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1152 4976 5152 1168 "LAD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.089 ns) 2.255 ns coin_reference:inst2\|D_DATA\[12\] 3 REG LC_X37_Y29_N4 1 " "Info: 3: + IC(1.031 ns) + CELL(0.089 ns) = 2.255 ns; Loc. = LC_X37_Y29_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|D_DATA\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { LAD~3 coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartus/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 54.28 % ) " "Info: Total cell delay = 1.224 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 45.72 % ) " "Info: Total interconnect delay = 1.031 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { LAD[12] LAD~3 coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.255 ns" { LAD[12] {} LAD~3 {} coin_reference:inst2|D_DATA[12] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|D_DATA[12] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { LAD[12] LAD~3 coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.255 ns" { LAD[12] {} LAD~3 {} coin_reference:inst2|D_DATA[12] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 04:07:57 2014 " "Info: Processing ended: Fri May 09 04:07:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
