
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.542258                       # Number of seconds simulated
sim_ticks                                542257602500                       # Number of ticks simulated
final_tick                               542257602500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121737                       # Simulator instruction rate (inst/s)
host_op_rate                                   149875                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              103039759                       # Simulator tick rate (ticks/s)
host_mem_usage                                 317376                       # Number of bytes of host memory used
host_seconds                                  5262.61                       # Real time elapsed on the host
sim_insts                                   640655085                       # Number of instructions simulated
sim_ops                                     788730744                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst            164672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          18470528                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18635200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       164672                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          164672                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4230272                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4230272                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               2573                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             288602                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                291175                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           66098                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                66098                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               303679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             34062276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34365954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          303679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             303679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7801222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7801222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7801222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              303679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            34062276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42167176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                        291175                       # Number of read requests accepted
system.physmem.writeReqs                        66098                       # Number of write requests accepted
system.physmem.readBursts                      291175                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                      66098                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                 18614208                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                     20992                       # Total number of bytes read from write queue
system.physmem.bytesWritten                   4228480                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                  18635200                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys                4230272                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                      328                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0               18282                       # Per bank write bursts
system.physmem.perBankRdBursts::1               18134                       # Per bank write bursts
system.physmem.perBankRdBursts::2               18219                       # Per bank write bursts
system.physmem.perBankRdBursts::3               18172                       # Per bank write bursts
system.physmem.perBankRdBursts::4               18271                       # Per bank write bursts
system.physmem.perBankRdBursts::5               18399                       # Per bank write bursts
system.physmem.perBankRdBursts::6               18176                       # Per bank write bursts
system.physmem.perBankRdBursts::7               17991                       # Per bank write bursts
system.physmem.perBankRdBursts::8               18028                       # Per bank write bursts
system.physmem.perBankRdBursts::9               18057                       # Per bank write bursts
system.physmem.perBankRdBursts::10              18104                       # Per bank write bursts
system.physmem.perBankRdBursts::11              18195                       # Per bank write bursts
system.physmem.perBankRdBursts::12              18215                       # Per bank write bursts
system.physmem.perBankRdBursts::13              18268                       # Per bank write bursts
system.physmem.perBankRdBursts::14              18078                       # Per bank write bursts
system.physmem.perBankRdBursts::15              18258                       # Per bank write bursts
system.physmem.perBankWrBursts::0                4171                       # Per bank write bursts
system.physmem.perBankWrBursts::1                4098                       # Per bank write bursts
system.physmem.perBankWrBursts::2                4134                       # Per bank write bursts
system.physmem.perBankWrBursts::3                4146                       # Per bank write bursts
system.physmem.perBankWrBursts::4                4223                       # Per bank write bursts
system.physmem.perBankWrBursts::5                4222                       # Per bank write bursts
system.physmem.perBankWrBursts::6                4173                       # Per bank write bursts
system.physmem.perBankWrBursts::7                4092                       # Per bank write bursts
system.physmem.perBankWrBursts::8                4096                       # Per bank write bursts
system.physmem.perBankWrBursts::9                4096                       # Per bank write bursts
system.physmem.perBankWrBursts::10               4096                       # Per bank write bursts
system.physmem.perBankWrBursts::11               4096                       # Per bank write bursts
system.physmem.perBankWrBursts::12               4097                       # Per bank write bursts
system.physmem.perBankWrBursts::13               4096                       # Per bank write bursts
system.physmem.perBankWrBursts::14               4096                       # Per bank write bursts
system.physmem.perBankWrBursts::15               4138                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
system.physmem.totGap                    542257509000                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                  291175                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                  66098                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                    290456                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                       377                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                        14                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                      899                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                      900                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                     4015                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                     4017                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                     4018                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                     4019                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                     4017                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples       111041                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean      205.695554                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean     133.912944                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     256.637901                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127          45880     41.32%     41.32% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255        43577     39.24%     80.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383         9434      8.50%     89.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511         1633      1.47%     90.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639          691      0.62%     91.15% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767          667      0.60%     91.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895          515      0.46%     92.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023          550      0.50%     92.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151         8094      7.29%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total         111041                       # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples          4017                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean        48.509833                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean       34.246439                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev      506.588678                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023           4015     99.95%     99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071            1      0.02%     99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::31744-32767            1      0.02%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total            4017                       # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples          4017                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean        16.447598                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean       16.427351                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev        0.833980                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16               3118     77.62%     77.62% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17                  1      0.02%     77.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18                897     22.33%     99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19                  1      0.02%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total            4017                       # Writes before turning the bus around for reads
system.physmem.totQLat                     2871354000                       # Total ticks spent queuing
system.physmem.totMemAccLat                8324735250                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                   1454235000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                        9872.39                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  28622.39                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                          34.33                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                           7.80                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                       34.37                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                        7.80                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           0.33                       # Data bus utilization in percentage
system.physmem.busUtilRead                       0.27                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      0.06                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                        26.15                       # Average write queue length when enqueuing
system.physmem.readRowHits                     194229                       # Number of row buffer hits during reads
system.physmem.writeRowHits                     51633                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   66.78                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  78.12                       # Row buffer hit rate for writes
system.physmem.avgGap                      1517767.95                       # Average gap between requests
system.physmem.pageHitRate                      68.88                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                  420124320                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                  229234500                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy                1135836000                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy                215518320                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy            35417135520                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy           107502461415                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy           231049769250                       # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy             375970079325                       # Total energy per rank (pJ)
system.physmem_0.averagePower              693.351550                       # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE   383670371250                       # Time in different power states
system.physmem_0.memoryStateTime::REF     18106920000                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_0.memoryStateTime::ACT    140473012000                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.physmem_1.actEnergy                  419247360                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                  228756000                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy                1132271400                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy                212615280                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy            35417135520                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy           108055650690                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy           230564511000                       # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy             376030187250                       # Total energy per rank (pJ)
system.physmem_1.averagePower              693.462409                       # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE   382864555750                       # Time in different power states
system.physmem_1.memoryStateTime::REF     18106920000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_1.memoryStateTime::ACT    141281958750                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups               154805772                       # Number of BP lookups
system.cpu.branchPred.condPredicted         105138293                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          12875884                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             90693369                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                83089320                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.615651                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                19277594                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1316                       # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  673                       # Number of system calls
system.cpu.numCycles                       1084515205                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   640655085                       # Number of instructions committed
system.cpu.committedOps                     788730744                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      23906785                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.692822                       # CPI: cycles per instruction
system.cpu.ipc                               0.590729                       # IPC: instructions per cycle
system.cpu.tickCycles                      1025899032                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        58616173                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements            778339                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4092.484062                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           378456435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            782435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            483.690575                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         792553500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4092.484062                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          964                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1585                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         759398763                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        759398763                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    249627706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       249627706                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    128813765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      128813765                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         3486                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3486                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5739                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5739                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5739                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5739                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     378441471                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        378441471                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    378444957                       # number of overall hits
system.cpu.dcache.overall_hits::total       378444957                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       713876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        713876                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       137712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137712                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data          141                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          141                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       851588                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         851588                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       851729                       # number of overall misses
system.cpu.dcache.overall_misses::total        851729                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24762813000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24762813000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10105718500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10105718500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  34868531500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34868531500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  34868531500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34868531500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    250341582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    250341582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    128951477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    128951477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3627                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3627                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         5739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5739                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5739                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    379293059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    379293059                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    379296686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    379296686                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002852                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001068                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.038875                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.038875                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002246                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002246                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34687.835142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34687.835142                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73382.991315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73382.991315                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40945.306298                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40945.306298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40938.527982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40938.527982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        88920                       # number of writebacks
system.cpu.dcache.writebacks::total             88920                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          902                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          902                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        68390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        68390                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        69292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        69292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69292                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       712974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       712974                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69322                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data          139                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          139                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       782296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       782296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       782435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       782435                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24034165000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24034165000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5067912500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5067912500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      1855000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1855000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  29102077500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29102077500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  29103932500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29103932500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000538                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.038324                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038324                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002063                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33709.735558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33709.735558                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73106.841984                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73106.841984                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 13345.323741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13345.323741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37200.851724                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37200.851724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37196.613776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37196.613776                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             23591                       # number of replacements
system.cpu.icache.tags.tagsinuse          1713.095623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           291576498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11505.662458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1713.095623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.836472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1751                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1600                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.854980                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         583229024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        583229024                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    291576498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       291576498                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     291576498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        291576498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    291576498                       # number of overall hits
system.cpu.icache.overall_hits::total       291576498                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        25343                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         25343                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        25343                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          25343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        25343                       # number of overall misses
system.cpu.icache.overall_misses::total         25343                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    498098000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    498098000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    498098000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    498098000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    498098000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    498098000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    291601841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    291601841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    291601841                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    291601841                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    291601841                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    291601841                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19654.263505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19654.263505                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 19654.263505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19654.263505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 19654.263505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19654.263505                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        25343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25343                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        25343                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25343                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        25343                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25343                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    472756000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    472756000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    472756000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    472756000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    472756000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    472756000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18654.302963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18654.302963                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18654.302963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18654.302963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18654.302963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18654.302963                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements           258395                       # number of replacements
system.cpu.l2cache.tags.tagsinuse        32574.709364                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            1245326                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           291139                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             4.277428                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks  2589.156166                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst    90.700113                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 29894.853085                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.079015                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.002768                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.912319                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.994101                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024        32744                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         2812                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4        29412                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.999268                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         13211317                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        13211317                       # Number of data accesses
system.cpu.l2cache.Writeback_hits::writebacks        88920                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total        88920                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data         3231                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         3231                       # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        22765                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total        22765                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data       490574                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       490574                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst        22765                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data       493805                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          516570                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst        22765                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data       493805                       # number of overall hits
system.cpu.l2cache.overall_hits::total         516570                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::cpu.data        66091                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        66091                       # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2578                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         2578                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222539                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       222539                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst         2578                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       288630                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        291208                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         2578                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       288630                       # number of overall misses
system.cpu.l2cache.overall_misses::total       291208                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   4930001500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   4930001500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    195708000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    195708000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  17815243000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  17815243000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst    195708000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data  22745244500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  22940952500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst    195708000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data  22745244500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  22940952500                       # number of overall miss cycles
system.cpu.l2cache.Writeback_accesses::writebacks        88920                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total        88920                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data        69322                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        69322                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        25343                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        25343                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       713113                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total       713113                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst        25343                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data       782435                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       807778                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst        25343                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data       782435                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       807778                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.953391                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.953391                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.101724                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.101724                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312067                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312067                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.101724                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.368887                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.360505                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.101724                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.368887                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.360505                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74594.142924                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74594.142924                       # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75914.662529                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75914.662529                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80054.475845                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80054.475845                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75914.662529                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78804.159304                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 78778.579229                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75914.662529                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78804.159304                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 78778.579229                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks        66098                       # number of writebacks
system.cpu.l2cache.writebacks::total            66098                       # number of writebacks
system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total            4                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data           28                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data           28                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst            4                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data           28                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          376                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total          376                       # number of CleanEvict MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66091                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        66091                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2574                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2574                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222511                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222511                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         2574                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data       288602                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       291176                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         2574                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data       288602                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       291176                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4269091500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   4269091500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    169723000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    169723000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  15588307500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  15588307500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    169723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  19857399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  20027122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    169723000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  19857399000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  20027122000                       # number of overall MSHR miss cycles
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.953391                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.953391                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.101567                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.101567                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312028                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312028                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.101567                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.368851                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.360465                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.101567                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.368851                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.360465                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64594.142924                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64594.142924                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65937.451437                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65937.451437                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70056.345529                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70056.345529                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65937.451437                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68805.479519                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68780.126109                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65937.451437                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68805.479519                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68780.126109                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadResp        738455                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback       155018                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict       901956                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq        69322                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp        69322                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        25343                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq       713113                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        72942                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2341192                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total           2414134                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1621888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55766720                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total           57388608                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                      258395                       # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples      1868103                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        1.138319                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.345235                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0                  0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1            1609708     86.17%     86.17% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2             258395     13.83%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        1868103                       # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy      893774000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy      38014996                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    1173666472                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.membus.trans_dist::ReadResp             225084                       # Transaction distribution
system.membus.trans_dist::Writeback             66098                       # Transaction distribution
system.membus.trans_dist::CleanEvict           190644                       # Transaction distribution
system.membus.trans_dist::ReadExReq             66091                       # Transaction distribution
system.membus.trans_dist::ReadExResp            66091                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225084                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       839092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 839092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22865472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22865472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            547917                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  547917    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              547917                       # Request fanout histogram
system.membus.reqLayer0.occupancy           917948500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1554418250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
