Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 26 11:23:04 2018
| Host         : YxGuo running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab3_2_1_methodology_drc_routed.rpt -pb lab3_2_1_methodology_drc_routed.pb -rpx lab3_2_1_methodology_drc_routed.rpx
| Design       : lab3_2_1
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 4          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell y_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) y_reg[0]/PRE, y_reg[1]/PRE, y_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch gs_reg/L7 (in gs_reg macro) cannot be properly analyzed as its control pin gs_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch y_reg[0] cannot be properly analyzed as its control pin y_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch y_reg[1] cannot be properly analyzed as its control pin y_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch y_reg[2] cannot be properly analyzed as its control pin y_reg[2]/G is not reached by a timing clock
Related violations: <none>


