Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 11 13:32:12 2021
| Host         : LAPTOP-GREATHONEY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              63 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              35 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+------------------------------------------------------+----------------------------------------+------------------+----------------+
|                     Clock Signal                    |                     Enable Signal                    |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+------------------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                      | textlcd_u0/lcd_en0                                   | digital_clock_u0/clk_divider_u0/resetn |                1 |              1 |
|  digital_clock_u0/clk_divider_u0/clk_onesec_reg_n_0 | digital_clock_u0/clk_divider_u0/cnt_hour1[3]_i_1_n_0 | digital_clock_u0/clk_divider_u0/resetn |                1 |              4 |
|  digital_clock_u0/clk_divider_u0/clk_onesec_reg_n_0 | digital_clock_u0/clk_divider_u0/cnt_min1             | digital_clock_u0/clk_divider_u0/resetn |                2 |              4 |
|  clk_IBUF_BUFG                                      | textlcd_u0/lcd_mode[3]_i_1_n_0                       | digital_clock_u0/clk_divider_u0/resetn |                2 |              4 |
|  clk_IBUF_BUFG                                      | textlcd_u0/count_mode                                | digital_clock_u0/clk_divider_u0/resetn |                3 |              6 |
|  digital_clock_u0/clk_divider_u0/clk_onesec_reg_n_0 |                                                      | digital_clock_u0/clk_divider_u0/resetn |                5 |             12 |
|  clk_IBUF_BUFG                                      | seven_seg_u0/seg_en                                  | digital_clock_u0/clk_divider_u0/resetn |                5 |             16 |
|  clk_IBUF_BUFG                                      |                                                      | digital_clock_u0/clk_divider_u0/resetn |               18 |             51 |
+-----------------------------------------------------+------------------------------------------------------+----------------------------------------+------------------+----------------+


