# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Low_part_adder_testbench_func_synth.v" \
"../../../../../low part adder 8.srcs/sim_1/new/Low_part_adder_testbench.v" \

# Do not sort compile order
nosort
