# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SPI.srcs/sources_1/new/SPI_Master.vhd" \
"../../../../SPI.srcs/sim_1/new/SPI_Master_TB.vhd" \

# Do not sort compile order
nosort
