
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic71' (Linux_x86_64 version 3.10.0-1160.41.1.el7.x86_64) on Thu Sep 14 00:14:52 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_irmb_stage0_kernel 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_iRMB_stage0.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_iRMB_stage0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_mspatch.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_mspatch.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_se.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_se.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_proj.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_proj.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_iRMB_stage0_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_iRMB_stage0_test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kernel_irmb_stage0 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 25 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_iRMB_stage0_test.cpp in debug mode
   Compiling ../../../../kernel_proj.cpp in debug mode
   Compiling ../../../../kernel_se.cpp in debug mode
   Compiling ../../../../kernel_DW_conv.cpp in debug mode
   Compiling ../../../../kernel_mspatch.cpp in debug mode
   Compiling ../../../../kernel_iRMB_stage0.cpp in debug mode
   Generating csim.exe
384
96
768
363.273 556.766 579.587 363.853
657.409 1001.37 1053.34 668.955
853.866 1305.29 1392.09 885.515
623.501 960.362 1029.85 651.409
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.23 seconds. CPU system time: 1.31 seconds. Elapsed time: 21.67 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 23.84 seconds. Total CPU system time: 2.43 seconds. Total elapsed time: 24.89 seconds; peak allocated memory: 776.172 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Sep 14 00:15:16 2023...
