
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	
Date:		Tue Feb 25 04:04:01 2025
Host:		cn90.it.auth.gr (x86_64 w/Linux 5.14.0-503.23.2.el9_5.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
OS:		Rocky Linux release 9.5 (Blue Onyx)

License:
		[04:04:01.187721] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (95 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef}
<CMD> set init_mmmc_file Desktop/Default5.view
<CMD> set init_original_verilog_files genus_invs_des/genus.v
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell picorv32
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> set init_mmmc_file Default5.view
<CMD> init_design
#% Begin Load MMMC data ... (date=02/25 04:08:57, mem=971.6M)
#% End Load MMMC data ... (date=02/25 04:08:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=972.3M, current mem=972.3M)
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default5.view
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=24.5M, fe_cpu=1.08min, fe_real=4.95min, fe_mem=1046.3M) ***
#% Begin Load netlist data ... (date=02/25 04:08:58, mem=994.9M)
*** Begin netlist parsing (mem=1046.3M) ***
Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Created 505 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 1048.281M, initial mem = 483.844M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1048.3M) ***
#% End Load netlist data ... (date=02/25 04:08:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1009.1M, current mem=1009.1M)
Set top cell to picorv32.
Hooked 505 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 584 modules.
** info: there are 10166 stdCell insts.

*** Memory Usage v#1 (Current mem = 1108.195M, initial mem = 483.844M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:06.4 real: 0:00:07.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:01:12, real=0:05:05, peak res=1351.4M, current mem=1351.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1370.6M, current mem=1370.6M)
Current (total cpu=0:01:13, real=0:05:05, peak res=1370.6M, current mem=1370.6M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
*** Message Summary: 47 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.99494835596 0.80 15 15 15 15
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Tue Feb 25 04:10:10 2025
viaInitial ends at Tue Feb 25 04:10:10 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1568.5M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1571.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1571.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1571.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1571.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1571.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -23.18950 -56.78050 285.58700 248.58400
<CMD> zoomBox -2.83300 6.49700 220.25800 227.12300
<CMD> zoomBox -12.04100 -22.50400 250.41900 237.05600
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
<CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
<CMD> getSrouteMode -allowWrongWayRoute -quiet
<CMD> getSrouteMode -viaThruToClosestRing -quiet
<CMD> getSrouteMode -extendNearestTarget -quiet
<CMD> getSrouteMode -targetNumber -quiet
<CMD> getSrouteMode -targetSearchDistance -quiet
<CMD> getSrouteMode -jogThresholdRatio -quiet
<CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
<CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
<CMD> getSrouteMode -padPinMinViaSize -quiet
<CMD> getSrouteMode -padPinSplit -quiet
<CMD> getSrouteMode -padRingLefConvention -quiet
<CMD> getSrouteMode -signalPinAsPG -quiet
<CMD> getSrouteMode -corePinJoinLimit -quiet
<CMD> getSrouteMode -corePinLength -quiet
<CMD> getSrouteMode -corePinLengthAsInstance -quiet
<CMD> getSrouteMode -corePinReferenceMacro -quiet
<CMD> getSrouteMode -treatEndcapAsCore -quiet
<CMD> getSrouteMode -secondaryPinMaxGap -quiet
<CMD> getSrouteMode -secondaryPinRailWidth -quiet
<CMD> getSrouteMode -srpgAonCellPin -quiet
<CMD> getSrouteMode -viaConnectToShape -quiet
<CMD> getSrouteMode -layerNormalCost -quiet
<CMD> getSrouteMode -layerWrongWayCost -quiet
<CMD> setSrouteMode -viaConnectToShape { padring stripe noshape followpin noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Tue Feb 25 04:16:04 2025 ***
SPECIAL ROUTE ran on directory: /home/d/deirmentz
SPECIAL ROUTE ran on machine: cn90.it.auth.gr (Linux 5.14.0-503.23.2.el9_5.x86_64 x86_64 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "ring blockring blockpin coverpin blockwire corewire iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2774.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 142 used
Read in 142 components
  142 core components: 142 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 409 nets
Read in 2 special nets, 2 routed
Read in 286 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 242
  Number of Followpin connections: 121
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2776.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 363 wires.
ViaGen created 2178 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       363      |       NA       |
|  Via1  |       242      |        0       |
|  Via2  |       242      |        0       |
|  Via3  |       242      |        0       |
|  Via4  |       242      |        0       |
|  Via5  |       242      |        0       |
|  Via6  |       242      |        0       |
|  Via7  |       242      |        0       |
|  Via8  |       242      |        0       |
|  Via9  |       242      |        0       |
+--------+----------------+----------------+
<CMD> zoomBox 9.48100 13.90700 199.10900 201.43950
<CMD> zoomBox 22.75750 39.68450 159.76400 175.17700
<CMD> zoomBox 33.52000 65.67950 117.65950 148.88950
<CMD> zoomBox 38.07750 77.33200 98.86900 137.45200
<CMD> zoomBox 41.37000 85.78250 85.29250 129.21950
<CMD> zoomBox 45.42950 96.33750 68.35800 119.01250
<CMD> zoomBox 47.14050 100.81800 61.22150 114.74350
<CMD> zoomBox 48.19050 103.56900 56.83900 112.12200
<CMD> zoomBox 48.98950 105.66250 53.50450 110.12750
<CMD> zoomBox 47.54650 101.88600 59.51850 113.72550
<CMD> zoomBox 44.64300 94.28350 71.62600 120.96850
<CMD> zoomBox 39.86450 81.76950 91.55700 132.89100
<CMD> zoomBox 30.71050 57.79600 129.73850 155.73000
<CMD> zoomBox 13.17600 11.87150 202.88300 199.48250
<CMD> zoomBox -0.91350 -25.02950 261.65650 234.63900
<CMD> fit
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort low -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> getPlaceMode
-place_design_floorplan_mode false         # bool, default=false
-place_design_refine_macro false           # bool, default=false
-place_design_refine_place true            # bool, default=true
-place_detail_activity_power_driven false
                                           # bool, default=false
-place_detail_allow_border_pin_abut false
                                           # bool, default=false
-place_detail_allow_single_height_row_symmetry_x {}
                                           # string, default=""
-place_detail_check_cut_spacing false      # bool, default=false
-place_detail_check_inst_space_group false
                                           # bool, default=false
-place_detail_check_route false            # bool, default=false, user setting
-place_detail_color_aware_legal false      # bool, default=false
-place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
-place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
-place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
-place_detail_fixed_shifter false          # bool, default=false
-place_detail_honor_inst_pad false         # bool, default=false
-place_detail_io_pin_blockage false        # bool, default=false
-place_detail_iraware_max_drive_strength 0
                                           # float, default=0, min=0, max=2147483647
-place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
-place_detail_irdrop_aware_timing_effort high
                                           # enums={none standard high}, default=high
-place_detail_irdrop_region_number 100     # uint, default=100
-place_detail_legalization_inst_gap 0      # int, default=0
-place_detail_max_shifter_column_depth 9999
                                           # float, default=9999
-place_detail_max_shifter_depth 9999       # float, default=9999
-place_detail_max_shifter_row_depth 9999
                                           # float, default=9999
-place_detail_no_filler_without_implant false
                                           # bool, default=false
-place_detail_pad_fixed_insts false        # bool, default=false
-place_detail_pad_physical_cells false     # bool, default=false
-place_detail_preroute_as_obs {}           # string, default=""
-place_detail_preserve_routing true        # bool, default=true, user setting
-place_detail_remove_affected_routing false
                                           # bool, default=false, user setting
-place_detail_sdp_alignment_in_refine false
                                           # bool, default=false
-place_detail_swap_eeq_cells false         # bool, default=false, user setting
-place_detail_use_check_drc false          # bool, default=false
-place_detail_use_diffusion_transition_fill false
                                           # bool, default=false
-place_detail_use_GA_filler_groups false
                                           # bool, default=false
-place_detail_use_no_diffusion_one_site_filler false
                                           # bool, default=false
-place_detail_wire_length_opt_effort medium
                                           # enums={none medium high}, default=medium
-place_global_activity_power_driven false
                                           # enums={false true}, default=false
-place_global_activity_power_driven_effort standard
                                           # enums={standard high}, default=standard
-place_global_align_macro false            # bool, default=false
-place_global_allow_3d_stack false         # bool, default=false
-place_global_auto_blockage_in_channel partial
                                           # enums={none soft partial}, default=partial
-place_global_clock_gate_aware true        # bool, default=true, user setting
-place_global_clock_power_driven true      # bool, default=true
-place_global_clock_power_driven_effort low
                                           # enums={low standard high}, default=low
-place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
-place_global_cpg_effort low               # enums={low medium high}, default=low
-place_global_cpg_file {}                  # string, default=""
-place_global_enable_distributed_place false
                                           # bool, default=false
-place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
-place_global_ignore_spare false           # bool, default=false, user setting
-place_global_max_density -1               # float, default=-1
-place_global_module_aware_spare false     # bool, default=false, user setting
-place_global_module_padding {}            # string, default=""
-place_global_place_io_pins true           # bool, default=false, user setting
-place_global_reorder_scan true            # bool, default=true, user setting
-place_global_sdp_alignment false          # bool, default=false
-place_global_sdp_place false              # enums={false true}, default=false
-place_global_soft_guide_strength low      # enums={low medium high}, default=low
-place_global_timing_effort medium         # enums={medium high}, default=medium
-place_global_uniform_density false        # enums={false true}, default=false
-place_hard_fence true                     # bool, default=true
-place_opt_post_place_tcl {}               # string, default=""
-place_opt_run_global_place full           # enums={none seed full}, default=full
-place_spare_update_timing_graph true      # bool, default=true
-powerDriven false                         # bool, default=false, user setting, private
-timingDriven true                         # bool, default=true, user setting, private

<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setOptMode -allEndPoints                            false
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -powerEffort                             low
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:02:23.1/0:13:37.8 (0.2), mem = 1570.5M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:23.4/0:13:38.1 (0.2), mem = 1567.2M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 442 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "default_emulate_view" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 7426 (62.0%) nets
3		: 1952 (16.3%) nets
4     -	14	: 2274 (19.0%) nets
15    -	39	: 317 (2.6%) nets
40    -	79	: 7 (0.1%) nets
80    -	159	: 4 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=9732 (0 fixed + 9732 movable) #buf cell=0 #inv cell=421 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=11981 #term=41835 #term/net=3.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 9732 single + 0 double + 0 multi
Total standard cell length = 18.7412 (mm), area = 0.0320 (mm^2)
Average module density = 0.749.
Density for the design = 0.749.
       = stdcell_area 93706 sites (32047 um^2) / alloc_area 125160 sites (42805 um^2).
Pin Density = 0.3343.
            = total # of pins 41835 / total area 125160.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.099e-09 (1.18e-09 9.20e-10)
              Est.  stn bbox = 2.261e-09 (1.25e-09 1.01e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1689.2M
Iteration  2: Total net bbox = 2.099e-09 (1.18e-09 9.20e-10)
              Est.  stn bbox = 2.261e-09 (1.25e-09 1.01e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1689.2M
*** Finished SKP initialization (cpu=0:00:04.0, real=0:00:04.0)***
Iteration  3: Total net bbox = 1.917e+03 (7.89e+02 1.13e+03)
              Est.  stn bbox = 2.508e+03 (1.04e+03 1.47e+03)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 1784.8M
Iteration  4: Total net bbox = 1.123e+05 (5.30e+04 5.93e+04)
              Est.  stn bbox = 1.508e+05 (6.73e+04 8.35e+04)
              cpu = 0:00:17.8 real = 0:00:18.0 mem = 1808.0M
Iteration  5: Total net bbox = 1.123e+05 (5.30e+04 5.93e+04)
              Est.  stn bbox = 1.508e+05 (6.73e+04 8.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1808.0M
Iteration  6: Total net bbox = 1.387e+05 (6.95e+04 6.92e+04)
              Est.  stn bbox = 1.858e+05 (8.72e+04 9.86e+04)
              cpu = 0:00:09.9 real = 0:00:10.0 mem = 1786.0M
Iteration  7: Total net bbox = 1.868e+05 (9.12e+04 9.56e+04)
              Est.  stn bbox = 2.444e+05 (1.12e+05 1.33e+05)
              cpu = 0:00:07.3 real = 0:00:07.0 mem = 1788.0M
Iteration  8: Total net bbox = 1.868e+05 (9.12e+04 9.56e+04)
              Est.  stn bbox = 2.444e+05 (1.12e+05 1.33e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1788.0M
Iteration  9: Total net bbox = 1.886e+05 (9.24e+04 9.62e+04)
              Est.  stn bbox = 2.468e+05 (1.13e+05 1.33e+05)
              cpu = 0:00:07.5 real = 0:00:08.0 mem = 1784.0M
Iteration 10: Total net bbox = 1.886e+05 (9.24e+04 9.62e+04)
              Est.  stn bbox = 2.468e+05 (1.13e+05 1.33e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1784.0M
Iteration 11: Total net bbox = 1.852e+05 (8.80e+04 9.73e+04)
              Est.  stn bbox = 2.407e+05 (1.07e+05 1.33e+05)
              cpu = 0:00:20.0 real = 0:00:20.0 mem = 1784.7M
Iteration 12: Total net bbox = 1.852e+05 (8.80e+04 9.73e+04)
              Est.  stn bbox = 2.407e+05 (1.07e+05 1.33e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1784.7M
Finished Global Placement (cpu=0:01:09, real=0:01:11, mem=1784.7M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/6
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:35 mem=1784.7M) ***
Total net bbox length = 1.854e+05 (8.811e+04 9.731e+04) (ext = 1.693e+04)
Move report: Detail placement moves 9732 insts, mean move: 1.02 um, max move: 14.82 um 
	Max move on inst (g84833__2883): (125.85, 66.32) --> (127.00, 79.99)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1814.0MB
Summary Report:
Instances move: 9732 (out of 9732 movable)
Instances flipped: 0
Mean displacement: 1.02 um
Max displacement: 14.82 um (Instance: g84833__2883) (125.85, 66.322) -> (127, 79.99)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Total net bbox length = 1.845e+05 (8.632e+04 9.818e+04) (ext = 1.696e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1814.0MB
*** Finished refinePlace (0:03:37 mem=1814.0M) ***
*** Finished Initial Placement (cpu=0:01:11, real=0:01:13, mem=1800.0M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11981 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11981
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11981 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.101162e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        12( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        17( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1812.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   41531 
[NR-eGR]  Metal2   (2V)         69863   59691 
[NR-eGR]  Metal3   (3H)         78339    7375 
[NR-eGR]  Metal4   (4V)         41354    2965 
[NR-eGR]  Metal5   (5H)         22962     358 
[NR-eGR]  Metal6   (6V)          5842      86 
[NR-eGR]  Metal7   (7H)          1377      34 
[NR-eGR]  Metal8   (8V)           895      13 
[NR-eGR]  Metal9   (9H)           255       9 
[NR-eGR]  Metal10  (10V)            1       3 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       220888  112065 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 184232um
[NR-eGR] Total length: 220888um, number of vias: 112065
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3241um, number of vias: 1593
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.47 seconds, mem = 1812.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.0, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 1:15, real = 0: 1:16, mem = 1783.1M **
AAE DB initialization (MEM=1806 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:15.5/0:01:17.9 (1.0), totSession cpu/real = 0:03:38.9/0:14:56.0 (0.2), mem = 1806.0M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1701.5M, totSessionCpu=0:03:39 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:38.9/0:14:56.0 (0.2), mem = 1806.0M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1814.02 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1764.5M, totSessionCpu=0:03:40 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1853.66 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11981 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11981
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11981 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.121152e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        13( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        19( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   41531 
[NR-eGR]  Metal2   (2V)         70703   59790 
[NR-eGR]  Metal3   (3H)         79770    7370 
[NR-eGR]  Metal4   (4V)         40783    3036 
[NR-eGR]  Metal5   (5H)         23475     338 
[NR-eGR]  Metal6   (6V)          5682     108 
[NR-eGR]  Metal7   (7H)          1660      36 
[NR-eGR]  Metal8   (8V)           761      13 
[NR-eGR]  Metal9   (9H)           254       9 
[NR-eGR]  Metal10  (10V)            1       3 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       223092  112234 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 184232um
[NR-eGR] Total length: 223092um, number of vias: 112234
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3453um, number of vias: 1610
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 0.92 sec, Curr Mem: 1863.02 MB )
Extraction called for design 'picorv32' of instances=9732 and nets=14069 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1858.023M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1867.07)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 13873
End delay calculation. (MEM=2009.68 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2009.68 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:03:47 mem=2001.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -33.208 |
|           TNS (ns):| -6836.7 |
|    Violating Paths:|   734   |
|          All Paths:|  2195   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    224 (224)     |   -0.580   |    224 (224)     |
|   max_tran     |   1058 (4866)    |  -20.903   |   1058 (4879)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.869%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1813.4M, totSessionCpu=0:03:47 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.5/0:00:08.6 (1.0), totSession cpu/real = 0:03:47.4/0:15:04.6 (0.3), mem = 1979.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1979.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.9M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:47.7/0:15:04.9 (0.3), mem = 1979.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:48.0/0:15:05.2 (0.3), mem = 2176.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:48.5/0:15:05.7 (0.3), mem = 2083.8M
Info: 1 clock net  excluded from IPO operation.
clk(200MHz) 
Starting Levelizing
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT)
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 10%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 20%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 30%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 40%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 50%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 60%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 70%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 80%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 90%

Finished Levelizing
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT)

Starting Activity Propagation
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 10%
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:19:10 (2025-Feb-25 02:19:10 GMT)
(I,S,L,T): default_emulate_view: NA, NA, 0.000693608, 0.000693608

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): default_emulate_view: NA, NA, 0.000693608, 0.000693608
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:03:51.4/0:15:08.6 (0.3), mem = 2148.1M
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:51.6/0:15:08.8 (0.3), mem = 2205.4M
(I,S,L,T): default_emulate_view: NA, NA, 0.000693608, 0.000693608
Reclaim Optimization WNS Slack -33.208  TNS Slack -6836.725 Density 74.87
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   74.87%|        -| -33.208|-6836.725|   0:00:00.0| 2205.4M|
Info: 1 clock net  excluded from IPO operation.
|   74.88%|        2| -33.208|-6836.624|   0:00:02.0| 2234.5M|
|   74.88%|        0| -33.208|-6836.624|   0:00:00.0| 2234.5M|
|   74.30%|      230| -33.208|-6834.537|   0:00:06.0| 2242.5M|
|   74.26%|       15| -33.208|-6834.545|   0:00:01.0| 2242.5M|
|   74.26%|        1| -33.208|-6834.545|   0:00:00.0| 2242.5M|
|   74.26%|        0| -33.208|-6834.545|   0:00:00.0| 2242.5M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -33.208  TNS Slack -6834.545 Density 74.26
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:09.4) (real = 0:00:10.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000683047, 0.000683047
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.5/0:00:09.7 (1.0), totSession cpu/real = 0:04:01.1/0:15:18.5 (0.3), mem = 2242.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2163.38M, totSessionCpu=0:04:01).
skipped the cell partition in DRV
Using only new drv cell pruning
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:01.5/0:15:18.9 (0.3), mem = 2163.4M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000683047, 0.000683047
(I,S,L,T): default_emulate_view: NA, NA, 0.000683047, 0.000683047
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:04:03.1/0:15:20.5 (0.3), mem = 2163.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:03.1/0:15:20.5 (0.3), mem = 2163.5M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000683047, 0.000683047
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1476|  6782|   -20.96|   226|   226|    -0.63|     0|     0|     0|     0|   -33.21| -6834.55|       0|       0|       0| 74.26%|          |         |
|   238|   261|    -1.15|   234|   234|    -0.04|     0|     0|     0|     0|    -1.14|   -28.21|     353|     884|     347| 78.77%| 0:00:09.0|  2263.0M|
|   235|   245|    -1.15|   234|   234|    -0.04|     0|     0|     0|     0|    -1.14|   -28.19|       3|       0|       2| 78.79%| 0:00:02.0|  2263.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 235 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:11.2 real=0:00:12.0 mem=2263.0M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000763546, 0.000763546
*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:12.8/0:00:12.9 (1.0), totSession cpu/real = 0:04:16.0/0:15:33.4 (0.3), mem = 2179.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 1996.8M, totSessionCpu=0:04:16 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:16.3/0:15:33.8 (0.3), mem = 2218.0M
(I,S,L,T): default_emulate_view: NA, NA, 0.000763546, 0.000763546
*info: 1 clock net excluded
*info: 89 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.143  TNS Slack -28.191 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -1.143| -28.191|   78.79%|   0:00:00.0| 2256.2M|default_emulate_view|  default| CDN_MBIT_mem_addr_reg[30]_MB_mem_addr_reg[31]/D2   |
|  -0.608|  -7.969|   78.80%|   0:00:01.0| 2284.4M|default_emulate_view|  default| CDN_MBIT_mem_addr_reg[30]_MB_mem_addr_reg[31]/D2   |
|  -0.573|  -7.279|   78.80%|   0:00:00.0| 2285.9M|default_emulate_view|  default| CDN_MBIT_mem_addr_reg[30]_MB_mem_addr_reg[31]/D2   |
|  -0.573|  -7.279|   78.80%|   0:00:01.0| 2285.9M|default_emulate_view|  default| CDN_MBIT_mem_addr_reg[30]_MB_mem_addr_reg[31]/D2   |
|  -0.047|  -0.052|   78.84%|   0:00:00.0| 2285.9M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.047|  -0.047|   78.83%|   0:00:01.0| 2285.9M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.047|  -0.047|   78.83%|   0:00:00.0| 2285.9M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.047|  -0.047|   78.83%|   0:00:00.0| 2285.9M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.047|  -0.047|   78.83%|   0:00:00.0| 2285.9M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.047|  -0.047|   78.83%|   0:00:00.0| 2285.9M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.047|  -0.047|   78.83%|   0:00:00.0| 2285.9M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.047|  -0.047|   78.83%|   0:00:00.0| 2285.9M|default_emulate_view|  default| mem_la_addr[21]                                    |
|   0.000|   0.000|   78.84%|   0:00:00.0| 2285.9M|                  NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=2285.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=2285.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): default_emulate_view: NA, NA, 0.000764625, 0.000764625
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.6/0:00:06.7 (1.0), totSession cpu/real = 0:04:22.9/0:15:40.5 (0.3), mem = 2195.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:23.2/0:15:40.8 (0.3), mem = 2253.0M
(I,S,L,T): default_emulate_view: NA, NA, 0.000764625, 0.000764625
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.84
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.84%|        -|   0.000|   0.000|   0:00:00.0| 2255.0M|
Info: 1 clock net  excluded from IPO operation.
|   78.80%|       25|   0.000|   0.000|   0:00:04.0| 2278.1M|
|   78.80%|        0|   0.000|   0.000|   0:00:00.0| 2278.1M|
|   78.69%|       40|   0.000|   0.000|   0:00:01.0| 2278.1M|
|   78.10%|      413|   0.000|   0.000|   0:00:05.0| 2278.1M|
|   78.06%|       18|   0.000|   0.000|   0:00:01.0| 2278.1M|
|   78.06%|        2|   0.000|   0.000|   0:00:00.0| 2278.1M|
|   78.06%|        0|   0.000|   0.000|   0:00:01.0| 2278.1M|
|   78.06%|        0|   0.000|   0.000|   0:00:00.0| 2278.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.06
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:13.1) (real = 0:00:14.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000751936, 0.000751936
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:13.3/0:00:13.5 (1.0), totSession cpu/real = 0:04:36.5/0:15:54.3 (0.3), mem = 2278.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:14, mem=2200.04M, totSessionCpu=0:04:37).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:37.0/0:15:54.8 (0.3), mem = 2200.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13163 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
**WARN: (IMPPSP-2001):	There are 33 pins inside GCell located around position 115.89 218.50. This can make Early Global Router work slower, please verify if those pins are correctly placed.
**WARN: (IMPPSP-2001):	There are 31 pins inside GCell located around position 117.60 218.50. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13163
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13163 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 2.128882e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        35( 0.19%)         3( 0.02%)         3( 0.02%)         1( 0.01%)   ( 0.22%) 
[NR-eGR]  Metal3 ( 3)         5( 0.03%)         4( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         2( 0.01%)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         1( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total        43( 0.02%)         8( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.46 seconds, mem = 2212.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.7, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.700e+05 (8.20e+04 8.80e+04)
              Est.  stn bbox = 2.178e+05 (9.95e+04 1.18e+05)
              cpu = 0:00:08.2 real = 0:00:09.0 mem = 2264.6M
Iteration  7: Total net bbox = 1.785e+05 (8.55e+04 9.30e+04)
              Est.  stn bbox = 2.271e+05 (1.03e+05 1.24e+05)
              cpu = 0:00:12.4 real = 0:00:12.0 mem = 2255.6M
Iteration  8: Total net bbox = 1.798e+05 (8.68e+04 9.30e+04)
              Est.  stn bbox = 2.285e+05 (1.05e+05 1.24e+05)
              cpu = 0:00:14.1 real = 0:00:14.0 mem = 2251.6M
Iteration  9: Total net bbox = 1.862e+05 (8.95e+04 9.67e+04)
              Est.  stn bbox = 2.346e+05 (1.07e+05 1.27e+05)
              cpu = 0:00:26.9 real = 0:00:27.0 mem = 2276.8M
Iteration 10: Total net bbox = 1.777e+05 (8.16e+04 9.62e+04)
              Est.  stn bbox = 2.244e+05 (9.79e+04 1.26e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 2265.8M
Move report: Timing Driven Placement moves 10914 insts, mean move: 9.49 um, max move: 119.19 um 
	Max move on inst (FE_OFC419_pcpi_rs2_21): (65.60, 218.50) --> (133.50, 167.20)

Finished Incremental Placement (cpu=0:01:09, real=0:01:10, mem=2265.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:47 mem=2265.8M) ***
Total net bbox length = 1.863e+05 (8.883e+04 9.743e+04) (ext = 8.874e+03)
Move report: Detail placement moves 10914 insts, mean move: 1.02 um, max move: 27.16 um 
	Max move on inst (FE_OFC323_pcpi_rs1_15): (57.55, 122.75) --> (30.40, 122.74)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2271.4MB
Summary Report:
Instances move: 10914 (out of 10914 movable)
Instances flipped: 0
Mean displacement: 1.02 um
Max displacement: 27.16 um (Instance: FE_OFC323_pcpi_rs1_15) (57.55, 122.752) -> (30.4, 122.74)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 1.875e+05 (8.815e+04 9.931e+04) (ext = 8.816e+03)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2271.4MB
*** Finished refinePlace (0:05:49 mem=2271.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13163 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13163
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13163 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.090236e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        12( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.46 seconds, mem = 2248.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   43895 
[NR-eGR]  Metal2   (2V)         69210   61610 
[NR-eGR]  Metal3   (3H)         78917    8353 
[NR-eGR]  Metal4   (4V)         42805    3517 
[NR-eGR]  Metal5   (5H)         23298     387 
[NR-eGR]  Metal6   (6V)          5093      79 
[NR-eGR]  Metal7   (7H)           701      33 
[NR-eGR]  Metal8   (8V)           273      20 
[NR-eGR]  Metal9   (9H)            64       7 
[NR-eGR]  Metal10  (10V)            1       3 
[NR-eGR]  Metal11  (11H)            1       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       220363  117904 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 187460um
[NR-eGR] Total length: 220363um, number of vias: 117904
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3333um, number of vias: 1647
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.51 seconds, mem = 2242.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:13, real=0:01:14)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2209.5M)
Extraction called for design 'picorv32' of instances=10914 and nets=15251 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2209.543M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:12, real = 0:02:14, mem = 2000.9M, totSessionCpu=0:05:51 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2203.64)
Total number of fetched objects 15055
End delay calculation. (MEM=2231.59 CPU=0:00:02.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2231.59 CPU=0:00:03.4 REAL=0:00:03.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:18.7/0:01:19.6 (1.0), totSession cpu/real = 0:05:55.6/0:17:14.4 (0.3), mem = 2231.6M
skipped the cell partition in DRV
Using only new drv cell pruning
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:56.3/0:17:15.0 (0.3), mem = 2247.6M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000751936, 0.000751936
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   388|  1038|    -1.17|   234|   234|    -0.16|     0|     0|     0|     0|    -0.16|    -0.65|       0|       0|       0| 78.06%|          |         |
|   293|   360|    -1.55|   234|   234|    -0.20|     0|     0|     0|     0|    -0.10|    -0.45|      88|      37|     335| 80.25%| 0:00:05.0|  2326.8M|
|   235|   255|    -1.14|   234|   234|    -0.20|     0|     0|     0|     0|    -0.10|    -0.45|      13|       0|      89| 80.62%| 0:00:03.0|  2306.3M|
|   234|   234|    -0.71|   234|   234|    -0.20|     0|     0|     0|     0|    -0.10|    -0.45|       0|       0|       9| 80.67%| 0:00:03.0|  2306.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=2306.3M) ***

*** Starting refinePlace (0:06:09 mem=2303.3M) ***
Total net bbox length = 1.882e+05 (8.880e+04 9.943e+04) (ext = 8.802e+03)
Move report: Detail placement moves 1762 insts, mean move: 3.55 um, max move: 27.92 um 
	Max move on inst (FE_OFC138_mem_la_write): (148.20, 20.14) --> (140.80, 40.66)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2307.9MB
Summary Report:
Instances move: 1762 (out of 11052 movable)
Instances flipped: 0
Mean displacement: 3.55 um
Max displacement: 27.92 um (Instance: FE_OFC138_mem_la_write) (148.2, 20.14) -> (140.8, 40.66)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.933e+05 (9.227e+04 1.010e+05) (ext = 1.014e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2307.9MB
*** Finished refinePlace (0:06:10 mem=2307.9M) ***
*** maximum move = 27.92 um ***
*** Finished re-routing un-routed nets (2304.9M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2304.9M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000837198, 0.000837198
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:14.5/0:00:14.6 (1.0), totSession cpu/real = 0:06:10.8/0:17:29.6 (0.4), mem = 2225.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     fixDRV (cpu=6.18min real=17.53min mem=2225.8M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.097  | -0.097  | -0.085  |
|           TNS (ns):| -0.454  | -0.432  | -0.085  |
|    Violating Paths:|   10    |   10    |    1    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.151   |    234 (234)     |
|   max_tran     |    242 (251)     |   -0.653   |    242 (251)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.674%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:33, real = 0:02:35, mem = 2034.1M, totSessionCpu=0:06:11 **
*** Timing NOT met, worst failing slack is -0.097
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:11.6/0:17:30.4 (0.4), mem = 2226.0M
(I,S,L,T): default_emulate_view: NA, NA, 0.000837198, 0.000837198
*info: 1 clock net excluded
*info: 87 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.097 TNS Slack -0.454 Density 80.67
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.085|-0.085|
|reg2reg   |-0.097|-0.432|
|HEPG      |-0.097|-0.432|
|All Paths |-0.097|-0.454|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.097|   -0.097|  -0.432|   -0.454|   80.67%|   0:00:00.0| 2285.2M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[40]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[41]_MB_genblk1.pcpi_mul_rd_reg[42]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[43]/D4                   |
|   0.023|   -0.022|   0.000|   -0.023|   80.68%|   0:00:01.0| 2307.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[40]_MB_genblk1.pc |
|        |         |        |         |         |            |        |                    |         | pi_mul_rd_reg[41]_MB_genblk1.pcpi_mul_rd_reg[42]_M |
|        |         |        |         |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[43]/D4                   |
|   0.062|   -0.022|   0.000|   -0.023|   80.70%|   0:00:00.0| 2307.4M|                  NA|       NA| NA                                                 |
|   0.062|   -0.022|   0.000|   -0.022|   80.70%|   0:00:00.0| 2307.4M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2307.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -0.022|   -0.022|   80.70%|   0:00:00.0| 2307.4M|default_emulate_view|  default| CDN_MBIT_reg_op1_reg[28]_MB_reg_op1_reg[29]_MB_reg |
|        |         |        |         |         |            |        |                    |         | _op1_reg[30]_MB_reg_op1_reg[31]/D4                 |
|   0.055|    0.055|   0.000|    0.000|   80.70%|   0:00:00.0| 2326.4M|default_emulate_view|  default| CDN_MBIT_reg_op1_reg[14]_MB_reg_op1_reg[19]_MB_reg |
|        |         |        |         |         |            |        |                    |         | _op1_reg[0]_MB_reg_op1_reg[1]/D2                   |
|   0.055|    0.055|   0.000|    0.000|   80.70%|   0:00:00.0| 2326.4M|default_emulate_view|  default| CDN_MBIT_reg_op1_reg[14]_MB_reg_op1_reg[19]_MB_reg |
|        |         |        |         |         |            |        |                    |         | _op1_reg[0]_MB_reg_op1_reg[1]/D2                   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2326.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=2326.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.055|0.000|
|reg2reg   |0.091|0.000|
|HEPG      |0.091|0.000|
|All Paths |0.055|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 80.70
*** Starting refinePlace (0:06:16 mem=2307.4M) ***
Total net bbox length = 1.933e+05 (9.227e+04 1.010e+05) (ext = 1.014e+04)

Starting Small incrNP...

Move report: incrNP moves 2719 insts, mean move: 7.01 um, max move: 34.12 um 
	Max move on inst (FE_OFC369_pcpi_rs1_3): (100.80, 47.50) --> (87.20, 26.98)
Finished incrNP (cpu=0:00:03.1, real=0:00:03.0, mem=2309.5M)
End of Small incrNP (cpu=0:00:03.1, real=0:00:03.0)
Move report: Detail placement moves 3290 insts, mean move: 1.66 um, max move: 8.93 um 
	Max move on inst (FE_OFC219_pcpi_insn_13): (160.20, 49.21) --> (156.40, 44.08)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2318.4MB
Summary Report:
Instances move: 4455 (out of 11060 movable)
Instances flipped: 0
Mean displacement: 5.01 um
Max displacement: 33.12 um (Instance: FE_OFC369_pcpi_rs1_3) (100.8, 47.5) -> (88.2, 26.98)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 1.906e+05 (9.068e+04 9.987e+04) (ext = 1.004e+04)
Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 2318.4MB
*** Finished refinePlace (0:06:21 mem=2318.4M) ***
*** maximum move = 33.12 um ***
*** Finished re-routing un-routed nets (2310.4M) ***

*** Finish Physical Update (cpu=0:00:05.9 real=0:00:06.0 mem=2310.4M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 80.70
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.013|0.000|
|reg2reg   |0.091|0.000|
|HEPG      |0.091|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|   0.013|    0.013|   0.000|    0.000|   80.70%|   0:00:00.0| 2310.4M|default_emulate_view|  default| CDN_MBIT_reg_op1_reg[14]_MB_reg_op1_reg[19]_MB_reg |
|        |         |        |         |         |            |        |                    |         | _op1_reg[0]_MB_reg_op1_reg[1]/D2                   |
|   0.049|    0.049|   0.000|    0.000|   80.71%|   0:00:00.0| 2310.4M|default_emulate_view|  default| CDN_MBIT_reg_op1_reg[14]_MB_reg_op1_reg[19]_MB_reg |
|        |         |        |         |         |            |        |                    |         | _op1_reg[0]_MB_reg_op1_reg[1]/D2                   |
|   0.049|    0.049|   0.000|    0.000|   80.71%|   0:00:00.0| 2310.4M|default_emulate_view|  default| CDN_MBIT_reg_op1_reg[14]_MB_reg_op1_reg[19]_MB_reg |
|        |         |        |         |         |            |        |                    |         | _op1_reg[0]_MB_reg_op1_reg[1]/D2                   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2310.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2310.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.049|0.000|
|reg2reg   |0.091|0.000|
|HEPG      |0.091|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 80.71
*** Starting refinePlace (0:06:23 mem=2310.4M) ***
Total net bbox length = 1.906e+05 (9.068e+04 9.989e+04) (ext = 1.004e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2310.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 7 insts, mean move: 1.52 um, max move: 4.11 um 
	Max move on inst (g169036): (155.80, 59.47) --> (158.20, 57.76)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2313.5MB
Summary Report:
Instances move: 7 (out of 11062 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 4.11 um (Instance: g169036) (155.8, 59.47) -> (158.2, 57.76)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 1.906e+05 (9.068e+04 9.989e+04) (ext = 1.004e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2313.5MB
*** Finished refinePlace (0:06:24 mem=2313.5M) ***
*** maximum move = 4.11 um ***
*** Finished re-routing un-routed nets (2310.5M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=2310.5M) ***
** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 80.71
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.049|0.000|
|reg2reg   |0.091|0.000|
|HEPG      |0.091|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:10.7 real=0:00:11.0 mem=2310.5M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000837836, 0.000837836
*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:12.9/0:00:13.1 (1.0), totSession cpu/real = 0:06:24.4/0:17:43.6 (0.4), mem = 2228.4M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:24.9/0:17:44.0 (0.4), mem = 2285.6M
(I,S,L,T): default_emulate_view: NA, NA, 0.000837836, 0.000837836
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.71%|        -|   0.000|   0.000|   0:00:00.0| 2285.6M|
|   80.24%|      532|   0.000|   0.000|   0:00:21.0| 2373.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.24
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:20.9) (real = 0:00:22.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000825771, 0.000825771
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:21.0/0:00:21.3 (1.0), totSession cpu/real = 0:06:45.9/0:18:05.3 (0.4), mem = 2373.1M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:22, mem=2238.98M, totSessionCpu=0:06:46).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:46.2/0:18:05.6 (0.4), mem = 2296.2M
(I,S,L,T): default_emulate_view: NA, NA, 0.000825771, 0.000825771
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.24
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.24%|        -|   0.000|   0.000|   0:00:00.0| 2296.2M|
|   80.24%|        0|   0.000|   0.000|   0:00:00.0| 2296.2M|
|   80.18%|       24|   0.000|   0.000|   0:00:01.0| 2315.3M|
|   79.96%|       98|   0.000|   0.000|   0:00:04.0| 2315.3M|
|   79.96%|        3|   0.000|   0.000|   0:00:00.0| 2315.3M|
|   79.96%|        1|   0.000|   0.000|   0:00:00.0| 2315.3M|
|   79.96%|        0|   0.000|   0.000|   0:00:00.0| 2315.3M|
|   79.96%|        0|   0.000|   0.000|   0:00:00.0| 2315.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 79.96
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 159 skipped = 0, called in commitmove = 102, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:06.0) **
*** Starting refinePlace (0:06:52 mem=2315.3M) ***
Total net bbox length = 1.905e+05 (9.072e+04 9.974e+04) (ext = 1.004e+04)
Move report: Detail placement moves 606 insts, mean move: 1.72 um, max move: 15.39 um 
	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g14649): (185.60, 189.43) --> (185.60, 204.82)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2318.3MB
Summary Report:
Instances move: 606 (out of 10943 movable)
Instances flipped: 0
Mean displacement: 1.72 um
Max displacement: 15.39 um (Instance: genblk1.pcpi_mul_mul_2366_47_g14649) (185.6, 189.43) -> (185.6, 204.82)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OAI22X1
Total net bbox length = 1.912e+05 (9.108e+04 1.001e+05) (ext = 1.004e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2318.3MB
*** Finished refinePlace (0:06:53 mem=2318.3M) ***
*** maximum move = 15.39 um ***
*** Finished re-routing un-routed nets (2315.3M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2315.3M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000819975, 0.000819975
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:07.1/0:00:07.3 (1.0), totSession cpu/real = 0:06:53.4/0:18:12.9 (0.4), mem = 2315.3M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2239.27M, totSessionCpu=0:06:53).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:53.6/0:18:13.2 (0.4), mem = 2239.3M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000819975, 0.000819975
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   277|   377|    -0.71|   234|   234|    -0.20|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 79.96%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|      28|       5|      31| 80.17%| 0:00:04.0|  2340.2M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 80.17%| 0:00:02.0|  2340.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=2340.2M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.00082475, 0.00082475
*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:07.8/0:00:07.9 (1.0), totSession cpu/real = 0:07:01.4/0:18:21.1 (0.4), mem = 2241.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:02 mem=2241.1M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2241.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 193 insts, mean move: 1.53 um, max move: 20.92 um 
	Max move on inst (FE_OFC1902_genblk1_pcpi_mul_mul_2366_47_n_1400): (185.60, 197.98) --> (185.20, 177.46)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2245.7MB
Summary Report:
Instances move: 193 (out of 10976 movable)
Instances flipped: 0
Mean displacement: 1.53 um
Max displacement: 20.92 um (Instance: FE_OFC1902_genblk1_pcpi_mul_mul_2366_47_n_1400) (185.6, 197.98) -> (185.2, 177.46)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2245.7MB
*** Finished refinePlace (0:07:02 mem=2245.7M) ***
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:03:24, real = 0:03:27, mem = 2048.1M, totSessionCpu=0:07:02 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.008  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.333   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.173%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 1 clock net  excluded from IPO operation.

Begin: Leakage Power Optimization
env CDS_WORKAREA is set to /home/d/deirmentz

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2048.90MB/3497.31MB/2104.57MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2048.90MB/3497.31MB/2104.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2048.90MB/3497.31MB/2104.57MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT)
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 10%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 20%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 30%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 40%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 50%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 60%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 70%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 80%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 90%

Finished Levelizing
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT)

Starting Activity Propagation
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT)
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 10%
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2049.02MB/3497.31MB/2104.57MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:22:27 (2025-Feb-25 02:22:27 GMT)
 ... Calculating leakage power
2025-Feb-25 04:22:28 (2025-Feb-25 02:22:28 GMT): 10%
2025-Feb-25 04:22:28 (2025-Feb-25 02:22:28 GMT): 20%
2025-Feb-25 04:22:28 (2025-Feb-25 02:22:28 GMT): 30%
2025-Feb-25 04:22:28 (2025-Feb-25 02:22:28 GMT): 40%

Finished Calculating power
2025-Feb-25 04:22:28 (2025-Feb-25 02:22:28 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2051.27MB/3497.31MB/2104.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2051.40MB/3497.31MB/2104.57MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2051.40MB/3497.31MB/2104.57MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2051.40MB/3497.31MB/2104.57MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:22:28 (2025-Feb-25 02:22:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00084459
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002254       26.68
Macro                                  0           0
IO                                     0           0
Combinational                  0.0006192       73.32
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0008446         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0008446         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*              Highest Leakage Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*                Total Cap:      1.22874e-10 F
*                Total instances in design: 10976
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2055.02MB/3497.31MB/2104.57MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |0.007|0.000|
|HEPG      |0.007|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

Begin: Core Leakage Power Optimization
*** PowerOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:05.4/0:18:25.1 (0.4), mem = 2307.9M
(I,S,L,T): default_emulate_view: NA, NA, 0.00082475, 0.00082475
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.17
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.17%|        -|   0.000|   0.000|   0:00:00.0| 2307.9M|
|   80.17%|        0|   0.000|   0.000|   0:00:03.0| 2307.9M|
|   80.17%|        0|   0.000|   0.000|   0:00:01.0| 2307.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.17
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Leakage Power Optimization (cpu = 0:00:04.9) (real = 0:00:04.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.00082475, 0.00082475
*** PowerOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:07:10.3/0:18:30.0 (0.4), mem = 2307.9M
*** Starting refinePlace (0:07:10 mem=2297.9M) ***
Total net bbox length = 1.915e+05 (9.126e+04 1.003e+05) (ext = 9.973e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2297.9MB
Summary Report:
Instances move: 0 (out of 10976 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.915e+05 (9.126e+04 1.003e+05) (ext = 9.973e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2297.9MB
*** Finished refinePlace (0:07:11 mem=2297.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2297.9M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2317.0M) ***
Running DRV recovery as an increase was found in the number of tran violations from 234 to 236.
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:11.6/0:18:31.4 (0.4), mem = 2317.0M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.00082475, 0.00082475
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   236|   238|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 80.17%|          |         |
|   236|   238|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 80.17%| 0:00:00.0|  2361.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 236 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2361.6M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.00082475, 0.00082475
*** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:07:13.6/0:18:33.3 (0.4), mem = 2352.1M
End: GigaOpt DRV Optimization
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |0.007|0.000|
|HEPG      |0.007|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

End: Leakage Power Optimization (cpu=0:00:09, real=0:00:08, mem=2241.02M, totSessionCpu=0:07:14).
**optDesign ... cpu = 0:03:35, real = 0:03:38, mem = 2052.0M, totSessionCpu=0:07:14 **
Register exp ratio and priority group on 0 nets on 15117 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10976 and nets=15311 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2227.656M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2221.67)
Total number of fetched objects 15117
End delay calculation. (MEM=2248.88 CPU=0:00:02.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2248.88 CPU=0:00:03.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:07:20 mem=2248.9M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13225 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13225
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13225 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.133499e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        20( 0.11%)   ( 0.11%) 
[NR-eGR]  Metal3 ( 3)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        26( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 2256.88 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:41, real = 0:03:45, mem = 2058.5M, totSessionCpu=0:07:20 **
Using report_power -leakage to report leakage power.
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2054.44MB/3420.51MB/2104.57MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2054.44MB/3420.51MB/2104.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2054.44MB/3420.51MB/2104.57MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT)
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 10%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 20%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 30%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 40%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 50%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 60%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 70%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 80%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 90%

Finished Levelizing
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT)

Starting Activity Propagation
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT)
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 10%
2025-Feb-25 04:22:45 (2025-Feb-25 02:22:45 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:22:46 (2025-Feb-25 02:22:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2054.69MB/3420.51MB/2104.57MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:22:46 (2025-Feb-25 02:22:46 GMT)
 ... Calculating leakage power
2025-Feb-25 04:22:46 (2025-Feb-25 02:22:46 GMT): 10%
2025-Feb-25 04:22:46 (2025-Feb-25 02:22:46 GMT): 20%
2025-Feb-25 04:22:46 (2025-Feb-25 02:22:46 GMT): 30%
2025-Feb-25 04:22:46 (2025-Feb-25 02:22:46 GMT): 40%

Finished Calculating power
2025-Feb-25 04:22:46 (2025-Feb-25 02:22:46 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2054.69MB/3420.51MB/2104.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2054.69MB/3420.51MB/2104.57MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2054.69MB/3420.51MB/2104.57MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2054.69MB/3420.51MB/2104.57MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:22:46 (2025-Feb-25 02:22:46 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_preCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00084459
-----------------------------------------------------------------------------------------
Sequential                     0.0002254       26.68
Macro                                  0           0
IO                                     0           0
Combinational                  0.0006192       73.32
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0008446         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0008446         100
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2057.94MB/3420.51MB/2104.57MB)


Output file is ./timingReports/picorv32_preCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.010  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    236 (238)     |   -0.333   |    236 (238)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.173%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:45, real = 0:03:54, mem = 2061.0M, totSessionCpu=0:07:24 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:05:01, real = 0:05:12, mem = 2120.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPPSP-2001          2  There are %d pins inside GCell located a...
*** Message Summary: 7 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:05:01.4/0:05:12.1 (1.0), totSession cpu/real = 0:07:24.5/0:18:49.9 (0.4), mem = 2120.3M
<CMD> report_power > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_11/innovus_power_10.txt
** NOTE: Created directory path '/home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_11' for file '/home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_11/innovus_power_10.txt'.
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1960.38MB/3342.98MB/2104.57MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1960.38MB/3342.98MB/2104.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1960.38MB/3342.98MB/2104.57MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT)
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT): 10%
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1960.50MB/3342.98MB/2104.57MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT)
 ... Calculating switching power
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT): 10%
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT): 20%
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT): 30%
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT): 40%
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-25 04:24:45 (2025-Feb-25 02:24:45 GMT): 60%
2025-Feb-25 04:24:46 (2025-Feb-25 02:24:46 GMT): 70%
2025-Feb-25 04:24:46 (2025-Feb-25 02:24:46 GMT): 80%
2025-Feb-25 04:24:46 (2025-Feb-25 02:24:46 GMT): 90%

Finished Calculating power
2025-Feb-25 04:24:47 (2025-Feb-25 02:24:47 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1960.63MB/3342.98MB/2104.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1960.63MB/3342.98MB/2104.57MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1960.63MB/3342.98MB/2104.57MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1960.63MB/3342.98MB/2104.57MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:24:47 (2025-Feb-25 02:24:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        1.20711624 	   34.2472%
Total Switching Power:       2.31675593 	   65.7289%
Total Leakage Power:         0.00084459 	    0.0240%
Total Power:                 3.52471676
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.6602     0.08974   0.0002254      0.7501       21.28
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.5469       2.227   0.0006192       2.775       78.72
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              1.207       2.317   0.0008446       3.525         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.207       2.317   0.0008446       3.525         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:   FE_OFC842_mem_la_addr_2 (CLKINVX20):          0.01478
*              Highest Leakage Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*                Total Cap:      1.22879e-10 F
*                Total instances in design: 10976
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1962.50MB/3342.98MB/2104.57MB)

<CMD> report_timing > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_11/innovus_timing_10.txt
<CMD> report_area > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_11/innovus_area_10.txt
<CMD> checkPlace home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_11/picorv32.checkPlace
** NOTE: Created directory path 'home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_11' for file 'home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_11/picorv32.checkPlace'.
Begin checking placement ... (start mem=2134.4M, init mem=2134.4M)
*info: Placed = 10976         
*info: Unplaced = 0           
Placement Density:80.17%(34318/42805)
Placement Density (including fixed std cells):80.17%(34318/42805)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2134.4M)
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 Metal10 0.4 Metal11 0.4 } -name 2W_2S
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 7 -non_default_rule 2W_2S -name t_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type trunk -route_type t_route
<CMD> set_ccopt_property target_skew 0.5
<CMD> set_ccopt_property target_max_trans 0.08
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 7 -name l_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type leaf -route_type l_route
<CMD> set_ccopt_property target_skew 0.5
<CMD> set_ccopt_property target_max_trans 0.08
<CMD> create_ccopt_clock_tree_spec -file /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Clock_Step14_10.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Clock_Step14_10.spec
<CMD> ccopt_design
#% Begin ccopt_design (date=02/25 04:28:47, mem=1931.0M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:08:16.0/0:24:43.8 (0.3), mem = 2112.8M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               41.7
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             low
setOptMode -preserveAllSequential                   true
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 496 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 496 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2118.6M, init mem=2118.6M)
*info: Placed = 10976         
*info: Unplaced = 0           
Placement Density:80.17%(34318/42805)
Placement Density (including fixed std cells):80.17%(34318/42805)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2118.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:17.4/0:24:45.3 (0.3), mem = 2150.7M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 496 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 496 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2150.66 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13225 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13225
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13225 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.133499e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        20( 0.11%)   ( 0.11%) 
[NR-eGR]  Metal3 ( 3)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        26( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   44019 
[NR-eGR]  Metal2   (2V)         69884   62014 
[NR-eGR]  Metal3   (3H)         80178    8476 
[NR-eGR]  Metal4   (4V)         43441    3582 
[NR-eGR]  Metal5   (5H)         24675     406 
[NR-eGR]  Metal6   (6V)          4816     105 
[NR-eGR]  Metal7   (7H)          1224      31 
[NR-eGR]  Metal8   (8V)           321      12 
[NR-eGR]  Metal9   (9H)            81       9 
[NR-eGR]  Metal10  (10V)            3       3 
[NR-eGR]  Metal11  (11H)            1       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       224623  118657 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 191534um
[NR-eGR] Total length: 224623um, number of vias: 118657
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3373um, number of vias: 1652
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.90 sec, Real: 0.93 sec, Curr Mem: 2157.02 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.0 real=0:00:01.0)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    l_route (Metal7-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal7-Metal8);
      Layer Metal9 is trimmed off because its RC characteristic is not good
    t_route (Metal7-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal7-Metal8);
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): l_route_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): t_route_ccopt_autotrimmed (default: default)
    source_driver: BUFX4/A BUFX4/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 42804.720um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal8/Metal7; 
  Non-default rule name: 2W_2S; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal8/Metal7; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.080ns
  Slew time target (trunk):   0.080ns
  Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.093ns
  Buffer max distance: 64.831um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=64.831um, saturatedSlew=0.067ns, speed=534.028um per ns, cellArea=36.927um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=42.217um, saturatedSlew=0.065ns, speed=667.991um per ns, cellArea=32.404um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=238.491um, saturatedSlew=0.073ns, speed=727.328um per ns, cellArea=63.097um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=238.491um, saturatedSlew=0.073ns, speed=727.551um per ns, cellArea=57.361um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       496
  Delay constrained sinks:     496
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.500ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 496 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.7 real=0:00:02.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=59, i=0, icg=0, dcg=0, l=0, total=59
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=136.116um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=136.116um^2
      hp wire lengths  : top=0.000um, trunk=968.820um, leaf=2197.260um, total=3166.080um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 45 CLKBUFX3: 13 BUFX2: 1 
    Bottom-up phase done. (took cpu=0:00:01.8 real=0:00:01.8)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:08:22 mem=2153.7M) ***
Total net bbox length = 1.944e+05 (9.254e+04 1.018e+05) (ext = 1.003e+04)
Move report: Detail placement moves 862 insts, mean move: 1.12 um, max move: 10.60 um 
	Max move on inst (FE_OFC1311_n_4403): (53.00, 208.24) --> (63.60, 208.24)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2172.7MB
Summary Report:
Instances move: 862 (out of 11035 movable)
Instances flipped: 0
Mean displacement: 1.12 um
Max displacement: 10.60 um (Instance: FE_OFC1311_n_4403) (53, 208.24) -> (63.6, 208.24)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.951e+05 (9.289e+04 1.022e+05) (ext = 1.002e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2172.7MB
*** Finished refinePlace (0:08:23 mem=2172.7M) ***
    ClockRefiner summary
    All clock instances: Moved 80, flipped 30 and cell swapped 0 (out of a total of 555).
    The largest move was 5.11 um for CDN_MBIT_cpuregs_reg[21][16]_MB_cpuregs_reg[21][17]_MB_cpuregs_reg[21][18]_MB_cpuregs_reg[21][19].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.4,1.55)              1
    [1.55,1.7)              0
    [1.7,1.85)              2
    [1.85,2)                6
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
        2            (43.200,172.330)     (41.200,172.330)     CTS_ccl_a_buf_00049 (a lib_cell CLKBUFX4) at (41.200,172.330), in power domain auto-default
        2            (151.600,141.550)    (149.600,141.550)    CTS_ccl_a_buf_00043 (a lib_cell CLKBUFX4) at (149.600,141.550), in power domain auto-default
        2            (159.800,74.860)     (157.800,74.860)     CTS_ccl_a_buf_00045 (a lib_cell CLKBUFX4) at (157.800,74.860), in power domain auto-default
        2            (151.600,141.550)    (153.600,141.550)    CTS_ccl_a_buf_00054 (a lib_cell CLKBUFX4) at (153.600,141.550), in power domain auto-default
        2            (159.800,74.860)     (161.800,74.860)     CTS_ccl_a_buf_00053 (a lib_cell CLKBUFX4) at (161.800,74.860), in power domain auto-default
        2            (68.200,115.900)     (66.200,115.900)     CTS_ccl_a_buf_00059 (a lib_cell CLKBUFX4) at (66.200,115.900), in power domain auto-default
        1.8          (120.400,187.720)    (118.600,187.720)    CTS_ccl_a_buf_00018 (a lib_cell CLKBUFX3) at (118.600,187.720), in power domain auto-default
        1.71         (68.200,76.570)      (68.200,78.280)      CTS_ccl_a_buf_00032 (a lib_cell CLKBUFX4) at (68.200,78.280), in power domain auto-default
        1.4          (74.800,102.220)     (76.200,102.220)     CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX4) at (76.200,102.220), in power domain auto-default
        0            (66.662,116.498)     (66.662,116.498)     CTS_ccl_a_buf_00059 (a lib_cell CLKBUFX4) at (66.200,115.900), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=59, i=0, icg=0, dcg=0, l=0, total=59
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=136.116um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=136.116um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.074pF, leaf=0.232pF, total=0.307pF
      wire lengths     : top=0.000um, trunk=1105.815um, leaf=3181.192um, total=4287.007um
      hp wire lengths  : top=0.000um, trunk=982.150um, leaf=2212.455um, total=3194.605um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.080ns count=18 avg=0.053ns sd=0.009ns min=0.036ns max=0.073ns {4 <= 0.048ns, 12 <= 0.064ns, 1 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.061ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 16 <= 0.072ns, 16 <= 0.076ns, 8 <= 0.080ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 45 CLKBUFX3: 13 BUFX2: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.520, max=0.554, avg=0.541, sd=0.010], skew [0.034 vs 0.500], 100% {0.520, 0.554} (wid=0.003 ws=0.001) (gid=0.551 gs=0.033)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.520, max=0.554, avg=0.541, sd=0.010], skew [0.034 vs 0.500], 100% {0.520, 0.554} (wid=0.003 ws=0.001) (gid=0.551 gs=0.033)
    Legalizer API calls during this step: 1269 succeeded with high effort: 1269 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.6 real=0:00:02.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        60 (unrouted=60, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15310 (unrouted=2086, trialRouted=13224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2085, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 60 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 60 nets for routing of which 60 have one or more fixed wires.
(ccopt eGR): Start to route 60 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5942 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5942
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13284 nets ( ignored 13224 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 60 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2W_2S  Nets: 18
[NR-eGR] Rule id: 1  Nets: 42
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.096110e+03um
[NR-eGR] Layer group 2: route 42 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.259610e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [7, 10]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [7, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.463100e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [7, 11]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.661460e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.073570e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 5.338620e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 7: route 2 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 5.603670e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   44137 
[NR-eGR]  Metal2   (2V)         68969   61728 
[NR-eGR]  Metal3   (3H)         79261    8740 
[NR-eGR]  Metal4   (4V)         43404    3987 
[NR-eGR]  Metal5   (5H)         24903     794 
[NR-eGR]  Metal6   (6V)          4960     494 
[NR-eGR]  Metal7   (7H)          2485     339 
[NR-eGR]  Metal8   (8V)          1557      12 
[NR-eGR]  Metal9   (9H)            81       9 
[NR-eGR]  Metal10  (10V)            3       3 
[NR-eGR]  Metal11  (11H)            1       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       225623  120243 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 195108um
[NR-eGR] Total length: 225623um, number of vias: 120243
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4373um, number of vias: 3238
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   614 
[NR-eGR]  Metal2   (2V)           464   663 
[NR-eGR]  Metal3   (3H)           571   471 
[NR-eGR]  Metal4   (4V)           469   405 
[NR-eGR]  Metal5   (5H)           228   388 
[NR-eGR]  Metal6   (6V)           143   389 
[NR-eGR]  Metal7   (7H)          1261   308 
[NR-eGR]  Metal8   (8V)          1236     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         4373  3238 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3288um
[NR-eGR] Total length: 4373um, number of vias: 3238
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4373um, number of vias: 3238
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2170.04 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR only done.
Net route status summary:
  Clock:        60 (unrouted=0, trialRouted=0, noStatus=0, routed=60, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15310 (unrouted=2086, trialRouted=13224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2085, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:08:23.3/0:24:51.4 (0.3), mem = 2170.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 60  Num Prerouted Wires = 3671
[NR-eGR] Read 13284 nets ( ignored 60 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 13224
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13224 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.107883e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        17( 0.09%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        23( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.36 seconds, mem = 2180.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   44137 
[NR-eGR]  Metal2   (2V)         69298   61513 
[NR-eGR]  Metal3   (3H)         78700    8964 
[NR-eGR]  Metal4   (4V)         43162    4166 
[NR-eGR]  Metal5   (5H)         25433     832 
[NR-eGR]  Metal6   (6V)          5333     520 
[NR-eGR]  Metal7   (7H)          2813     339 
[NR-eGR]  Metal8   (8V)          1552      12 
[NR-eGR]  Metal9   (9H)            81       9 
[NR-eGR]  Metal10  (10V)            2       3 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       226374  120495 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 195108um
[NR-eGR] Total length: 226374um, number of vias: 120495
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.49 seconds, mem = 2176.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:08:24.2/0:24:52.3 (0.3), mem = 2176.4M
    Congestion Repair done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.4 real=0:00:01.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=11035 and nets=15370 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2176.402M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=59, i=0, icg=0, dcg=0, l=0, total=59
    sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
    misc counts      : r=1, pp=0
    cell areas       : b=136.116um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=136.116um^2
    cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.023pF
    sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.076pF, leaf=0.236pF, total=0.312pF
    wire lengths     : top=0.000um, trunk=1105.815um, leaf=3181.192um, total=4287.007um
    hp wire lengths  : top=0.000um, trunk=982.150um, leaf=2212.455um, total=3194.605um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.080ns count=18 avg=0.054ns sd=0.009ns min=0.036ns max=0.073ns {4 <= 0.048ns, 12 <= 0.064ns, 1 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=42 avg=0.074ns sd=0.004ns min=0.062ns max=0.081ns {0 <= 0.048ns, 2 <= 0.064ns, 14 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 45 CLKBUFX3: 13 BUFX2: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.521, max=0.558, avg=0.544, sd=0.010], skew [0.037 vs 0.500], 100% {0.521, 0.558} (wid=0.003 ws=0.001) (gid=0.555 gs=0.037)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.521, max=0.558, avg=0.544, sd=0.010], skew [0.037 vs 0.500], 100% {0.521, 0.558} (wid=0.003 ws=0.001) (gid=0.555 gs=0.037)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.7 real=0:00:01.8)
  Stage::Clustering done. (took cpu=0:00:04.4 real=0:00:04.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=59, i=0, icg=0, dcg=0, l=0, total=59
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=136.458um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=136.458um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.076pF, leaf=0.236pF, total=0.312pF
      wire lengths     : top=0.000um, trunk=1105.810um, leaf=3181.117um, total=4286.926um
      hp wire lengths  : top=0.000um, trunk=982.150um, leaf=2212.455um, total=3194.605um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.080ns count=18 avg=0.054ns sd=0.009ns min=0.036ns max=0.073ns {4 <= 0.048ns, 12 <= 0.064ns, 1 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 46 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.521, max=0.558], skew [0.037 vs 0.500]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.521, max=0.558], skew [0.037 vs 0.500]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=59, i=0, icg=0, dcg=0, l=0, total=59
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=136.458um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=136.458um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.076pF, leaf=0.236pF, total=0.312pF
      wire lengths     : top=0.000um, trunk=1105.810um, leaf=3181.117um, total=4286.926um
      hp wire lengths  : top=0.000um, trunk=982.150um, leaf=2212.455um, total=3194.605um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.080ns count=18 avg=0.054ns sd=0.009ns min=0.036ns max=0.073ns {4 <= 0.048ns, 12 <= 0.064ns, 1 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 46 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.521, max=0.558, avg=0.544, sd=0.010], skew [0.037 vs 0.500], 100% {0.521, 0.558} (wid=0.003 ws=0.001) (gid=0.555 gs=0.037)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.521, max=0.558, avg=0.544, sd=0.010], skew [0.037 vs 0.500], 100% {0.521, 0.558} (wid=0.003 ws=0.001) (gid=0.555 gs=0.037)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=58, i=0, icg=0, dcg=0, l=0, total=58
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=134.064um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=134.064um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.076pF, leaf=0.236pF, total=0.312pF
      wire lengths     : top=0.000um, trunk=1106.389um, leaf=3181.117um, total=4287.506um
      hp wire lengths  : top=0.000um, trunk=925.150um, leaf=2212.455um, total=3137.605um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.080ns count=17 avg=0.056ns sd=0.011ns min=0.036ns max=0.078ns {4 <= 0.048ns, 9 <= 0.064ns, 2 <= 0.072ns, 1 <= 0.076ns, 1 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 45 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.465], skew [0.045 vs 0.500]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.465], skew [0.045 vs 0.500]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=58, i=0, icg=0, dcg=0, l=0, total=58
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=134.064um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=134.064um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.076pF, leaf=0.236pF, total=0.312pF
      wire lengths     : top=0.000um, trunk=1106.389um, leaf=3181.117um, total=4287.506um
      hp wire lengths  : top=0.000um, trunk=925.150um, leaf=2212.455um, total=3137.605um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.080ns count=17 avg=0.056ns sd=0.011ns min=0.036ns max=0.078ns {4 <= 0.048ns, 9 <= 0.064ns, 2 <= 0.072ns, 1 <= 0.076ns, 1 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 45 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.465], skew [0.045 vs 0.500]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.465], skew [0.045 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=58, i=0, icg=0, dcg=0, l=0, total=58
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=134.064um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=134.064um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.076pF, leaf=0.236pF, total=0.312pF
      wire lengths     : top=0.000um, trunk=1106.389um, leaf=3181.117um, total=4287.506um
      hp wire lengths  : top=0.000um, trunk=925.150um, leaf=2212.455um, total=3137.605um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.080ns count=17 avg=0.056ns sd=0.011ns min=0.036ns max=0.078ns {4 <= 0.048ns, 9 <= 0.064ns, 2 <= 0.072ns, 1 <= 0.076ns, 1 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 45 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.465], skew [0.045 vs 0.500]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.465], skew [0.045 vs 0.500]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=124.146um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=124.146um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.080pF, leaf=0.236pF, total=0.317pF
      wire lengths     : top=0.000um, trunk=1197.445um, leaf=3181.117um, total=4378.562um
      hp wire lengths  : top=0.000um, trunk=982.450um, leaf=2212.455um, total=3194.905um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.080ns count=13 avg=0.069ns sd=0.009ns min=0.050ns max=0.079ns {0 <= 0.048ns, 3 <= 0.064ns, 4 <= 0.072ns, 2 <= 0.076ns, 4 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 40 CLKBUFX3: 13 BUFX2: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.350, max=0.376], skew [0.027 vs 0.500]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.350, max=0.376], skew [0.027 vs 0.500]
    Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=124.146um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=124.146um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.236pF, total=0.316pF
      wire lengths     : top=0.000um, trunk=1184.725um, leaf=3177.758um, total=4362.483um
      hp wire lengths  : top=0.000um, trunk=970.480um, leaf=2212.455um, total=3182.935um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.080ns count=13 avg=0.069ns sd=0.009ns min=0.050ns max=0.079ns {0 <= 0.048ns, 3 <= 0.064ns, 5 <= 0.072ns, 1 <= 0.076ns, 4 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 40 CLKBUFX3: 13 BUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.350, max=0.374, avg=0.366, sd=0.006], skew [0.024 vs 0.500], 100% {0.350, 0.374} (wid=0.003 ws=0.001) (gid=0.371 gs=0.024)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.350, max=0.374, avg=0.366, sd=0.006], skew [0.024 vs 0.500], 100% {0.350, 0.374} (wid=0.003 ws=0.001) (gid=0.371 gs=0.024)
    Legalizer API calls during this step: 144 succeeded with high effort: 144 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:05.2 real=0:00:05.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=124.146um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=124.146um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1155.414um, leaf=3177.758um, total=4333.172um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.080ns count=13 avg=0.068ns sd=0.008ns min=0.050ns max=0.079ns {0 <= 0.048ns, 3 <= 0.064ns, 6 <= 0.072ns, 1 <= 0.076ns, 3 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 15 <= 0.076ns, 10 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 40 CLKBUFX3: 13 BUFX2: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.340, max=0.374], skew [0.034 vs 0.500]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.340, max=0.374], skew [0.034 vs 0.500]
    Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Legalizer API calls during this step: 226 succeeded with high effort: 226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374, avg=0.364, sd=0.007], skew [0.023 vs 0.500], 100% {0.351, 0.374} (wid=0.003 ws=0.001) (gid=0.372 gs=0.022)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374, avg=0.364, sd=0.007], skew [0.023 vs 0.500], 100% {0.351, 0.374} (wid=0.003 ws=0.001) (gid=0.372 gs=0.022)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 56 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
          sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
          misc counts      : r=1, pp=0
          cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
          wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
          hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
          Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
          sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
          misc counts      : r=1, pp=0
          cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
          wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
          hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
          Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
          sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
          misc counts      : r=1, pp=0
          cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
          wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
          hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
          Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
    sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
    misc counts      : r=1, pp=0
    cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
    wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
    hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
    Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
          sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
          misc counts      : r=1, pp=0
          cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
          cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
          wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
          hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
          Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374], skew [0.023 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374, avg=0.364, sd=0.007], skew [0.023 vs 0.500], 100% {0.351, 0.374} (wid=0.003 ws=0.001) (gid=0.372 gs=0.022)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.374, avg=0.364, sd=0.007], skew [0.023 vs 0.500], 100% {0.351, 0.374} (wid=0.003 ws=0.001) (gid=0.372 gs=0.022)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
    sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
    misc counts      : r=1, pp=0
    cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
    wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
    hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
    Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.374], skew [0.025 vs 0.500]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.374], skew [0.025 vs 0.500]
  Merging balancing drivers for power...
    Tried: 56 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.374], skew [0.025 vs 0.500]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.374], skew [0.025 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.236pF, total=0.314pF
      wire lengths     : top=0.000um, trunk=1156.389um, leaf=3177.758um, total=4334.147um
      hp wire lengths  : top=0.000um, trunk=942.920um, leaf=2212.455um, total=3155.375um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.080ns count=13 avg=0.074ns sd=0.004ns min=0.068ns max=0.079ns {0 <= 0.048ns, 0 <= 0.064ns, 5 <= 0.072ns, 2 <= 0.076ns, 6 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.073ns sd=0.004ns min=0.062ns max=0.080ns {0 <= 0.048ns, 2 <= 0.064ns, 15 <= 0.072ns, 14 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.374, avg=0.362, sd=0.008], skew [0.025 vs 0.500], 100% {0.349, 0.374} (wid=0.002 ws=0.001) (gid=0.372 gs=0.024)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.374, avg=0.362, sd=0.008], skew [0.025 vs 0.500], 100% {0.349, 0.374} (wid=0.002 ws=0.001) (gid=0.372 gs=0.024)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 340 succeeded with high effort: 340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 756 succeeded with high effort: 756 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.7)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 301 succeeded with high effort: 301 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 756 succeeded with high effort: 756 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.238pF, total=0.304pF
      wire lengths     : top=0.000um, trunk=964.270um, leaf=3229.307um, total=4193.577um
      hp wire lengths  : top=0.000um, trunk=803.270um, leaf=2276.280um, total=3079.550um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.080ns count=13 avg=0.067ns sd=0.008ns min=0.057ns max=0.081ns {0 <= 0.048ns, 7 <= 0.064ns, 3 <= 0.072ns, 0 <= 0.076ns, 1 <= 0.080ns} {2 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
      Leaf  : target=0.080ns count=42 avg=0.074ns sd=0.004ns min=0.062ns max=0.081ns {0 <= 0.048ns, 2 <= 0.064ns, 13 <= 0.072ns, 17 <= 0.076ns, 9 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 34 CLKBUFX3: 18 BUFX2: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.371, avg=0.358, sd=0.008], skew [0.027 vs 0.500], 100% {0.344, 0.371} (wid=0.003 ws=0.001) (gid=0.368 gs=0.026)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.371, avg=0.358, sd=0.008], skew [0.027 vs 0.500], 100% {0.344, 0.371} (wid=0.003 ws=0.001) (gid=0.368 gs=0.026)
    Legalizer API calls during this step: 2153 succeeded with high effort: 2153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.8 real=0:00:01.8)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.125pF fall=0.111pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.125pF fall=0.111pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=120.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=120.384um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.238pF, total=0.304pF
      wire lengths     : top=0.000um, trunk=967.455um, leaf=3229.107um, total=4196.562um
      hp wire lengths  : top=0.000um, trunk=803.270um, leaf=2276.280um, total=3079.550um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.080ns count=13 avg=0.071ns sd=0.008ns min=0.060ns max=0.081ns {0 <= 0.048ns, 4 <= 0.064ns, 3 <= 0.072ns, 1 <= 0.076ns, 3 <= 0.080ns} {2 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
      Leaf  : target=0.080ns count=42 avg=0.074ns sd=0.004ns min=0.062ns max=0.081ns {0 <= 0.048ns, 2 <= 0.064ns, 13 <= 0.072ns, 16 <= 0.076ns, 10 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 31 CLKBUFX3: 20 BUFX2: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.389, avg=0.360, sd=0.011], skew [0.046 vs 0.500], 100% {0.343, 0.389} (wid=0.002 ws=0.001) (gid=0.386 gs=0.046)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.389, avg=0.360, sd=0.011], skew [0.046 vs 0.500], 100% {0.343, 0.389} (wid=0.002 ws=0.001) (gid=0.386 gs=0.046)
    Legalizer API calls during this step: 117 succeeded with high effort: 117 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=120.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=120.384um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.238pF, total=0.304pF
      wire lengths     : top=0.000um, trunk=967.455um, leaf=3229.107um, total=4196.562um
      hp wire lengths  : top=0.000um, trunk=803.270um, leaf=2276.280um, total=3079.550um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.080ns count=13 avg=0.071ns sd=0.008ns min=0.060ns max=0.081ns {0 <= 0.048ns, 4 <= 0.064ns, 3 <= 0.072ns, 1 <= 0.076ns, 3 <= 0.080ns} {2 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
      Leaf  : target=0.080ns count=42 avg=0.074ns sd=0.004ns min=0.062ns max=0.081ns {0 <= 0.048ns, 2 <= 0.064ns, 13 <= 0.072ns, 16 <= 0.076ns, 10 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 31 CLKBUFX3: 20 BUFX2: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.389, avg=0.360, sd=0.011], skew [0.046 vs 0.500], 100% {0.343, 0.389} (wid=0.002 ws=0.001) (gid=0.386 gs=0.046)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.389, avg=0.360, sd=0.011], skew [0.046 vs 0.500], 100% {0.343, 0.389} (wid=0.002 ws=0.001) (gid=0.386 gs=0.046)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=8, computed=46, moveTooSmall=75, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=15, ignoredLeafDriver=0, worse=136, accepted=12
        Max accepted move=13.880um, total accepted move=68.510um, average move=5.709um
        Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=6, computed=48, moveTooSmall=80, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=156, accepted=5
        Max accepted move=8.550um, total accepted move=25.500um, average move=5.100um
        Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=6, computed=48, moveTooSmall=77, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=162, accepted=2
        Max accepted move=3.620um, total accepted move=5.620um, average move=2.810um
        Legalizer API calls during this step: 561 succeeded with high effort: 561 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.5 real=0:00:00.5)
      Global shorten wires A1...
        Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=51, computed=3, moveTooSmall=75, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 253 succeeded with high effort: 253 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=0, computed=54, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=55, accepted=2
        Max accepted move=0.600um, total accepted move=1.000um, average move=0.500um
        Move for wirelength. considered=55, filtered=55, permitted=54, cannotCompute=52, computed=2, moveTooSmall=0, resolved=0, predictFail=79, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 59 succeeded with high effort: 59 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
        sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
        misc counts      : r=1, pp=0
        cell areas       : b=120.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=120.384um^2
        cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
        sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.239pF, total=0.303pF
        wire lengths     : top=0.000um, trunk=938.500um, leaf=3240.052um, total=4178.552um
        hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2279.335um, total=3060.835um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.080ns count=13 avg=0.070ns sd=0.009ns min=0.056ns max=0.083ns {0 <= 0.048ns, 4 <= 0.064ns, 3 <= 0.072ns, 2 <= 0.076ns, 3 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
        Leaf  : target=0.080ns count=42 avg=0.074ns sd=0.004ns min=0.062ns max=0.079ns {0 <= 0.048ns, 2 <= 0.064ns, 11 <= 0.072ns, 18 <= 0.076ns, 11 <= 0.080ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 31 CLKBUFX3: 20 BUFX2: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.332, max=0.382, avg=0.356, sd=0.011], skew [0.049 vs 0.500], 100% {0.332, 0.382} (wid=0.002 ws=0.001) (gid=0.380 gs=0.049)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.332, max=0.382, avg=0.356, sd=0.011], skew [0.049 vs 0.500], 100% {0.332, 0.382} (wid=0.002 ws=0.001) (gid=0.380 gs=0.049)
      Legalizer API calls during this step: 1009 succeeded with high effort: 1009 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 56 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 54 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=120.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=120.384um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.239pF, total=0.303pF
      wire lengths     : top=0.000um, trunk=938.500um, leaf=3240.052um, total=4178.552um
      hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2279.335um, total=3060.835um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.080ns count=13 avg=0.070ns sd=0.009ns min=0.056ns max=0.083ns {0 <= 0.048ns, 4 <= 0.064ns, 3 <= 0.072ns, 2 <= 0.076ns, 3 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
      Leaf  : target=0.080ns count=42 avg=0.074ns sd=0.004ns min=0.062ns max=0.079ns {0 <= 0.048ns, 2 <= 0.064ns, 11 <= 0.072ns, 18 <= 0.076ns, 11 <= 0.080ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 31 CLKBUFX3: 20 BUFX2: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.332, max=0.382, avg=0.356, sd=0.011], skew [0.049 vs 0.500], 100% {0.332, 0.382} (wid=0.002 ws=0.001) (gid=0.380 gs=0.049)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.332, max=0.382, avg=0.356, sd=0.011], skew [0.049 vs 0.500], 100% {0.332, 0.382} (wid=0.002 ws=0.001) (gid=0.380 gs=0.049)
    Legalizer API calls during this step: 1009 succeeded with high effort: 1009 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.8 real=0:00:00.8)
  Total capacitance is (rise=0.428pF fall=0.413pF), of which (rise=0.303pF fall=0.303pF) is wire, and (rise=0.125pF fall=0.111pF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.8 real=0:00:02.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 54 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:08:29 mem=2170.6M) ***
Total net bbox length = 1.950e+05 (9.285e+04 1.022e+05) (ext = 1.001e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2170.6MB
Summary Report:
Instances move: 0 (out of 11030 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.950e+05 (9.285e+04 1.022e+05) (ext = 1.001e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2170.6MB
*** Finished refinePlace (0:08:29 mem=2170.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 550).
  Restoring pStatusCts on 54 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:03.5 real=0:00:03.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        55 (unrouted=55, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15310 (unrouted=2086, trialRouted=13224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2085, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 55 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 55 nets for routing of which 55 have one or more fixed wires.
(ccopt eGR): Start to route 55 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5942 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5942
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13279 nets ( ignored 13224 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 55 clock nets ( 13 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2W_2S  Nets: 13
[NR-eGR] Rule id: 1  Nets: 42
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.353700e+02um
[NR-eGR] Layer group 2: route 42 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.170690e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [7, 10]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [7, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.322880e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [7, 11]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.492170e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.830750e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   44127 
[NR-eGR]  Metal2   (2V)         69290   61512 
[NR-eGR]  Metal3   (3H)         78732    8955 
[NR-eGR]  Metal4   (4V)         43153    4148 
[NR-eGR]  Metal5   (5H)         25358     818 
[NR-eGR]  Metal6   (6V)          5329     505 
[NR-eGR]  Metal7   (7H)          2791     344 
[NR-eGR]  Metal8   (8V)          1524      12 
[NR-eGR]  Metal9   (9H)            81       9 
[NR-eGR]  Metal10  (10V)            2       3 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       226262  120433 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 195013um
[NR-eGR] Total length: 226262um, number of vias: 120433
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4261um, number of vias: 3176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   604 
[NR-eGR]  Metal2   (2V)           456   662 
[NR-eGR]  Metal3   (3H)           603   462 
[NR-eGR]  Metal4   (4V)           459   387 
[NR-eGR]  Metal5   (5H)           154   374 
[NR-eGR]  Metal6   (6V)           140   374 
[NR-eGR]  Metal7   (7H)          1240   313 
[NR-eGR]  Metal8   (8V)          1209     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         4261  3176 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3194um
[NR-eGR] Total length: 4261um, number of vias: 3176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4261um, number of vias: 3176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2170.68 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
      Routing using eGR only done.
Net route status summary:
  Clock:        55 (unrouted=0, trialRouted=0, noStatus=0, routed=55, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15310 (unrouted=2086, trialRouted=13224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2085, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=11030 and nets=15365 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2170.684M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
          sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
          misc counts      : r=1, pp=0
          cell areas       : b=120.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=120.384um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.261pF, total=0.323pF
          wire lengths     : top=0.000um, trunk=944.290um, leaf=3316.840um, total=4261.130um
          hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2279.335um, total=3060.835um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=11, worst=[0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.002ns sum=0.033ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.080ns count=13 avg=0.068ns sd=0.010ns min=0.054ns max=0.081ns {0 <= 0.048ns, 6 <= 0.064ns, 2 <= 0.072ns, 1 <= 0.076ns, 3 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
          Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.064ns max=0.088ns {0 <= 0.048ns, 0 <= 0.064ns, 2 <= 0.072ns, 13 <= 0.076ns, 17 <= 0.080ns} {7 <= 0.084ns, 3 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 31 CLKBUFX3: 20 BUFX2: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381, avg=0.355, sd=0.011], skew [0.050 vs 0.500], 100% {0.331, 0.381} (wid=0.002 ws=0.001) (gid=0.379 gs=0.050)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381, avg=0.355, sd=0.011], skew [0.050 vs 0.500], 100% {0.331, 0.381} (wid=0.002 ws=0.001) (gid=0.379 gs=0.050)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         1
            Processed:             1
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
            sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
            misc counts      : r=1, pp=0
            cell areas       : b=120.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=120.384um^2
            cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
            sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.261pF, total=0.323pF
            wire lengths     : top=0.000um, trunk=944.290um, leaf=3316.840um, total=4261.130um
            hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2279.335um, total=3060.835um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=11, worst=[0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.002ns sum=0.033ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.080ns count=13 avg=0.068ns sd=0.010ns min=0.054ns max=0.081ns {0 <= 0.048ns, 6 <= 0.064ns, 2 <= 0.072ns, 1 <= 0.076ns, 3 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
            Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.064ns max=0.088ns {0 <= 0.048ns, 0 <= 0.064ns, 2 <= 0.072ns, 13 <= 0.076ns, 17 <= 0.080ns} {7 <= 0.084ns, 3 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 31 CLKBUFX3: 20 BUFX2: 3 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381], skew [0.050 vs 0.500]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381], skew [0.050 vs 0.500]
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 36 long paths. The largest offset applied was 0.004ns.
            
            
            Skew Group Offsets:
            
            -----------------------------------------------------------------------------------------------------------------
            Skew Group                             Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                                   Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -----------------------------------------------------------------------------------------------------------------
            clk/default_emulate_constraint_mode     496       36         7.258%      0.004ns       0.381ns         0.376ns
            -----------------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.002        2
              0.002      and above     34
            -------------------------------
            
            Mean=0.003ns Median=0.003ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
          Original list had 4 cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          Library trimming was not able to trim any cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 48, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
            sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
            misc counts      : r=1, pp=0
            cell areas       : b=120.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=120.384um^2
            cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
            sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.261pF, total=0.323pF
            wire lengths     : top=0.000um, trunk=944.290um, leaf=3316.840um, total=4261.130um
            hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2279.335um, total=3060.835um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=11, worst=[0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.002ns sum=0.033ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.080ns count=13 avg=0.068ns sd=0.010ns min=0.054ns max=0.081ns {0 <= 0.048ns, 6 <= 0.064ns, 2 <= 0.072ns, 1 <= 0.076ns, 3 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
            Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.064ns max=0.088ns {0 <= 0.048ns, 0 <= 0.064ns, 2 <= 0.072ns, 13 <= 0.076ns, 17 <= 0.080ns} {7 <= 0.084ns, 3 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 31 CLKBUFX3: 20 BUFX2: 3 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381], skew [0.050 vs 0.500]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381], skew [0.050 vs 0.500]
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 55, tested: 55, violation detected: 11, violation ignored (due to small violation): 4, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 4
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              0                    0                   0            0                    0                   0
          leaf               7 [100.0%]           4 (57.1%)           0            0                    4 (57.1%)           3 (42.9%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total              7 [100.0%]           4 (57.1%)           0            0                    4 (57.1%)           3 (42.9%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 1.368um^2 (1.136%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
            sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
            misc counts      : r=1, pp=0
            cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
            cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
            sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.261pF, total=0.323pF
            wire lengths     : top=0.000um, trunk=944.290um, leaf=3316.840um, total=4261.130um
            hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2279.335um, total=3060.835um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=7, worst=[0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.012ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.080ns count=13 avg=0.068ns sd=0.010ns min=0.054ns max=0.081ns {0 <= 0.048ns, 6 <= 0.064ns, 2 <= 0.072ns, 1 <= 0.076ns, 3 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
            Leaf  : target=0.080ns count=42 avg=0.076ns sd=0.004ns min=0.064ns max=0.083ns {0 <= 0.048ns, 0 <= 0.064ns, 4 <= 0.072ns, 15 <= 0.076ns, 17 <= 0.080ns} {6 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 35 CLKBUFX3: 16 BUFX2: 3 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381], skew [0.050 vs 0.500]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381], skew [0.050 vs 0.500]
          Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=6, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
          sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
          misc counts      : r=1, pp=0
          cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.261pF, total=0.323pF
          wire lengths     : top=0.000um, trunk=944.290um, leaf=3316.840um, total=4261.130um
          hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2276.035um, total=3057.535um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=7, worst=[0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.012ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.080ns count=13 avg=0.068ns sd=0.010ns min=0.054ns max=0.081ns {0 <= 0.048ns, 6 <= 0.064ns, 2 <= 0.072ns, 1 <= 0.076ns, 3 <= 0.080ns} {1 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
          Leaf  : target=0.080ns count=42 avg=0.076ns sd=0.004ns min=0.064ns max=0.083ns {0 <= 0.048ns, 0 <= 0.064ns, 4 <= 0.072ns, 15 <= 0.076ns, 17 <= 0.080ns} {6 <= 0.084ns, 0 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 35 CLKBUFX3: 16 BUFX2: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381, avg=0.355, sd=0.011], skew [0.050 vs 0.500], 100% {0.331, 0.381} (wid=0.002 ws=0.001) (gid=0.379 gs=0.050)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.331, max=0.381, avg=0.355, sd=0.011], skew [0.050 vs 0.500], 100% {0.331, 0.381} (wid=0.002 ws=0.001) (gid=0.379 gs=0.050)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 54 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:31 mem=2208.9M) ***
Total net bbox length = 1.950e+05 (9.285e+04 1.022e+05) (ext = 1.001e+04)
Move report: Detail placement moves 458 insts, mean move: 0.83 um, max move: 6.13 um 
	Max move on inst (g163414__3680): (65.40, 110.77) --> (66.40, 115.90)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2208.9MB
Summary Report:
Instances move: 458 (out of 11030 movable)
Instances flipped: 0
Mean displacement: 0.83 um
Max displacement: 6.13 um (Instance: g163414__3680) (65.4, 110.77) -> (66.4, 115.9)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
Total net bbox length = 1.952e+05 (9.299e+04 1.022e+05) (ext = 1.001e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2208.9MB
*** Finished refinePlace (0:08:31 mem=2208.9M) ***
  ClockRefiner summary
  All clock instances: Moved 32, flipped 6 and cell swapped 0 (out of a total of 550).
  The largest move was 2.71 um for CDN_MBIT_cpuregs_reg[29][8]_MB_cpuregs_reg[29][9]_MB_cpuregs_reg[29][10]_MB_cpuregs_reg[29][11].
  Restoring pStatusCts on 54 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.6 real=0:00:02.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        55 (unrouted=0, trialRouted=0, noStatus=0, routed=55, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15310 (unrouted=2086, trialRouted=13224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2085, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 55 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 55 nets for routing of which 55 have one or more fixed wires.
(ccopt eGR): Start to route 55 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5942 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5942
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13279 nets ( ignored 13224 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 55 clock nets ( 13 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2W_2S  Nets: 13
[NR-eGR] Rule id: 1  Nets: 42
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.370800e+02um
[NR-eGR] Layer group 2: route 42 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.180950e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [7, 10]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [7, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.333140e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [7, 11]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.502430e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.841010e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   44127 
[NR-eGR]  Metal2   (2V)         69302   61513 
[NR-eGR]  Metal3   (3H)         78711    8953 
[NR-eGR]  Metal4   (4V)         43178    4149 
[NR-eGR]  Metal5   (5H)         25373     818 
[NR-eGR]  Metal6   (6V)          5324     506 
[NR-eGR]  Metal7   (7H)          2789     342 
[NR-eGR]  Metal8   (8V)          1511      12 
[NR-eGR]  Metal9   (9H)            81       9 
[NR-eGR]  Metal10  (10V)            2       3 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       226270  120432 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 195181um
[NR-eGR] Total length: 226270um, number of vias: 120432
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4269um, number of vias: 3175
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   604 
[NR-eGR]  Metal2   (2V)           468   663 
[NR-eGR]  Metal3   (3H)           582   460 
[NR-eGR]  Metal4   (4V)           484   388 
[NR-eGR]  Metal5   (5H)           168   374 
[NR-eGR]  Metal6   (6V)           135   375 
[NR-eGR]  Metal7   (7H)          1237   311 
[NR-eGR]  Metal8   (8V)          1196     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         4269  3175 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3191um
[NR-eGR] Total length: 4269um, number of vias: 3175
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4269um, number of vias: 3175
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 2171.02 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 55 clock nets with NanoRoute.
  42 nets are default rule and 13 are 2W_2S.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/25 04:29:04, mem=1997.8M)

globalDetailRoute

#Start globalDetailRoute on Tue Feb 25 04:29:04 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=55)
#num needed restored net=0
#need_extraction net=0 (total=15365)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 4269 um.
#Total half perimeter of net bounding box = 3225 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 468 um.
#Total wire length on LAYER Metal3 = 582 um.
#Total wire length on LAYER Metal4 = 484 um.
#Total wire length on LAYER Metal5 = 168 um.
#Total wire length on LAYER Metal6 = 135 um.
#Total wire length on LAYER Metal7 = 1237 um.
#Total wire length on LAYER Metal8 = 1196 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3175
#Up-Via Summary (total 3175):
#           
#-----------------------
# Metal1            604
# Metal2            663
# Metal3            460
# Metal4            388
# Metal5            374
# Metal6            375
# Metal7            311
#-----------------------
#                  3175 
#
#Start routing data preparation on Tue Feb 25 04:29:04 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 15290 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2009.01 (MB), peak = 2125.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2076.98 (MB), peak = 2125.55 (MB)
#
#Connectivity extraction summary:
#55 routed net(s) are imported.
#2085 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2140.
#
#Data initialization: cpu:00:00:09, real:00:00:09, mem:2.0 GB, peak:2.1 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     8418 ( 2         pin),   2037 ( 3         pin),   1648 ( 4         pin),
#      300 ( 5         pin),    155 ( 6         pin),    158 ( 7         pin),
#       42 ( 8         pin),     32 ( 9         pin),    245 (10-19      pin),
#       97 (20-29      pin),    143 (30-39      pin),      1 (40-49      pin),
#        4 (60-69      pin),      0 (>=2000     pin).
#Total: 15365 nets, 13280 non-trivial nets, 55 fully global routed, 55 clocks,
#       1 tie-net, 13 nets have nondefault rule, 55 nets have layer range,
#       55 nets have weight, 55 nets have avoid detour, 55 nets have priority.
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  2W_2S            13           0      [ 7,  8]
#
#Nets in 1 layer range:
#   (Metal7, Metal8) :       55 ( 0.4%)
#
#55 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.62 (MB)
#Total memory = 2095.86 (MB)
#Peak memory = 2125.55 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.1 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 2454
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1876 ( 76.4%)
#  Total number of shifted segments     =   32 (  1.3%)
#  Average movement of shifted segments =    4.84 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 4294 um.
#Total half perimeter of net bounding box = 3225 um.
#Total wire length on LAYER Metal1 = 2 um.
#Total wire length on LAYER Metal2 = 492 um.
#Total wire length on LAYER Metal3 = 596 um.
#Total wire length on LAYER Metal4 = 439 um.
#Total wire length on LAYER Metal5 = 155 um.
#Total wire length on LAYER Metal6 = 188 um.
#Total wire length on LAYER Metal7 = 1250 um.
#Total wire length on LAYER Metal8 = 1173 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2985
#Up-Via Summary (total 2985):
#           
#-----------------------
# Metal1            604
# Metal2            637
# Metal3            438
# Metal4            368
# Metal5            351
# Metal6            338
# Metal7            249
#-----------------------
#                  2985 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 92.88 (MB)
#Total memory = 2092.34 (MB)
#Peak memory = 2125.55 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2097.23 (MB), peak = 2142.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 4549 um.
#Total half perimeter of net bounding box = 3225 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 609 um.
#Total wire length on LAYER Metal3 = 705 um.
#Total wire length on LAYER Metal4 = 545 um.
#Total wire length on LAYER Metal5 = 162 um.
#Total wire length on LAYER Metal6 = 147 um.
#Total wire length on LAYER Metal7 = 1214 um.
#Total wire length on LAYER Metal8 = 1167 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2690
#Up-Via Summary (total 2690):
#           
#-----------------------
# Metal1            604
# Metal2            589
# Metal3            427
# Metal4            305
# Metal5            285
# Metal6            277
# Metal7            203
#-----------------------
#                  2690 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 4.89 (MB)
#Total memory = 2097.23 (MB)
#Peak memory = 2142.84 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 4.89 (MB)
#Total memory = 2097.23 (MB)
#Peak memory = 2142.84 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 56.71 (MB)
#Total memory = 2055.05 (MB)
#Peak memory = 2142.84 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 25 04:29:22 2025
#
% End globalDetailRoute (date=02/25 04:29:22, total cpu=0:00:18.0, real=0:00:18.0, peak res=2142.8M, current mem=2055.3M)
        NanoRoute done. (took cpu=0:00:18.2 real=0:00:18.5)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 55 net(s)
Set FIXED placed status on 54 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2200.68 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 3403
[NR-eGR] Read 13279 nets ( ignored 55 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 13224
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13224 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.110003e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        16( 0.08%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        21( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   44127 
[NR-eGR]  Metal2   (2V)         69551   61544 
[NR-eGR]  Metal3   (3H)         78849    8906 
[NR-eGR]  Metal4   (4V)         42979    4038 
[NR-eGR]  Metal5   (5H)         25683     726 
[NR-eGR]  Metal6   (6V)          5460     397 
[NR-eGR]  Metal7   (7H)          2653     234 
[NR-eGR]  Metal8   (8V)          1499      12 
[NR-eGR]  Metal9   (9H)            81       9 
[NR-eGR]  Metal10  (10V)            2       3 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       226757  119996 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 195181um
[NR-eGR] Total length: 226757um, number of vias: 119996
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 0.97 sec, Curr Mem: 2207.04 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.0 real=0:00:01.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        55 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=55, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15310 (unrouted=2086, trialRouted=13224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2085, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.9 real=0:00:20.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=11030 and nets=15365 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2201.039M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
    sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
    misc counts      : r=1, pp=0
    cell areas       : b=121.752um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.752um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.272pF, total=0.342pF
    wire lengths     : top=0.000um, trunk=968.370um, leaf=3580.820um, total=4549.190um
    hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2278.045um, total=3059.545um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=18, worst=[0.009ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.003ns sd=0.003ns sum=0.057ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.080ns count=13 avg=0.073ns sd=0.009ns min=0.058ns max=0.086ns {0 <= 0.048ns, 3 <= 0.064ns, 2 <= 0.072ns, 3 <= 0.076ns, 2 <= 0.080ns} {0 <= 0.084ns, 3 <= 0.088ns, 0 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
    Leaf  : target=0.080ns count=42 avg=0.078ns sd=0.005ns min=0.063ns max=0.089ns {0 <= 0.048ns, 1 <= 0.064ns, 6 <= 0.072ns, 7 <= 0.076ns, 13 <= 0.080ns} {12 <= 0.084ns, 2 <= 0.088ns, 1 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 35 CLKBUFX3: 16 BUFX2: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.340, max=0.392, avg=0.366, sd=0.011], skew [0.053 vs 0.500], 100% {0.340, 0.392} (wid=0.002 ws=0.001) (gid=0.390 gs=0.052)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.340, max=0.392, avg=0.366, sd=0.011], skew [0.053 vs 0.500], 100% {0.340, 0.392} (wid=0.002 ws=0.001) (gid=0.390 gs=0.052)
  CCOpt::Phase::Routing done. (took cpu=0:00:20.3 real=0:00:20.6)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 55, tested: 55, violation detected: 18, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 5
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      -----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              3 [16.7%]            3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
      leaf              15 [83.3%]            2 (13.3%)            0            0                    2 (13.3%)           13 (86.7%)
      -----------------------------------------------------------------------------------------------------------------------------
      Total             18 [100.0%]           5 (27.8%)            0            0                    5 (27.8%)           13 (72.2%)
      -----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 1.710um^2 (1.404%)
      Max. move: 0.400um (CTS_ccl_a_buf_00009 and 12 others), Min. move: 0.000um, Avg. move: 0.022um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
        sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
        misc counts      : r=1, pp=0
        cell areas       : b=123.462um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=123.462um^2
        cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.272pF, total=0.342pF
        wire lengths     : top=0.000um, trunk=968.370um, leaf=3580.820um, total=4549.190um
        hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2278.045um, total=3059.545um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=13, worst=[0.009ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.038ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.080ns count=13 avg=0.070ns sd=0.007ns min=0.058ns max=0.079ns {0 <= 0.048ns, 4 <= 0.064ns, 2 <= 0.072ns, 5 <= 0.076ns, 2 <= 0.080ns}
        Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.063ns max=0.089ns {0 <= 0.048ns, 1 <= 0.064ns, 8 <= 0.072ns, 7 <= 0.076ns, 13 <= 0.080ns} {10 <= 0.084ns, 2 <= 0.088ns, 1 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 39 CLKBUFX3: 13 BUFX2: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380], skew [0.039 vs 0.500]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380], skew [0.039 vs 0.500]
      Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 55, tested: 55, violation detected: 13, violation ignored (due to small violation): 0, cannot run: 0, attempted: 13, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              13 [100.0%]           0           0            0                    0 (0.0%)          13 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             13 [100.0%]           0           0            0                    0 (0.0%)          13 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
        sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
        misc counts      : r=1, pp=0
        cell areas       : b=123.462um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=123.462um^2
        cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.272pF, total=0.342pF
        wire lengths     : top=0.000um, trunk=968.370um, leaf=3580.820um, total=4549.190um
        hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2278.045um, total=3059.545um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=13, worst=[0.009ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.038ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.080ns count=13 avg=0.070ns sd=0.007ns min=0.058ns max=0.079ns {0 <= 0.048ns, 4 <= 0.064ns, 2 <= 0.072ns, 5 <= 0.076ns, 2 <= 0.080ns}
        Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.063ns max=0.089ns {0 <= 0.048ns, 1 <= 0.064ns, 8 <= 0.072ns, 7 <= 0.076ns, 13 <= 0.080ns} {10 <= 0.084ns, 2 <= 0.088ns, 1 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 39 CLKBUFX3: 13 BUFX2: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380], skew [0.039 vs 0.500]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380], skew [0.039 vs 0.500]
      Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 55, nets tested: 55, nets violation detected: 13, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 13, nets unsuccessful: 13, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
      sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
      misc counts      : r=1, pp=0
      cell areas       : b=123.462um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=123.462um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.272pF, total=0.342pF
      wire lengths     : top=0.000um, trunk=968.370um, leaf=3580.820um, total=4549.190um
      hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2278.045um, total=3059.545um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=13, worst=[0.009ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.038ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.080ns count=13 avg=0.070ns sd=0.007ns min=0.058ns max=0.079ns {0 <= 0.048ns, 4 <= 0.064ns, 2 <= 0.072ns, 5 <= 0.076ns, 2 <= 0.080ns}
      Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.063ns max=0.089ns {0 <= 0.048ns, 1 <= 0.064ns, 8 <= 0.072ns, 7 <= 0.076ns, 13 <= 0.080ns} {10 <= 0.084ns, 2 <= 0.088ns, 1 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 39 CLKBUFX3: 13 BUFX2: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380, avg=0.362, sd=0.009], skew [0.039 vs 0.500], 100% {0.341, 0.380} (wid=0.002 ws=0.001) (gid=0.378 gs=0.039)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380, avg=0.362, sd=0.009], skew [0.039 vs 0.500], 100% {0.341, 0.380} (wid=0.002 ws=0.001) (gid=0.378 gs=0.039)
    Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
        sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
        misc counts      : r=1, pp=0
        cell areas       : b=123.462um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=123.462um^2
        cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.272pF, total=0.342pF
        wire lengths     : top=0.000um, trunk=968.370um, leaf=3580.820um, total=4549.190um
        hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2278.045um, total=3059.545um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=13, worst=[0.009ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.038ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.080ns count=13 avg=0.070ns sd=0.007ns min=0.058ns max=0.079ns {0 <= 0.048ns, 4 <= 0.064ns, 2 <= 0.072ns, 5 <= 0.076ns, 2 <= 0.080ns}
        Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.063ns max=0.089ns {0 <= 0.048ns, 1 <= 0.064ns, 8 <= 0.072ns, 7 <= 0.076ns, 13 <= 0.080ns} {10 <= 0.084ns, 2 <= 0.088ns, 1 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 39 CLKBUFX3: 13 BUFX2: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380, avg=0.362, sd=0.009], skew [0.039 vs 0.500], 100% {0.341, 0.380} (wid=0.002 ws=0.001) (gid=0.378 gs=0.039)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380, avg=0.362, sd=0.009], skew [0.039 vs 0.500], 100% {0.341, 0.380} (wid=0.002 ws=0.001) (gid=0.378 gs=0.039)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 54 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:53 mem=2201.4M) ***
Total net bbox length = 1.952e+05 (9.299e+04 1.022e+05) (ext = 1.001e+04)
Move report: Detail placement moves 4 insts, mean move: 0.80 um, max move: 2.40 um 
	Max move on inst (g169255): (194.40, 38.95) --> (196.80, 38.95)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2205.9MB
Summary Report:
Instances move: 4 (out of 11030 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 2.40 um (Instance: g169255) (194.4, 38.95) -> (196.8, 38.95)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Total net bbox length = 1.952e+05 (9.299e+04 1.022e+05) (ext = 1.001e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2205.9MB
*** Finished refinePlace (0:08:53 mem=2205.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 550).
    Restoring pStatusCts on 54 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  PostConditioning done.
Net route status summary:
  Clock:        55 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=55, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15310 (unrouted=2086, trialRouted=13224, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2085, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
    sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
    misc counts      : r=1, pp=0
    cell areas       : b=123.462um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=123.462um^2
    cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.272pF, total=0.342pF
    wire lengths     : top=0.000um, trunk=968.370um, leaf=3580.820um, total=4549.190um
    hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2278.045um, total=3059.545um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=13, worst=[0.009ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.038ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.080ns count=13 avg=0.070ns sd=0.007ns min=0.058ns max=0.079ns {0 <= 0.048ns, 4 <= 0.064ns, 2 <= 0.072ns, 5 <= 0.076ns, 2 <= 0.080ns}
    Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.063ns max=0.089ns {0 <= 0.048ns, 1 <= 0.064ns, 8 <= 0.072ns, 7 <= 0.076ns, 13 <= 0.080ns} {10 <= 0.084ns, 2 <= 0.088ns, 1 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 39 CLKBUFX3: 13 BUFX2: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380, avg=0.362, sd=0.009], skew [0.039 vs 0.500], 100% {0.341, 0.380} (wid=0.002 ws=0.001) (gid=0.378 gs=0.039)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380, avg=0.362, sd=0.009], skew [0.039 vs 0.500], 100% {0.341, 0.380} (wid=0.002 ws=0.001) (gid=0.378 gs=0.039)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.5 real=0:00:01.6)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    54      123.462       0.021
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        54      123.462       0.021
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              496
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                496
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      968.370
  Leaf      3580.820
  Total     4549.190
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        781.500
  Leaf        2278.045
  Total       3059.545
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.021    0.070    0.090
  Leaf     0.105    0.272    0.377
  Total    0.125    0.342    0.467
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.105     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        13       0.003       0.003      0.038    [0.009, 0.007, 0.006, 0.004, 0.003, 0.003, 0.002, 0.001, 0.001, 0.001, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.080      13       0.070       0.007      0.058    0.079    {0 <= 0.048ns, 4 <= 0.064ns, 2 <= 0.072ns, 5 <= 0.076ns, 2 <= 0.080ns}                                       -
  Leaf        0.080      42       0.077       0.005      0.063    0.089    {0 <= 0.048ns, 1 <= 0.064ns, 8 <= 0.072ns, 7 <= 0.076ns, 13 <= 0.080ns}    {10 <= 0.084ns, 2 <= 0.088ns, 1 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     39        93.366
  CLKBUFX3    buffer     13        26.676
  BUFX2       buffer      2         3.420
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.341     0.380     0.039       0.500         0.001           0.001           0.362        0.009     100% {0.341, 0.380}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.341     0.380     0.039       0.500         0.001           0.001           0.362        0.009     100% {0.341, 0.380}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 184 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                          amount     target  achieved  touch  net?   source    
                                                                       net?                    
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_decoded_imm_reg[16]_MB_decoded_imm_reg[17]_MB_decoded_imm_reg[18]_MB_decoded_imm_reg[19]/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_decoded_imm_reg[20]_MB_decoded_imm_reg[21]_MB_decoded_imm_reg[22]_MB_decoded_imm_reg[23]/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_decoded_imm_reg[24]_MB_decoded_imm_reg[25]_MB_decoded_imm_reg[26]_MB_decoded_imm_reg[27]/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_decoded_imm_reg[28]_MB_decoded_imm_reg[29]_MB_decoded_imm_reg[30]_MB_decoded_imm_reg[31]/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_decoded_imm_j_reg[9]_MB_decoded_imm_j_reg[10]_MB_decoded_imm_j_reg[11]_MB_decoded_imm_j_reg[12]/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_decoded_imm_j_reg[13]_MB_decoded_imm_j_reg[14]_MB_decoded_imm_j_reg[15]_MB_decoded_imm_j_reg[16]/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_decoded_imm_j_reg[17]_MB_decoded_imm_j_reg[18]_MB_decoded_imm_j_reg[19]_MB_decoded_imm_j_reg[20]/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_genblk2.pcpi_div_dividend_reg[12]_MB_genblk2.pcpi_div_dividend_reg[13]_MB_genblk2.pcpi_div_dividend_reg[14]_MB_genblk2.pcpi_div_dividend_reg[15]/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CDN_MBIT_genblk2.pcpi_div_outsign_reg_MB_is_lui_auipc_jal_jalr_addi_add_sub_reg/CK
  default_emulate_delay_corner:both.late    0.009    0.080    0.089    N      N      explicit  CTS_ccl_a_buf_00001/Y
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2256.14)
Total number of fetched objects 15171
End delay calculation. (MEM=2291.35 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2291.35 CPU=0:00:01.0 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.392023
	 Executing: set_clock_latency -source -early -max -rise -0.392023 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.392023
	 Executing: set_clock_latency -source -late -max -rise -0.392023 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.414128
	 Executing: set_clock_latency -source -early -max -fall -0.414128 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.414128
	 Executing: set_clock_latency -source -late -max -fall -0.414128 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.1 real=0:00:02.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=54, i=0, icg=0, dcg=0, l=0, total=54
  sink counts      : regular=496, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=496
  misc counts      : r=1, pp=0
  cell areas       : b=123.462um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=123.462um^2
  cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.021pF
  sink capacitance : total=0.105pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.272pF, total=0.342pF
  wire lengths     : top=0.000um, trunk=968.370um, leaf=3580.820um, total=4549.190um
  hp wire lengths  : top=0.000um, trunk=781.500um, leaf=2278.045um, total=3059.545um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=13, worst=[0.009ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.038ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.080ns count=13 avg=0.070ns sd=0.007ns min=0.058ns max=0.079ns {0 <= 0.048ns, 4 <= 0.064ns, 2 <= 0.072ns, 5 <= 0.076ns, 2 <= 0.080ns}
  Leaf  : target=0.080ns count=42 avg=0.077ns sd=0.005ns min=0.063ns max=0.089ns {0 <= 0.048ns, 1 <= 0.064ns, 8 <= 0.072ns, 7 <= 0.076ns, 13 <= 0.080ns} {10 <= 0.084ns, 2 <= 0.088ns, 1 <= 0.096ns, 0 <= 0.120ns, 0 > 0.120ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 39 CLKBUFX3: 13 BUFX2: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380, avg=0.362, sd=0.009], skew [0.039 vs 0.500], 100% {0.341, 0.380} (wid=0.002 ws=0.001) (gid=0.378 gs=0.039)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.380, avg=0.362, sd=0.009], skew [0.039 vs 0.500], 100% {0.341, 0.380} (wid=0.002 ws=0.001) (gid=0.378 gs=0.039)
Logging CTS constraint violations...
  Clock tree clk has 13 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 15 slew violations below cell CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX4) at (133.000,119.320), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00001/Y with a slew time target of 0.080ns. Achieved a slew time of 0.089ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 16 slew violations below cell CTS_ccl_a_buf_00042 (a lib_cell CLKBUFX4) at (30.600,74.860), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00042/Y with a slew time target of 0.080ns. Achieved a slew time of 0.087ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 13 slew violations below cell CTS_ccl_a_buf_00007 (a lib_cell CLKBUFX4) at (86.200,37.240), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00007/Y with a slew time target of 0.080ns. Achieved a slew time of 0.086ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 14 slew violations below cell CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX4) at (149.400,56.050), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00004/Y with a slew time target of 0.080ns. Achieved a slew time of 0.084ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 16 slew violations below cell CTS_ccl_a_buf_00041 (a lib_cell CLKBUFX4) at (32.800,129.580), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00041/Y with a slew time target of 0.080ns. Achieved a slew time of 0.083ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 15 slew violations below cell CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX4) at (38.600,129.580), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00037/Y with a slew time target of 0.080ns. Achieved a slew time of 0.082ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell CTS_ccl_a_buf_00006 (a lib_cell CLKBUFX4) at (138.800,78.280), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00006/Y with a slew time target of 0.080ns. Achieved a slew time of 0.082ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 15 slew violations below cell CTS_ccl_a_buf_00029 (a lib_cell CLKBUFX4) at (79.400,74.860), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00029/Y with a slew time target of 0.080ns. Achieved a slew time of 0.081ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 15 slew violations below cell CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX4) at (171.000,127.870), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00008/Y with a slew time target of 0.080ns. Achieved a slew time of 0.081ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 13 slew violations below cell CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX4) at (73.200,109.060), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00031/Y with a slew time target of 0.080ns. Achieved a slew time of 0.081ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 13 slew violations below cell CTS_ccl_a_buf_00036 (a lib_cell CLKBUFX4) at (61.600,42.370), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00036/Y with a slew time target of 0.080ns. Achieved a slew time of 0.081ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell CTS_ccl_a_buf_00012 (a lib_cell CLKBUFX4) at (131.000,119.320), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00012/Y with a slew time target of 0.080ns. Achieved a slew time of 0.081ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 15 slew violations below cell CTS_ccl_a_buf_00027 (a lib_cell CLKBUFX4) at (69.800,115.900), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00027/Y with a slew time target of 0.080ns. Achieved a slew time of 0.080ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:02.2)
Runtime done. (took cpu=0:00:39.5 real=0:00:40.2)
Runtime Summary
===============
Clock Runtime:  (28%) Core CTS          11.21 (Init 1.97, Construction 2.91, Implementation 3.40, eGRPC 0.93, PostConditioning 1.07, Other 0.93)
Clock Runtime:  (57%) CTS services      22.52 (RefinePlace 2.22, EarlyGlobalClock 1.00, NanoRoute 18.48, ExtractRC 0.82, TimingAnalysis 0.00)
Clock Runtime:  (13%) Other CTS          5.26 (Init 1.23, CongRepair/EGR-DP 1.89, TimingUpdate 2.14, Other 0.00)
Clock Runtime: (100%) Total             38.99

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:38.2/0:00:38.8 (1.0), totSession cpu/real = 0:08:55.5/0:25:24.1 (0.4), mem = 2272.3M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2066.5M, totSessionCpu=0:08:56 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:55.5/0:25:24.1 (0.4), mem = 2185.3M
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2074.5M, totSessionCpu=0:08:57 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2203.3M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2201.32)
Total number of fetched objects 15171
End delay calculation. (MEM=2244.53 CPU=0:00:02.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2244.53 CPU=0:00:03.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:09:02 mem=2244.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.074  | -0.069  | -0.074  |
|           TNS (ns):| -0.583  | -0.266  | -0.345  |
|    Violating Paths:|   12    |    6    |    8    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    241 (248)     |   -0.336   |    241 (248)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.461%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2089.7M, totSessionCpu=0:09:03 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:09:02.5/0:25:31.1 (0.4), mem = 2216.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0

Power view               = default_emulate_view
Number of VT partitions  = 1
Standard cells in design = 505
Instances in design      = 11030

Instance distribution across the VT partitions:

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:03.7/0:25:32.2 (0.4), mem = 2220.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:09:04.5/0:25:33.0 (0.4), mem = 2438.1M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2438.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2438.1M) ***
*** Starting optimizing excluded clock nets MEM= 2438.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2438.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:04.5/0:25:33.0 (0.4), mem = 2438.1M
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.00082475, 0.00082475
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
(I,S,L,T): default_emulate_view: NA, NA, 0.00082475, 0.00082475
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:09:05.8/0:25:34.4 (0.4), mem = 2345.1M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Using only new drv cell pruning
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:06.0/0:25:34.6 (0.4), mem = 2345.1M
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.00082475, 0.00082475
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   292|   414|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.07|    -0.58|       0|       0|       0| 80.46%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.07|    -0.52|      41|       6|      34| 80.76%| 0:00:03.0|  2431.1M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.07|    -0.52|       0|       0|       0| 80.76%| 0:00:02.0|  2431.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:06.0 mem=2431.1M) ***

*** Starting refinePlace (0:09:14 mem=2428.1M) ***
Total net bbox length = 1.953e+05 (9.305e+04 1.022e+05) (ext = 9.943e+03)
Move report: Detail placement moves 427 insts, mean move: 1.20 um, max move: 11.20 um 
	Max move on inst (FE_OFC1904_genblk1_pcpi_mul_mul_2366_47_n_1094): (174.80, 187.72) --> (163.60, 187.72)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2432.6MB
Summary Report:
Instances move: 427 (out of 11023 movable)
Instances flipped: 0
Mean displacement: 1.20 um
Max displacement: 11.20 um (Instance: FE_OFC1904_genblk1_pcpi_mul_mul_2366_47_n_1094) (174.8, 187.72) -> (163.6, 187.72)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.957e+05 (9.333e+04 1.024e+05) (ext = 1.005e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2432.6MB
*** Finished refinePlace (0:09:15 mem=2432.6M) ***
*** maximum move = 11.20 um ***
*** Finished re-routing un-routed nets (2429.6M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=2429.6M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000831303, 0.000831303
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:09.8/0:00:10.0 (1.0), totSession cpu/real = 0:09:15.9/0:25:44.6 (0.4), mem = 2350.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 2200.6M, totSessionCpu=0:09:16 **
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:16.0/0:25:44.7 (0.4), mem = 2350.5M
(I,S,L,T): default_emulate_view: NA, NA, 0.000831303, 0.000831303
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*info: 55 clock nets excluded
*info: 87 no-driver nets excluded.
*info: 55 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.074  TNS Slack -0.517 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.074|  -0.517|   80.76%|   0:00:00.0| 2407.8M|default_emulate_view|  default| CDN_MBIT_reg_op1_reg[24]_MB_reg_op1_reg[25]_MB_reg |
|        |        |         |            |        |                    |         | _op1_reg[26]_MB_reg_op1_reg[27]/D4                 |
|  -0.032|  -0.104|   80.77%|   0:00:01.0| 2434.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.032|  -0.104|   80.77%|   0:00:00.0| 2434.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.032|  -0.104|   80.77%|   0:00:00.0| 2434.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.020|  -0.020|   80.77%|   0:00:00.0| 2434.4M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[40]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[41]_MB_genblk1.pcpi_mul_rd_reg[42]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[43]/D4                   |
|   0.000|   0.000|   80.78%|   0:00:01.0| 2434.4M|                  NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=2434.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=2434.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): default_emulate_view: NA, NA, 0.00083157, 0.00083157
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:09:21.3/0:25:50.1 (0.4), mem = 2352.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
skipped the cell partition in DRV
Using only new drv cell pruning
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:21.8/0:25:50.7 (0.4), mem = 2348.3M
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.00083157, 0.00083157
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 80.78%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 80.78%| 0:00:02.0|  2436.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2436.2M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.00083157, 0.00083157
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:09:27.2/0:25:56.1 (0.4), mem = 2357.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     fixDRV (cpu=9.45min real=25.98min mem=2357.1M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.058  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.336   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.778%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 2205.8M, totSessionCpu=0:09:28 **
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:28.4/0:25:57.3 (0.4), mem = 2407.5M
(I,S,L,T): default_emulate_view: NA, NA, 0.00083157, 0.00083157
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.78
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.78%|        -|   0.000|   0.000|   0:00:00.0| 2413.6M|
|   80.52%|      176|  -0.000|  -0.000|   0:00:16.0| 2498.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 80.52
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:18.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000826983, 0.000826983
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:17.7/0:00:17.9 (1.0), totSession cpu/real = 0:09:46.1/0:26:15.2 (0.4), mem = 2498.0M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2361.91M, totSessionCpu=0:09:46).
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:46.4/0:26:15.6 (0.4), mem = 2419.1M
(I,S,L,T): default_emulate_view: NA, NA, 0.000826983, 0.000826983
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -0.000  TNS Slack -0.000 Density 80.52
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.52%|        -|  -0.000|  -0.000|   0:00:00.0| 2419.1M|
|   80.52%|        0|  -0.000|  -0.000|   0:00:01.0| 2419.1M|
|   80.52%|        0|  -0.000|  -0.000|   0:00:00.0| 2419.1M|
|   80.48%|        9|  -0.000|  -0.000|   0:00:01.0| 2439.2M|
|   80.35%|       29|  -0.000|  -0.000|   0:00:02.0| 2439.2M|
|   80.35%|        0|  -0.000|  -0.000|   0:00:00.0| 2439.2M|
|   80.35%|        0|  -0.000|  -0.000|   0:00:00.0| 2439.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 80.35
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 115 skipped = 0, called in commitmove = 29, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:05.0) **
*** Starting refinePlace (0:09:51 mem=2439.2M) ***
Total net bbox length = 1.949e+05 (9.304e+04 1.019e+05) (ext = 1.005e+04)
Move report: Detail placement moves 249 insts, mean move: 2.21 um, max move: 18.06 um 
	Max move on inst (FE_OFC1935_genblk1_pcpi_mul_mul_2366_47_n_1400): (185.60, 197.98) --> (177.80, 208.24)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2442.3MB
Summary Report:
Instances move: 249 (out of 10939 movable)
Instances flipped: 0
Mean displacement: 2.21 um
Max displacement: 18.06 um (Instance: FE_OFC1935_genblk1_pcpi_mul_mul_2366_47_n_1400) (185.6, 197.98) -> (177.8, 208.24)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.954e+05 (9.326e+04 1.021e+05) (ext = 1.005e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2442.3MB
*** Finished refinePlace (0:09:52 mem=2442.3M) ***
*** maximum move = 18.06 um ***
*** Finished re-routing un-routed nets (2439.3M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2439.3M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000821873, 0.000821873
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:05.9/0:00:06.0 (1.0), totSession cpu/real = 0:09:52.3/0:26:21.5 (0.4), mem = 2439.3M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2363.20M, totSessionCpu=0:09:52).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:09:52 mem=2363.2M) ***
*** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
Timing cost in AAE based: 30300.5794552600418683
Move report: Detail placement moves 3949 insts, mean move: 3.96 um, max move: 33.98 um 
	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g14782): (173.40, 179.17) --> (176.60, 148.39)
	Runtime: CPU: 0:00:12.4 REAL: 0:00:13.0 MEM: 2399.1MB
Summary Report:
Instances move: 3949 (out of 10939 movable)
Instances flipped: 0
Mean displacement: 3.96 um
Max displacement: 33.98 um (Instance: genblk1.pcpi_mul_mul_2366_47_g14782) (173.4, 179.17) -> (176.6, 148.39)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX4
Runtime: CPU: 0:00:12.5 REAL: 0:00:13.0 MEM: 2399.1MB
*** Finished refinePlace (0:10:05 mem=2399.1M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2356.57)
Total number of fetched objects 15134
End delay calculation. (MEM=2384.52 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2384.52 CPU=0:00:03.2 REAL=0:00:04.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 3439
[NR-eGR] Read 13242 nets ( ignored 55 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13187
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13187 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.079548e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        17( 0.09%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        21( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   44053 
[NR-eGR]  Metal2   (2V)         69314   61136 
[NR-eGR]  Metal3   (3H)         78301    8695 
[NR-eGR]  Metal4   (4V)         42089    3958 
[NR-eGR]  Metal5   (5H)         24786     705 
[NR-eGR]  Metal6   (6V)          5190     378 
[NR-eGR]  Metal7   (7H)          2408     236 
[NR-eGR]  Metal8   (8V)          1510      14 
[NR-eGR]  Metal9   (9H)            55       7 
[NR-eGR]  Metal10  (10V)            2       3 
[NR-eGR]  Metal11  (11H)            1       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       223656  119185 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 191274um
[NR-eGR] Total length: 223656um, number of vias: 119185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.09 sec, Real: 1.11 sec, Curr Mem: 2336.36 MB )
Extraction called for design 'picorv32' of instances=10993 and nets=15328 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2330.359M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:12.0/0:26:41.4 (0.4), mem = 2349.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:10:12.1/0:26:41.5 (0.4), mem = 2349.4M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Adjusting target slack by 0.0 ns for power optimization
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2347.44)
Total number of fetched objects 15134
End delay calculation. (MEM=2389.11 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2389.11 CPU=0:00:03.5 REAL=0:00:03.0)
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 2214.7M, totSessionCpu=0:10:17 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.206  | -0.185  | -0.206  |
|           TNS (ns):| -0.429  | -0.387  | -0.354  |
|    Violating Paths:|    6    |    6    |    2    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    250 (268)     |   -0.334   |    250 (268)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.346%
------------------------------------------------------------------
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2215.96MB/3616.73MB/2273.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2215.96MB/3616.73MB/2273.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2215.96MB/3616.73MB/2273.02MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT)
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 10%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 20%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 30%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 40%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 50%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 60%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 70%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 80%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 90%

Finished Levelizing
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT)

Starting Activity Propagation
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT)
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 10%
2025-Feb-25 04:30:51 (2025-Feb-25 02:30:51 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:30:52 (2025-Feb-25 02:30:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2216.21MB/3616.73MB/2273.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:30:52 (2025-Feb-25 02:30:52 GMT)
 ... Calculating leakage power
2025-Feb-25 04:30:52 (2025-Feb-25 02:30:52 GMT): 10%
2025-Feb-25 04:30:52 (2025-Feb-25 02:30:52 GMT): 20%
2025-Feb-25 04:30:52 (2025-Feb-25 02:30:52 GMT): 30%
2025-Feb-25 04:30:52 (2025-Feb-25 02:30:52 GMT): 40%

Finished Calculating power
2025-Feb-25 04:30:52 (2025-Feb-25 02:30:52 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2216.21MB/3616.73MB/2273.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2216.21MB/3616.73MB/2273.02MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2216.21MB/3616.73MB/2273.02MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2216.21MB/3616.73MB/2273.02MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:30:52 (2025-Feb-25 02:30:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00084759
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002254       26.59
Macro                                  0           0
IO                                     0           0
Combinational                  0.0006165       72.73
Clock (Combinational)          5.738e-06      0.6769
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0008476         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0008476         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            5.738e-06      0.6769
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*              Highest Leakage Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*                Total Cap:      1.23242e-10 F
*                Total instances in design: 10993
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2219.09MB/3616.73MB/2273.02MB)

OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.206|-0.354|
|reg2reg   |-0.185|-0.387|
|HEPG      |-0.185|-0.387|
|All Paths |-0.206|-0.429|
+----------+------+------+

Begin: Core Leakage Power Optimization
*** PowerOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:20.6/0:26:50.1 (0.4), mem = 2436.6M
(I,S,L,T): default_emulate_view: NA, NA, 0.000821873, 0.000821873
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -0.206  TNS Slack -0.429 Density 80.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.35%|        -|  -0.206|  -0.429|   0:00:00.0| 2436.6M|
|   80.35%|        0|  -0.206|  -0.429|   0:00:02.0| 2436.6M|
|   80.35%|        0|  -0.206|  -0.429|   0:00:02.0| 2436.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.206  TNS Slack -0.429 Density 80.35
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Leakage Power Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000821873, 0.000821873
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** PowerOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:10:25.9/0:26:55.4 (0.4), mem = 2436.6M
*** Starting refinePlace (0:10:26 mem=2426.6M) ***
Total net bbox length = 1.913e+05 (9.076e+04 1.005e+05) (ext = 1.000e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2426.6MB
Summary Report:
Instances move: 0 (out of 10939 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.913e+05 (9.076e+04 1.005e+05) (ext = 1.000e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2426.6MB
*** Finished refinePlace (0:10:26 mem=2426.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2426.6M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2426.6M) ***
OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.206|-0.354|
|reg2reg   |-0.185|-0.387|
|HEPG      |-0.185|-0.387|
|All Paths |-0.206|-0.429|
+----------+------+------+

End: Leakage Power Optimization (cpu=0:00:06, real=0:00:06, mem=2369.54M, totSessionCpu=0:10:27).
**optDesign ... cpu = 0:01:32, real = 0:01:32, mem = 2215.5M, totSessionCpu=0:10:27 **
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:27.0/0:26:56.6 (0.4), mem = 2369.5M
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000821873, 0.000821873
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   318|   615|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.21|    -0.43|       0|       0|       0| 80.35%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.06|      57|       3|      56| 80.65%| 0:00:04.0|  2476.0M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.06|       0|       0|       0| 80.65%| 0:00:04.0|  2463.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:08.0 real=0:00:08.0 mem=2463.5M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000827173, 0.000827173
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:09.6/0:00:09.7 (1.0), totSession cpu/real = 0:10:36.6/0:27:06.3 (0.4), mem = 2381.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:37 mem=2381.4M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 6.125%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2381.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 384 insts, mean move: 1.45 um, max move: 18.08 um 
	Max move on inst (FE_OFC2168_genblk1_pcpi_mul_mul_2366_47_n_1094): (182.20, 194.56) --> (177.80, 208.24)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2384.5MB
Summary Report:
Instances move: 384 (out of 10999 movable)
Instances flipped: 0
Mean displacement: 1.45 um
Max displacement: 18.08 um (Instance: FE_OFC2168_genblk1_pcpi_mul_mul_2366_47_n_1094) (182.2, 194.56) -> (177.8, 208.24)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2384.5MB
*** Finished refinePlace (0:10:38 mem=2384.5M) ***
GigaOpt: WNS changes after postEco optimization: -0.076 -> -0.021 (bump = -0.055)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.328 -> -0.063
GigaOpt: Skipping post-eco TNS optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 15194 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=11053 and nets=15388 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2368.098M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2362.11)
Total number of fetched objects 15194
End delay calculation. (MEM=2390.06 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2390.06 CPU=0:00:03.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:10:43 mem=2390.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 3439
[NR-eGR] Read 13302 nets ( ignored 55 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13247
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13247 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.085071e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.50 sec, Curr Mem: 2398.06 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 2215.8M, totSessionCpu=0:10:44 **
Using report_power -leakage to report leakage power.
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2214.29MB/3567.27MB/2273.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2214.29MB/3567.27MB/2273.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2214.29MB/3567.27MB/2273.02MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT)
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 10%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 20%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 30%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 40%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 50%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 60%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 70%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 80%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 90%

Finished Levelizing
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT)

Starting Activity Propagation
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT)
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 10%
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2214.66MB/3567.27MB/2273.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:31:19 (2025-Feb-25 02:31:19 GMT)
 ... Calculating leakage power
2025-Feb-25 04:31:20 (2025-Feb-25 02:31:20 GMT): 10%
2025-Feb-25 04:31:20 (2025-Feb-25 02:31:20 GMT): 20%
2025-Feb-25 04:31:20 (2025-Feb-25 02:31:20 GMT): 30%
2025-Feb-25 04:31:20 (2025-Feb-25 02:31:20 GMT): 40%

Finished Calculating power
2025-Feb-25 04:31:20 (2025-Feb-25 02:31:20 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2214.66MB/3567.27MB/2273.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2214.66MB/3567.27MB/2273.02MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2214.66MB/3567.27MB/2273.02MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2214.66MB/3567.27MB/2273.02MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:31:20 (2025-Feb-25 02:31:20 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00085305
-----------------------------------------------------------------------------------------
Sequential                     0.0002254       26.42
Macro                                  0           0
IO                                     0           0
Combinational                  0.0006219       72.91
Clock (Combinational)          5.738e-06      0.6726
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                           0.000853         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.000853         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            5.738e-06      0.6726
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2218.16MB/3567.27MB/2273.02MB)


Output file is ./timingReports/picorv32_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.021  | -0.021  | -0.020  |
|           TNS (ns):| -0.063  | -0.043  | -0.020  |
|    Violating Paths:|    4    |    3    |    1    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.651%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:01:57, mem = 2216.4M, totSessionCpu=0:10:48 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPCCOPT-1007       13  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 17 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:02:32.5/0:02:38.1 (1.0), totSession cpu/real = 0:10:48.4/0:27:22.0 (0.4), mem = 2365.5M
#% End ccopt_design (date=02/25 04:31:25, total cpu=0:02:33, real=0:02:39, peak res=2275.0M, current mem=2099.3M)
<CMD> report_area > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_14/innovus_area_10.txt
** NOTE: Created directory path '/home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_14' for file '/home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_14/innovus_area_10.txt'.
<CMD> report_timing > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_14/innovus_timing_10.txt
<CMD> report_power > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_14/innovus_power_10.txt
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2101.69MB/3484.69MB/2273.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2101.69MB/3484.69MB/2273.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2101.69MB/3484.69MB/2273.02MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-25 04:32:24 (2025-Feb-25 02:32:24 GMT)
2025-Feb-25 04:32:24 (2025-Feb-25 02:32:24 GMT): 10%
2025-Feb-25 04:32:24 (2025-Feb-25 02:32:24 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2101.81MB/3484.69MB/2273.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT)
 ... Calculating switching power
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT): 10%
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT): 20%
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT): 30%
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT): 40%
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT): 60%
2025-Feb-25 04:32:25 (2025-Feb-25 02:32:25 GMT): 70%
2025-Feb-25 04:32:26 (2025-Feb-25 02:32:26 GMT): 80%
2025-Feb-25 04:32:26 (2025-Feb-25 02:32:26 GMT): 90%

Finished Calculating power
2025-Feb-25 04:32:26 (2025-Feb-25 02:32:26 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2101.81MB/3484.69MB/2273.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2101.81MB/3484.69MB/2273.02MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2101.81MB/3484.69MB/2273.02MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2101.81MB/3484.69MB/2273.02MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:32:26 (2025-Feb-25 02:32:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        1.24776126 	   34.3166%
Total Switching Power:       2.38741830 	   65.6600%
Total Leakage Power:         0.00085305 	    0.0235%
Total Power:                 3.63603261
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.6596     0.08928   0.0002254      0.7491        20.6
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.5506       2.224   0.0006219       2.775       76.33
Clock (Combinational)            0.03761     0.07407   5.738e-06      0.1117       3.072
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              1.248       2.387    0.000853       3.636         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.248       2.387    0.000853       3.636         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.03761     0.07407   5.738e-06      0.1117       3.072
-----------------------------------------------------------------------------------------
Total                            0.03761     0.07407   5.738e-06      0.1117       3.072
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:   FE_OFC842_mem_la_addr_2 (CLKINVX20):          0.01478
*              Highest Leakage Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*                Total Cap:      1.2327e-10 F
*                Total instances in design: 11053
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2104.94MB/3484.69MB/2273.02MB)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2101.1M, totSessionCpu=0:11:08 **
*** optDesign #1 [begin] : totSession cpu/real = 0:11:08.0/0:29:15.6 (0.4), mem = 2267.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:11:08.0/0:29:15.6 (0.4), mem = 2267.5M
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             low
setOptMode -preserveAllSequential                   false
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2154.6M, totSessionCpu=0:11:10 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2322.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.021  | -0.021  | -0.020  |
|           TNS (ns):| -0.063  | -0.043  | -0.020  |
|    Violating Paths:|    4    |    3    |    1    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.651%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2146.6M, totSessionCpu=0:11:11 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:11:11.1/0:29:18.7 (0.4), mem = 2320.3M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0

Power view               = default_emulate_view
Number of VT partitions  = 1
Standard cells in design = 505
Instances in design      = 11053

Instance distribution across the VT partitions:

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:11:11.9/0:29:19.6 (0.4), mem = 2324.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:11:13.3/0:29:20.9 (0.4), mem = 2514.7M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2514.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2514.7M) ***
*** Starting optimizing excluded clock nets MEM= 2514.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2514.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:11:13.3/0:29:21.0 (0.4), mem = 2514.7M
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000827173, 0.000827173
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
(I,S,L,T): default_emulate_view: NA, NA, 0.000827173, 0.000827173
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:11:15.0/0:29:22.7 (0.4), mem = 2420.7M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Using only new drv cell pruning
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:11:15.3/0:29:23.0 (0.4), mem = 2420.7M
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000827173, 0.000827173
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.06|       0|       0|       0| 80.65%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.06|       0|       0|       0| 80.65%| 0:00:03.0|  2501.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2501.6M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000827173, 0.000827173
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.9/0:00:05.0 (1.0), totSession cpu/real = 0:11:20.2/0:29:28.0 (0.4), mem = 2422.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2260.1M, totSessionCpu=0:11:20 **
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:11:20.3/0:29:28.1 (0.4), mem = 2422.5M
(I,S,L,T): default_emulate_view: NA, NA, 0.000827173, 0.000827173
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*info: 55 clock nets excluded
*info: 87 no-driver nets excluded.
*info: 55 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.021  TNS Slack -0.063 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.021|  -0.063|   80.65%|   0:00:00.0| 2482.7M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.015|  -0.024|   80.65%|   0:00:01.0| 2517.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.015|  -0.024|   80.65%|   0:00:00.0| 2517.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|  -0.015|  -0.024|   80.65%|   0:00:00.0| 2517.9M|default_emulate_view|  reg2reg| CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc |
|        |        |         |            |        |                    |         | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |
|        |        |         |            |        |                    |         | B_genblk1.pcpi_mul_rd_reg[63]/D1                   |
|   0.000|   0.000|   80.65%|   0:00:00.0| 2517.9M|                  NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2517.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2517.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): default_emulate_view: NA, NA, 0.000827263, 0.000827263
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:11:24.4/0:29:32.2 (0.4), mem = 2435.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
skipped the cell partition in DRV
Using only new drv cell pruning
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:11:24.9/0:29:32.6 (0.4), mem = 2431.8M
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000827263, 0.000827263
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 80.65%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 80.65%| 0:00:02.0|  2521.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2521.2M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000827263, 0.000827263
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:05.5/0:00:05.6 (1.0), totSession cpu/real = 0:11:30.4/0:29:38.2 (0.4), mem = 2441.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     fixDRV (cpu=11.51min real=29.68min mem=2441.1M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |  0.013  |  0.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.651%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 2271.9M, totSessionCpu=0:11:31 **
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:11:31.6/0:29:39.4 (0.4), mem = 2492.5M
(I,S,L,T): default_emulate_view: NA, NA, 0.000827263, 0.000827263
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.65
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.65%|        -|   0.000|   0.000|   0:00:00.0| 2498.5M|
|   80.43%|      116|   0.000|   0.000|   0:00:14.0| 2550.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.43
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:16.1) (real = 0:00:16.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000823685, 0.000823685
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:16.2/0:00:16.4 (1.0), totSession cpu/real = 0:11:47.8/0:29:55.8 (0.4), mem = 2550.4M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2449.28M, totSessionCpu=0:11:48).
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:11:48.1/0:29:56.2 (0.4), mem = 2506.5M
(I,S,L,T): default_emulate_view: NA, NA, 0.000823685, 0.000823685
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.003  TNS Slack 0.000 Density 80.43
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.43%|        -|   0.003|   0.000|   0:00:00.0| 2506.5M|
|   80.43%|        0|   0.002|   0.000|   0:00:02.0| 2506.5M|
|   80.43%|        0|   0.002|   0.000|   0:00:00.0| 2506.5M|
|   80.43%|        1|   0.002|   0.000|   0:00:01.0| 2525.6M|
|   80.36%|       24|   0.002|   0.000|   0:00:01.0| 2525.6M|
|   80.36%|        0|   0.002|   0.000|   0:00:00.0| 2525.6M|
|   80.36%|        0|   0.002|   0.000|   0:00:00.0| 2525.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.003  TNS Slack 0.000 Density 80.36
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 46 skipped = 0, called in commitmove = 24, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.8) (real = 0:00:04.0) **
*** Starting refinePlace (0:11:53 mem=2525.6M) ***
Total net bbox length = 1.918e+05 (9.111e+04 1.007e+05) (ext = 1.001e+04)
Move report: Detail placement moves 150 insts, mean move: 2.01 um, max move: 21.64 um 
	Max move on inst (FE_OFC2275_genblk1_pcpi_mul_mul_2366_47_n_185): (178.40, 194.56) --> (163.60, 187.72)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2528.6MB
Summary Report:
Instances move: 150 (out of 10936 movable)
Instances flipped: 0
Mean displacement: 2.01 um
Max displacement: 21.64 um (Instance: FE_OFC2275_genblk1_pcpi_mul_mul_2366_47_n_185) (178.4, 194.56) -> (163.6, 187.72)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.920e+05 (9.121e+04 1.008e+05) (ext = 1.001e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2528.6MB
*** Finished refinePlace (0:11:54 mem=2528.6M) ***
*** maximum move = 21.64 um ***
*** Finished re-routing un-routed nets (2525.6M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=2525.6M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000821963, 0.000821963
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:06.0/0:00:06.1 (1.0), totSession cpu/real = 0:11:54.2/0:30:02.3 (0.4), mem = 2525.6M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2449.57M, totSessionCpu=0:11:54).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:11:54 mem=2449.6M) ***
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
Timing cost in AAE based: 16818.2004305677837692
Move report: Detail placement moves 2053 insts, mean move: 3.60 um, max move: 34.09 um 
	Max move on inst (FE_OFC303_pcpi_rs1_21): (196.00, 107.35) --> (197.60, 74.86)
	Runtime: CPU: 0:00:13.4 REAL: 0:00:14.0 MEM: 2481.6MB
Summary Report:
Instances move: 2053 (out of 10936 movable)
Instances flipped: 0
Mean displacement: 3.60 um
Max displacement: 34.09 um (Instance: FE_OFC303_pcpi_rs1_21) (196, 107.35) -> (197.6, 74.86)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Runtime: CPU: 0:00:13.5 REAL: 0:00:14.0 MEM: 2481.6MB
*** Finished refinePlace (0:12:08 mem=2481.6M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2438.04)
Total number of fetched objects 15131
End delay calculation. (MEM=2457.98 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2457.98 CPU=0:00:03.4 REAL=0:00:04.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 3439
[NR-eGR] Read 13239 nets ( ignored 55 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13184
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13184 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.079719e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        17( 0.09%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        17( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   44047 
[NR-eGR]  Metal2   (2V)         69639   61400 
[NR-eGR]  Metal3   (3H)         78201    8658 
[NR-eGR]  Metal4   (4V)         41883    3941 
[NR-eGR]  Metal5   (5H)         24816     683 
[NR-eGR]  Metal6   (6V)          5007     394 
[NR-eGR]  Metal7   (7H)          2674     234 
[NR-eGR]  Metal8   (8V)          1413      16 
[NR-eGR]  Metal9   (9H)            64       9 
[NR-eGR]  Metal10  (10V)            3       3 
[NR-eGR]  Metal11  (11H)            1       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       223699  119385 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 191135um
[NR-eGR] Total length: 223699um, number of vias: 119385
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.06 sec, Real: 1.56 sec, Curr Mem: 2417.12 MB )
Extraction called for design 'picorv32' of instances=10990 and nets=15325 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2408.125M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:12:14.9/0:30:23.7 (0.4), mem = 2427.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:12:15.0/0:30:23.8 (0.4), mem = 2427.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Adjusting target slack by 0.0 ns for power optimization
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2425.2)
Total number of fetched objects 15131
End delay calculation. (MEM=2466.88 CPU=0:00:02.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2466.88 CPU=0:00:03.3 REAL=0:00:03.0)
**optDesign ... cpu = 0:01:12, real = 0:01:13, mem = 2278.3M, totSessionCpu=0:12:20 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.141  | -0.141  | -0.112  |
|           TNS (ns):| -0.371  | -0.371  | -0.191  |
|    Violating Paths:|    7    |    7    |    4    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    246 (258)     |   -0.335   |    246 (258)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.363%
------------------------------------------------------------------
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2279.51MB/3693.02MB/2321.49MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2279.51MB/3693.02MB/2321.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2279.51MB/3693.02MB/2321.49MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT)
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 10%
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 20%
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 30%
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 40%
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 50%
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 60%
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 70%
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 80%
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 90%

Finished Levelizing
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT)

Starting Activity Propagation
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT)
2025-Feb-25 04:34:33 (2025-Feb-25 02:34:33 GMT): 10%
2025-Feb-25 04:34:34 (2025-Feb-25 02:34:34 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:34:34 (2025-Feb-25 02:34:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2279.89MB/3693.02MB/2321.49MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:34:34 (2025-Feb-25 02:34:34 GMT)
 ... Calculating leakage power
2025-Feb-25 04:34:34 (2025-Feb-25 02:34:34 GMT): 10%
2025-Feb-25 04:34:34 (2025-Feb-25 02:34:34 GMT): 20%
2025-Feb-25 04:34:34 (2025-Feb-25 02:34:34 GMT): 30%
2025-Feb-25 04:34:35 (2025-Feb-25 02:34:35 GMT): 40%

Finished Calculating power
2025-Feb-25 04:34:35 (2025-Feb-25 02:34:35 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2279.89MB/3693.02MB/2321.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2279.89MB/3693.02MB/2321.49MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2279.89MB/3693.02MB/2321.49MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2279.89MB/3693.02MB/2321.49MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:34:35 (2025-Feb-25 02:34:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00084778
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002252       26.56
Macro                                  0           0
IO                                     0           0
Combinational                  0.0006169       72.76
Clock (Combinational)          5.738e-06      0.6768
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0008478         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0008478         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            5.738e-06      0.6768
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*              Highest Leakage Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*                Total Cap:      1.23231e-10 F
*                Total instances in design: 10990
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2282.64MB/3693.02MB/2321.49MB)

OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.112|-0.191|
|reg2reg   |-0.141|-0.371|
|HEPG      |-0.141|-0.371|
|All Paths |-0.141|-0.371|
+----------+------+------+

Begin: Core Leakage Power Optimization
*** PowerOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:12:23.4/0:30:32.2 (0.4), mem = 2512.4M
(I,S,L,T): default_emulate_view: NA, NA, 0.000821963, 0.000821963
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -0.141  TNS Slack -0.371 Density 80.36
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.36%|        -|  -0.141|  -0.371|   0:00:00.0| 2512.4M|
|   80.36%|        0|  -0.141|  -0.371|   0:00:03.0| 2512.4M|
|   80.36%|        0|  -0.141|  -0.371|   0:00:02.0| 2512.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.141  TNS Slack -0.371 Density 80.36
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Leakage Power Optimization (cpu = 0:00:05.8) (real = 0:00:09.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000821963, 0.000821963
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** PowerOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.0/0:00:09.1 (0.7), totSession cpu/real = 0:12:29.4/0:30:41.4 (0.4), mem = 2512.4M
*** Starting refinePlace (0:12:30 mem=2504.4M) ***
Total net bbox length = 1.911e+05 (9.072e+04 1.004e+05) (ext = 1.000e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2504.4MB
Summary Report:
Instances move: 0 (out of 10936 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.911e+05 (9.072e+04 1.004e+05) (ext = 1.000e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2504.4MB
*** Finished refinePlace (0:12:30 mem=2504.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2504.4M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2504.4M) ***
OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.112|-0.191|
|reg2reg   |-0.141|-0.371|
|HEPG      |-0.141|-0.371|
|All Paths |-0.141|-0.371|
+----------+------+------+

End: Leakage Power Optimization (cpu=0:00:07, real=0:00:10, mem=2445.30M, totSessionCpu=0:12:31).
**optDesign ... cpu = 0:01:23, real = 0:01:27, mem = 2279.1M, totSessionCpu=0:12:31 **
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:12:30.6/0:30:42.6 (0.4), mem = 2445.3M
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000821963, 0.000821963
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   275|   355|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.14|    -0.37|       0|       0|       0| 80.36%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.06|    -0.15|      35|       0|      20| 80.57%| 0:00:04.0|  2533.7M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.06|    -0.15|       0|       0|       0| 80.57%| 0:00:02.0|  2533.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=2533.7M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000826762, 0.000826762
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:08.0/0:00:08.1 (1.0), totSession cpu/real = 0:12:38.6/0:30:50.7 (0.4), mem = 2448.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:12:39 mem=2448.6M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 6.159%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2448.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 278 insts, mean move: 1.48 um, max move: 17.06 um 
	Max move on inst (FE_OFC2303_genblk1_pcpi_mul_mul_2366_47_n_1400): (185.00, 197.98) --> (191.80, 208.24)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2453.2MB
Summary Report:
Instances move: 278 (out of 10971 movable)
Instances flipped: 0
Mean displacement: 1.48 um
Max displacement: 17.06 um (Instance: FE_OFC2303_genblk1_pcpi_mul_mul_2366_47_n_1400) (185, 197.98) -> (191.8, 208.24)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2453.2MB
*** Finished refinePlace (0:12:40 mem=2453.2M) ***
GigaOpt: WNS changes after postEco optimization: -0.036 -> -0.061 (bump = 0.025)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.060 -> -0.147
GigaOpt: Skipping post-eco TNS optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 15166 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=11025 and nets=15360 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2436.848M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2438.86)
Total number of fetched objects 15166
End delay calculation. (MEM=2466.81 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2466.81 CPU=0:00:03.5 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:12:46 mem=2466.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 3439
[NR-eGR] Read 13274 nets ( ignored 55 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13219
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13219 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.083789e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        16( 0.08%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 2474.81 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:38, real = 0:01:43, mem = 2278.1M, totSessionCpu=0:12:46 **
Using report_power -leakage to report leakage power.
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2278.70MB/3643.54MB/2321.49MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2278.70MB/3643.54MB/2321.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2278.70MB/3643.54MB/2321.49MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT)
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 10%
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 20%
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 30%
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 40%
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 50%
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 60%
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 70%
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 80%
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT): 90%

Finished Levelizing
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT)

Starting Activity Propagation
2025-Feb-25 04:35:03 (2025-Feb-25 02:35:03 GMT)
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT): 10%
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2279.08MB/3643.54MB/2321.49MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT)
 ... Calculating leakage power
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT): 10%
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT): 20%
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT): 30%
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT): 40%

Finished Calculating power
2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2279.08MB/3643.54MB/2321.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2279.08MB/3643.54MB/2321.49MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2279.08MB/3643.54MB/2321.49MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2279.08MB/3643.54MB/2321.49MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:35:04 (2025-Feb-25 02:35:04 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00085249
-----------------------------------------------------------------------------------------
Sequential                     0.0002252       26.41
Macro                                  0           0
IO                                     0           0
Combinational                  0.0006216       72.91
Clock (Combinational)          5.738e-06      0.6731
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0008525         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0008525         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            5.738e-06      0.6731
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2282.20MB/3643.54MB/2321.49MB)


Output file is ./timingReports/picorv32_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.061  | -0.061  | -0.036  |
|           TNS (ns):| -0.146  | -0.146  | -0.054  |
|    Violating Paths:|    4    |    4    |    2    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.570%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:50, mem = 2280.7M, totSessionCpu=0:12:50 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:01:41.9/0:01:49.8 (0.9), totSession cpu/real = 0:12:49.8/0:31:05.4 (0.4), mem = 2443.2M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2165.8M, totSessionCpu=0:12:55 **
*** optDesign #2 [begin] : totSession cpu/real = 0:12:55.0/0:31:43.5 (0.4), mem = 2352.2M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:12:55.0/0:31:43.5 (0.4), mem = 2352.2M
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             low
setOptMode -preserveAllSequential                   false
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2213.3M, totSessionCpu=0:12:57 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2403.9M)
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:12:56.9/0:31:45.4 (0.4), mem = 2403.9M
GigaOpt Hold Optimizer is used
#InfoCS: Num dontuse cells 1, Num usable cells 583
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 583
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:12:58 mem=2413.9M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:12:57.8/0:31:46.3 (0.4), mem = 2413.9M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2432.92)
Total number of fetched objects 15166
End delay calculation. (MEM=2432.25 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2432.25 CPU=0:00:03.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:13:04 mem=2424.2M)

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:13:05 mem=2455.5M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:13:05 mem=2455.5M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=0:13:06 mem=2455.5M ***

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: default_emulate_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.061  | -0.061  | -0.036  |
|           TNS (ns):| -0.146  | -0.146  | -0.054  |
|    Violating Paths:|    4    |    4    |    2    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.231  |  0.231  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.570%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 2194.3M, totSessionCpu=0:13:09 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:10.9/0:00:11.0 (1.0), totSession cpu/real = 0:13:08.7/0:31:57.3 (0.4), mem = 2365.5M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:08.7/0:31:57.3 (0.4), mem = 2365.5M

Starting Levelizing
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT)
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 10%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 20%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 30%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 40%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 50%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 60%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 70%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 80%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 90%

Finished Levelizing
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT)

Starting Activity Propagation
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT)
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 10%
2025-Feb-25 04:36:01 (2025-Feb-25 02:36:01 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:36:02 (2025-Feb-25 02:36:02 GMT)
(I,S,L,T): default_emulate_view: NA, NA, 0.000826762, 0.000826762
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*info: Run optDesign holdfix with 1 thread.
Info: 55 nets with fixed/cover wires excluded.
Info: 55 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): default_emulate_view: NA, NA, 0.000826762, 0.000826762
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:13:10.6/0:31:59.3 (0.4), mem = 2599.0M

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

<optDesign CMD> Restore Using all VT Cells
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2545.17 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4168 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4168
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 55  Num Prerouted Wires = 3439
[NR-eGR] Read 13274 nets ( ignored 55 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13219
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13219 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.083789e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        16( 0.08%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 2545.17 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 2352.3M, totSessionCpu=0:13:11 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2532.18)
Total number of fetched objects 15166
End delay calculation. (MEM=2531.51 CPU=0:00:02.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2531.51 CPU=0:00:03.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:13:17 mem=2531.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.061  | -0.061  | -0.036  |
|           TNS (ns):| -0.146  | -0.146  | -0.054  |
|    Violating Paths:|    4    |    4    |    2    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.231  |  0.231  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.570%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:29, mem = 2369.2M, totSessionCpu=0:13:20 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:25.0/0:00:28.7 (0.9), totSession cpu/real = 0:13:20.1/0:32:12.1 (0.4), mem = 2530.0M
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin CDN_MBIT_mem_rdata_q_reg[28]_MB_mem_rdata_
q_reg[29]_MB_mem_rdata_q_reg[30]_MB_mem_rdata_q_reg[31]/CK 
Endpoint:   CDN_MBIT_mem_rdata_q_reg[28]_MB_mem_rdata_q_reg[29]_MB_mem_rdata_q_
reg[30]_MB_mem_rdata_q_reg[31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: CDN_MBIT_latched_store_reg_MB_instr_rdcycleh_reg_MB_instr_rdinstrh_
reg_MB_is_alu_reg_imm_reg/Q1      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_emulate_view
Other End Arrival Time          0.006
- Setup                         0.078
+ Phase Shift                   5.000
- Uncertainty                   0.015
= Required Time                 4.913
- Arrival Time                  4.974
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | CDN_MBIT_latched_store_reg_MB_instr_rdcycleh_reg_M | CK ^         |          |       |   0.006 |   -0.055 | 
     | B_instr_rdinstrh_reg_MB_is_alu_reg_imm_reg         |              |          |       |         |          | 
     | CDN_MBIT_latched_store_reg_MB_instr_rdcycleh_reg_M | CK ^ -> Q1 v | DFF4X1   | 0.369 |   0.375 |    0.314 | 
     | B_instr_rdinstrh_reg_MB_is_alu_reg_imm_reg         |              |          |       |         |          | 
     | g84961__2883                                       | A v -> Y v   | AND2X1   | 0.169 |   0.544 |    0.482 | 
     | g170509                                            | S0 v -> Y ^  | MX2X1    | 0.234 |   0.778 |    0.716 | 
     | g84654__5526                                       | B ^ -> Y ^   | AND2X1   | 0.197 |   0.975 |    0.914 | 
     | FE_OFC2095_n_5110                                  | A ^ -> Y v   | INVX1    | 0.125 |   1.100 |    1.039 | 
     | g173949                                            | B v -> Y ^   | NOR2BXL  | 0.113 |   1.214 |    1.153 | 
     | FE_OFC2076_n_10252                                 | A ^ -> Y v   | INVXL    | 0.076 |   1.290 |    1.229 | 
     | FE_RC_37_0                                         | B v -> Y ^   | NOR2X1   | 0.055 |   1.345 |    1.284 | 
     | FE_RC_42_0                                         | B ^ -> Y v   | NOR2BXL  | 0.076 |   1.421 |    1.360 | 
     | FE_OFC2249_n_10253                                 | A v -> Y v   | BUFX2    | 0.178 |   1.599 |    1.538 | 
     | FE_OFC2251_n_10253                                 | A v -> Y ^   | INVX1    | 0.165 |   1.764 |    1.703 | 
     | g169326                                            | B ^ -> Y v   | NOR2XL   | 0.124 |   1.888 |    1.827 | 
     | FE_OFC1576_n_270                                   | A v -> Y ^   | INVXL    | 0.079 |   1.967 |    1.906 | 
     | FE_OFC1577_n_270                                   | A ^ -> Y v   | INVX2    | 0.106 |   2.073 |    2.012 | 
     | g173890                                            | A1 v -> Y v  | AO22X1   | 0.196 |   2.269 |    2.208 | 
     | g168173                                            | B v -> Y ^   | NOR2X1   | 0.145 |   2.414 |    2.353 | 
     | FE_OFC2227_n_1294                                  | A ^ -> Y v   | INVXL    | 0.206 |   2.621 |    2.559 | 
     | FE_OFC2228_n_1294                                  | A v -> Y ^   | INVX1    | 0.158 |   2.779 |    2.718 | 
     | g167563                                            | A ^ -> Y v   | NAND3X1  | 0.184 |   2.962 |    2.901 | 
     | g167410                                            | B v -> Y v   | OR2XL    | 0.164 |   3.127 |    3.066 | 
     | g166746                                            | B v -> Y ^   | NAND3X2  | 0.076 |   3.203 |    3.142 | 
     | g166397                                            | A ^ -> Y v   | NAND2X1  | 0.118 |   3.321 |    3.260 | 
     | g165149                                            | B v -> Y ^   | NOR2BX1  | 0.125 |   3.446 |    3.385 | 
     | g164781                                            | A2 ^ -> Y v  | OAI31X1  | 0.124 |   3.570 |    3.508 | 
     | g164674                                            | B v -> Y ^   | NOR2X1   | 0.088 |   3.657 |    3.596 | 
     | g164545                                            | B ^ -> Y ^   | AND2X1   | 0.202 |   3.859 |    3.798 | 
     | g164500                                            | A ^ -> Y v   | INVX1    | 0.140 |   3.999 |    3.938 | 
     | g164319                                            | A v -> Y v   | AND2XL   | 0.155 |   4.155 |    4.093 | 
     | FE_OFC1400_n_3742                                  | A v -> Y ^   | INVXL    | 0.102 |   4.257 |    4.196 | 
     | g163958                                            | A1 ^ -> Y v  | OAI211X1 | 0.141 |   4.398 |    4.336 | 
     | g163706                                            | C v -> Y v   | OR3X1    | 0.282 |   4.680 |    4.619 | 
     | g163479__5115                                      | A1 v -> Y ^  | OAI221X1 | 0.165 |   4.845 |    4.784 | 
     | FE_OFC13499_n_4379                                 | A ^ -> Y ^   | BUFX2    | 0.129 |   4.974 |    4.913 | 
     | CDN_MBIT_mem_rdata_q_reg[28]_MB_mem_rdata_q_reg[29 | D1 ^         | DFF4X1   | 0.000 |   4.974 |    4.913 | 
     | ]_MB_mem_rdata_q_reg[30]_MB_mem_rdata_q_reg[31]    |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2226.24 (MB), peak = 2418.62 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           41.7
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             false
setNanoRouteMode -routeWithTimingDriven         false
setNanoRouteMode -timingEngine                  {}
setDesignMode -process                          45
setExtractRCMode -coupling_c_th                 0.1
setExtractRCMode -engine                        preRoute
setExtractRCMode -relative_c_th                 1
setExtractRCMode -total_c_th                    0
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2391.0M, init mem=2391.0M)
*info: Placed = 11025          (Fixed = 54)
*info: Unplaced = 0           
Placement Density:80.57%(34488/42805)
Placement Density (including fixed std cells):80.57%(34488/42805)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2391.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (55) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2391.0M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Feb 25 04:37:40 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=15360)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 2085 (skipped).
#Total number of routable nets = 13275.
#Total number of nets in the design = 15360.
#13232 routable nets do not have any wires.
#43 routable nets have routed wires.
#13232 nets will be global routed.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#43 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Tue Feb 25 04:37:40 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 15285 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2244.48 (MB), peak = 2418.62 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:09, memory = 2309.17 (MB), peak = 2418.62 (MB)
#
#Connectivity extraction summary:
#55 routed net(s) are imported.
#13220 (86.07%) nets are without wires.
#2085 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15360.
#
#
#Finished routing data preparation on Tue Feb 25 04:37:49 2025
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 76.71 (MB)
#Total memory = 2309.17 (MB)
#Peak memory = 2418.62 (MB)
#
#
#Start global routing on Tue Feb 25 04:37:49 2025
#
#
#Start global routing initialization on Tue Feb 25 04:37:49 2025
#
#Number of eco nets is 12
#
#Start global routing data preparation on Tue Feb 25 04:37:49 2025
#
#Start routing resource analysis on Tue Feb 25 04:37:49 2025
#
#Routing resource analysis is done on Tue Feb 25 04:37:49 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         321         917        6972    64.01%
#  Metal2         V        1132          61        6972     0.86%
#  Metal3         H        1217          21        6972     0.00%
#  Metal4         V        1136          57        6972     0.86%
#  Metal5         H        1221          17        6972     0.00%
#  Metal6         V        1138          55        6972     0.86%
#  Metal7         H        1217          21        6972     0.00%
#  Metal8         V        1135          58        6972     0.86%
#  Metal9         H        1214          24        6972     0.00%
#  Metal10        V         441          35        6972     3.49%
#  Metal11        H         400          95        6972    11.47%
#  --------------------------------------------------------------
#  Total                  10576      11.48%       76692     7.49%
#
#
#
#
#Global routing data preparation is done on Tue Feb 25 04:37:49 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2311.54 (MB), peak = 2418.62 (MB)
#
#
#Global routing initialization is done on Tue Feb 25 04:37:49 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2311.67 (MB), peak = 2418.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2358.48 (MB), peak = 2418.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2358.43 (MB), peak = 2418.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2085 (skipped).
#Total number of routable nets = 13275.
#Total number of nets in the design = 15360.
#
#13275 routable nets have routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#43 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           10           13220  
#        2W_2S            2               0  
#------------------------------------------
#        Total           12           13220  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           42           13220  
#        2W_2S           13               0  
#------------------------------------------
#        Total           55           13220  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       19(0.27%)      2(0.03%)      2(0.03%)   (0.33%)
#  Metal3        2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     21(0.03%)      2(0.00%)      2(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.03% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              3.00 |   198.36    47.88   205.19    54.72 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 212459 um.
#Total half perimeter of net bounding box = 204613 um.
#Total wire length on LAYER Metal1 = 547 um.
#Total wire length on LAYER Metal2 = 43923 um.
#Total wire length on LAYER Metal3 = 65223 um.
#Total wire length on LAYER Metal4 = 57463 um.
#Total wire length on LAYER Metal5 = 34050 um.
#Total wire length on LAYER Metal6 = 7431 um.
#Total wire length on LAYER Metal7 = 2148 um.
#Total wire length on LAYER Metal8 = 1578 um.
#Total wire length on LAYER Metal9 = 97 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 87375
#Up-Via Summary (total 87375):
#           
#-----------------------
# Metal1          42330
# Metal2          29111
# Metal3          10298
# Metal4           4175
# Metal5            846
# Metal6            361
# Metal7            232
# Metal8             12
# Metal9              7
# Metal10             3
#-----------------------
#                 87375 
#
#Max overcon = 6 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.03%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 42.73 (MB)
#Total memory = 2351.89 (MB)
#Peak memory = 2418.62 (MB)
#
#Finished global routing on Tue Feb 25 04:38:01 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2350.64 (MB), peak = 2418.62 (MB)
#Start Track Assignment.
#Done with 19959 horizontal wires in 3 hboxes and 19479 vertical wires in 3 hboxes.
#Done with 5210 horizontal wires in 3 hboxes and 4741 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       588.29 	  0.09%  	  0.00% 	  0.00%
# Metal2     42363.30 	  0.09%  	  0.00% 	  0.00%
# Metal3     63074.54 	  0.21%  	  0.00% 	  0.00%
# Metal4     56540.22 	  0.02%  	  0.00% 	  0.00%
# Metal5     33836.76 	  0.01%  	  0.00% 	  0.00%
# Metal6      7325.13 	  0.00%  	  0.00% 	  0.00%
# Metal7       939.15 	  0.00%  	  0.00% 	  0.00%
# Metal8       411.45 	  0.00%  	  0.00% 	  0.00%
# Metal9       102.96 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      205181.79  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 208809 um.
#Total half perimeter of net bounding box = 204613 um.
#Total wire length on LAYER Metal1 = 585 um.
#Total wire length on LAYER Metal2 = 42301 um.
#Total wire length on LAYER Metal3 = 63545 um.
#Total wire length on LAYER Metal4 = 57133 um.
#Total wire length on LAYER Metal5 = 33964 um.
#Total wire length on LAYER Metal6 = 7453 um.
#Total wire length on LAYER Metal7 = 2150 um.
#Total wire length on LAYER Metal8 = 1577 um.
#Total wire length on LAYER Metal9 = 102 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 87375
#Up-Via Summary (total 87375):
#           
#-----------------------
# Metal1          42330
# Metal2          29111
# Metal3          10298
# Metal4           4175
# Metal5            846
# Metal6            361
# Metal7            232
# Metal8             12
# Metal9              7
# Metal10             3
#-----------------------
#                 87375 
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2351.15 (MB), peak = 2418.62 (MB)
#
#number of short segments in preferred routing layers
#	Metal7    Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 119.06 (MB)
#Total memory = 2351.40 (MB)
#Peak memory = 2418.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 122
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	Metal1        4       12       69       85
#	Metal2        1        0       36       37
#	Totals        5       12      105      122
#5496 out of 11025 instances (49.9%) need to be verified(marked ipoed), dirty area = 22.9%.
#   number of violations = 122
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	Metal1        4       12       69       85
#	Metal2        1        0       36       37
#	Totals        5       12      105      122
#cpu time = 00:01:17, elapsed time = 00:01:18, memory = 2349.41 (MB), peak = 2434.65 (MB)
#start 1st optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        4        1        0        5
#	Metal2        0       22        3       25
#	Totals        4       23        3       30
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2352.23 (MB), peak = 2434.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 222958 um.
#Total half perimeter of net bounding box = 204613 um.
#Total wire length on LAYER Metal1 = 2640 um.
#Total wire length on LAYER Metal2 = 55903 um.
#Total wire length on LAYER Metal3 = 69799 um.
#Total wire length on LAYER Metal4 = 55553 um.
#Total wire length on LAYER Metal5 = 27970 um.
#Total wire length on LAYER Metal6 = 7244 um.
#Total wire length on LAYER Metal7 = 2087 um.
#Total wire length on LAYER Metal8 = 1604 um.
#Total wire length on LAYER Metal9 = 61 um.
#Total wire length on LAYER Metal10 = 55 um.
#Total wire length on LAYER Metal11 = 41 um.
#Total number of vias = 92814
#Up-Via Summary (total 92814):
#           
#-----------------------
# Metal1          44183
# Metal2          33688
# Metal3          10069
# Metal4           3399
# Metal5            813
# Metal6            371
# Metal7            269
# Metal8             12
# Metal9              7
# Metal10             3
#-----------------------
#                 92814 
#
#Total number of DRC violations = 30
#Total number of violations on LAYER Metal1 = 5
#Total number of violations on LAYER Metal2 = 25
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:01:24
#Elapsed time = 00:01:25
#Increased memory = 0.79 (MB)
#Total memory = 2352.18 (MB)
#Peak memory = 2434.65 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        4        1        0        5
#	Metal2        0       22        3       25
#	Totals        4       23        3       30
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2349.96 (MB), peak = 2434.65 (MB)
#CELL_VIEW picorv32,init has 30 DRC violations
#Total number of DRC violations = 30
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 5
#Total number of violations on LAYER Metal2 = 25
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Feb 25 04:39:38 2025
#
#
#Start Post Route Wire Spread.
#Done with 3143 horizontal wires in 5 hboxes and 3423 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 225808 um.
#Total half perimeter of net bounding box = 204613 um.
#Total wire length on LAYER Metal1 = 2670 um.
#Total wire length on LAYER Metal2 = 56222 um.
#Total wire length on LAYER Metal3 = 70748 um.
#Total wire length on LAYER Metal4 = 56747 um.
#Total wire length on LAYER Metal5 = 28300 um.
#Total wire length on LAYER Metal6 = 7268 um.
#Total wire length on LAYER Metal7 = 2088 um.
#Total wire length on LAYER Metal8 = 1605 um.
#Total wire length on LAYER Metal9 = 62 um.
#Total wire length on LAYER Metal10 = 56 um.
#Total wire length on LAYER Metal11 = 41 um.
#Total number of vias = 92814
#Up-Via Summary (total 92814):
#           
#-----------------------
# Metal1          44183
# Metal2          33688
# Metal3          10069
# Metal4           3399
# Metal5            813
# Metal6            371
# Metal7            269
# Metal8             12
# Metal9              7
# Metal10             3
#-----------------------
#                 92814 
#
#
#Start DRC checking..
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        4        1        0        5
#	Metal2        0       22        3       25
#	Totals        4       23        3       30
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2351.80 (MB), peak = 2434.65 (MB)
#CELL_VIEW picorv32,init has 30 DRC violations
#Total number of DRC violations = 30
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 5
#Total number of violations on LAYER Metal2 = 25
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        4        1        0        5
#	Metal2        0       22        3       25
#	Totals        4       23        3       30
#cpu time = 00:00:10, elapsed time = 00:00:11, memory = 2351.80 (MB), peak = 2434.65 (MB)
#CELL_VIEW picorv32,init has 30 DRC violations
#Total number of DRC violations = 30
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 5
#Total number of violations on LAYER Metal2 = 25
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 13
#Total wire length = 225808 um.
#Total half perimeter of net bounding box = 204613 um.
#Total wire length on LAYER Metal1 = 2670 um.
#Total wire length on LAYER Metal2 = 56222 um.
#Total wire length on LAYER Metal3 = 70748 um.
#Total wire length on LAYER Metal4 = 56747 um.
#Total wire length on LAYER Metal5 = 28300 um.
#Total wire length on LAYER Metal6 = 7268 um.
#Total wire length on LAYER Metal7 = 2088 um.
#Total wire length on LAYER Metal8 = 1605 um.
#Total wire length on LAYER Metal9 = 62 um.
#Total wire length on LAYER Metal10 = 56 um.
#Total wire length on LAYER Metal11 = 41 um.
#Total number of vias = 92814
#Up-Via Summary (total 92814):
#           
#-----------------------
# Metal1          44183
# Metal2          33688
# Metal3          10069
# Metal4           3399
# Metal5            813
# Metal6            371
# Metal7            269
# Metal8             12
# Metal9              7
# Metal10             3
#-----------------------
#                 92814 
#
#detailRoute Statistics:
#Cpu time = 00:01:43
#Elapsed time = 00:01:43
#Increased memory = 0.50 (MB)
#Total memory = 2351.90 (MB)
#Peak memory = 2434.65 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:09
#Elapsed time = 00:02:09
#Increased memory = 34.43 (MB)
#Total memory = 2261.77 (MB)
#Peak memory = 2434.65 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 25 04:39:49 2025
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:02:09, elapsed time = 00:02:10, memory = 2252.09 (MB), peak = 2434.65 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2435.12 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'picorv32' of instances=11025 and nets=15360 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2435.121M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2439.14)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 15166
End delay calculation. (MEM=2511.7 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2511.7 CPU=0:00:03.5 REAL=0:00:04.0)
Path 1: VIOLATED Setup Check with Pin CDN_MBIT_reg_op1_reg[28]_MB_reg_op1_
reg[29]_MB_reg_op1_reg[30]_MB_reg_op1_reg[31]/CK 
Endpoint:   CDN_MBIT_reg_op1_reg[28]_MB_reg_op1_reg[29]_MB_reg_op1_reg[30]_MB_
reg_op1_reg[31]/D2 (v) checked with  leading edge of 'clk'
Beginpoint: resetn                                                              
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_emulate_view
Other End Arrival Time          0.010
- Setup                         0.034
+ Phase Shift                   5.000
- Uncertainty                   0.015
= Required Time                 4.962
- Arrival Time                  5.089
= Slack Time                   -0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.750
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.785
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     |                                                    | resetn ^    |           |       |   0.785 |    0.658 | 
     | FE_OFC1241_resetn                                  | A ^ -> Y v  | INVX2     | 0.098 |   0.883 |    0.757 | 
     | g84950__8246                                       | A v -> Y v  | OR2X1     | 0.161 |   1.044 |    0.917 | 
     | g84858__6161                                       | B0 v -> Y ^ | AOI21X2   | 0.070 |   1.114 |    0.987 | 
     | g84683__1666                                       | B ^ -> Y ^  | CLKAND2X2 | 0.116 |   1.230 |    1.103 | 
     | FE_OFC1680_n_5083                                  | A ^ -> Y v  | INVX1     | 0.050 |   1.280 |    1.153 | 
     | FE_RC_37_0                                         | A v -> Y ^  | NOR2X1    | 0.071 |   1.351 |    1.224 | 
     | FE_RC_42_0                                         | B ^ -> Y v  | NOR2BXL   | 0.075 |   1.426 |    1.299 | 
     | FE_OFC2249_n_10253                                 | A v -> Y v  | BUFX2     | 0.181 |   1.607 |    1.480 | 
     | FE_OFC2250_n_10253                                 | A v -> Y ^  | INVX2     | 0.137 |   1.744 |    1.617 | 
     | g84534__5122                                       | B0 ^ -> Y v | OAI21X1   | 0.151 |   1.895 |    1.768 | 
     | g84531__1617                                       | A v -> Y ^  | NAND2X4   | 0.104 |   2.000 |    1.873 | 
     | g84529__6783                                       | A ^ -> Y v  | NAND2X4   | 0.156 |   2.155 |    2.028 | 
     | g167451                                            | A1 v -> Y ^ | AOI21X2   | 0.148 |   2.303 |    2.176 | 
     | g167411                                            | B ^ -> Y v  | NOR2X4    | 0.076 |   2.380 |    2.253 | 
     | g167115                                            | B v -> Y ^  | NOR2X1    | 0.112 |   2.491 |    2.364 | 
     | g166749                                            | D ^ -> Y ^  | OR4X1     | 0.168 |   2.660 |    2.533 | 
     | g165374                                            | A ^ -> Y ^  | AND2X4    | 0.283 |   2.942 |    2.815 | 
     | FE_OFC2011_n_3065                                  | A ^ -> Y v  | INVX2     | 0.191 |   3.134 |    3.007 | 
     | g164841                                            | D v -> Y v  | AND4X2    | 0.228 |   3.362 |    3.235 | 
     | FE_OFC1442_n_3148                                  | A v -> Y ^  | INVXL     | 0.116 |   3.478 |    3.351 | 
     | FE_OFC1443_n_3148                                  | A ^ -> Y v  | INVX3     | 0.172 |   3.650 |    3.523 | 
     | g163466__4319                                      | B1 v -> Y ^ | AOI222X1  | 0.258 |   3.908 |    3.781 | 
     | g163119__2398                                      | A ^ -> Y v  | NAND2X1   | 0.160 |   4.069 |    3.942 | 
     | g163078__1881                                      | C0 v -> Y ^ | AOI221X1  | 0.184 |   4.252 |    4.125 | 
     | FE_RC_32_0                                         | D ^ -> Y ^  | AND4X1    | 0.368 |   4.620 |    4.493 | 
     | FE_OFC1234_n_10177                                 | A ^ -> Y v  | INVXL     | 0.139 |   4.759 |    4.632 | 
     | g163010__8428                                      | D v -> Y v  | OR4X1     | 0.329 |   5.088 |    4.961 | 
     | CDN_MBIT_reg_op1_reg[28]_MB_reg_op1_reg[29]_MB_reg | D2 v        | DFF4X1    | 0.001 |   5.089 |    4.962 | 
     | _op1_reg[30]_MB_reg_op1_reg[31]                    |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2283.6M, totSessionCpu=0:16:26 **
*** optDesign #3 [begin] : totSession cpu/real = 0:16:26.0/0:40:43.4 (0.4), mem = 2456.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:16:26.0/0:40:43.4 (0.4), mem = 2456.7M
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { default_emulate_view }
setOptMode -activeSetupViews                                    { default_emulate_view }
setOptMode -allEndPoints                                        false
setOptMode -autoHoldViews                                       { default_emulate_view}
setOptMode -autoSetupViews                                      { default_emulate_view}
setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -holdTargetSlack                                     0
setOptMode -leakageToDynamicRatio                               1
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         low
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2325.6M, totSessionCpu=0:16:28 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2509.9M, init mem=2509.9M)
*info: Placed = 11025          (Fixed = 54)
*info: Unplaced = 0           
Placement Density:80.57%(34488/42805)
Placement Density (including fixed std cells):80.57%(34488/42805)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2509.9M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:16:28.7/0:40:46.2 (0.4), mem = 2509.9M
*** optDesign #3 [finish] : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:16:28.7/0:40:46.2 (0.4), mem = 2509.9M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2317.4M, totSessionCpu=0:16:31 **
*** optDesign #4 [begin] : totSession cpu/real = 0:16:30.8/0:41:00.5 (0.4), mem = 2501.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:30.8/0:41:00.5 (0.4), mem = 2501.9M
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { default_emulate_view }
setOptMode -activeSetupViews                                    { default_emulate_view }
setOptMode -allEndPoints                                        false
setOptMode -autoHoldViews                                       { default_emulate_view}
setOptMode -autoSetupViews                                      { default_emulate_view}
setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -holdTargetSlack                                     0
setOptMode -leakageToDynamicRatio                               1
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         low
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2362.1M, totSessionCpu=0:16:33 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2546.5M, init mem=2546.5M)
*info: Placed = 11025          (Fixed = 54)
*info: Unplaced = 0           
Placement Density:80.57%(34488/42805)
Placement Density (including fixed std cells):80.57%(34488/42805)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2546.5M)

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:02.5/0:00:02.4 (1.0), totSession cpu/real = 0:16:33.3/0:41:02.9 (0.4), mem = 2546.5M
*** optDesign #4 [finish] : cpu/real = 0:00:02.5/0:00:02.4 (1.0), totSession cpu/real = 0:16:33.3/0:41:02.9 (0.4), mem = 2546.5M
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=15360)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Feb 25 04:45:15 2025
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2345.59 (MB), peak = 2434.65 (MB)
#Start routing data preparation on Tue Feb 25 04:45:16 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 15285 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2393.86 (MB), peak = 2434.65 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#rc model rebuild is required for this corner(s)
#1 rcmodel(s) requires rebuild
#Rebuild RC model file for all corners.
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:31, elapsed time = 00:00:36, memory = 2543.44 (MB), peak = 2660.98 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2543.44 (MB)
#Peak memory = 2660.98 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 13274 nets were built. 162 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    69.45 (MB), total memory =  2613.39 (MB), peak memory =  2660.98 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_149932_cn90.it.auth.gr_deirmentz_7m7H46/nr149932_K0DLPV.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2570.38 (MB), peak = 2660.98 (MB)
#RC Statistics: 69858 Res, 38828 Ground Cap, 14212 XCap (Edge to Edge)
#RC V/H edge ratio: 0.39, Avg V/H Edge Length: 3323.32 (34472), Avg L-Edge Length: 8541.97 (20899)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_149932_cn90.it.auth.gr_deirmentz_7m7H46/nr149932_K0DLPV.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 83249 nodes, 69975 edges, and 29578 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2567.05 (MB), peak = 2660.98 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_149932_cn90.it.auth.gr_deirmentz_7m7H46/nr149932_K0DLPV.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2820.406M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_149932_cn90.it.auth.gr_deirmentz_7m7H46/nr149932_K0DLPV.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_149932_cn90.it.auth.gr_deirmentz_7m7H46/nr149932_K0DLPV.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 2820.406M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:41
#Elapsed time = 00:00:46
#Increased memory = 173.75 (MB)
#Total memory = 2567.61 (MB)
#Peak memory = 2660.98 (MB)
#
#162 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9135896)
#Calculate SNet Signature in MT (35141082)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2517.66 (MB), peak memory =  2660.98 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2517.66 (MB), peak memory =  2660.98 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2517.66 (MB), peak memory =  2660.98 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2517.66 (MB), peak memory =  2660.98 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2517.66 (MB), peak memory =  2660.98 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2517.66 (MB), peak memory =  2660.98 (MB)
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2763.41)
Reading RCDB with compressed RC data.
Total number of fetched objects 15166
AAE_INFO-618: Total number of nets in the design is 15360,  98.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2792.62 CPU=0:00:03.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2792.62 CPU=0:00:04.1 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2792.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2792.6M)
Starting SI iteration 2
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2747.62)
Total number of fetched objects 15166
AAE_INFO-618: Total number of nets in the design is 15360,  1.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2785.85 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2785.85 CPU=0:00:00.5 REAL=0:00:01.0)
Path 1: VIOLATED Setup Check with Pin CDN_MBIT_mem_rdata_q_reg[28]_MB_mem_rdata_
q_reg[29]_MB_mem_rdata_q_reg[30]_MB_mem_rdata_q_reg[31]/CK 
Endpoint:   CDN_MBIT_mem_rdata_q_reg[28]_MB_mem_rdata_q_reg[29]_MB_mem_rdata_q_
reg[30]_MB_mem_rdata_q_reg[31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: resetn                                                              
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_emulate_view
Other End Arrival Time         -0.018
- Setup                         0.082
+ Phase Shift                   5.000
- Uncertainty                   0.015
= Required Time                 4.885
- Arrival Time                  4.913
= Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.750
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.788
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     |                                                    | resetn v    |           |       |   0.788 |    0.760 | 
     | FE_OFC1241_resetn                                  | A v -> Y ^  | INVX2     | 0.090 |   0.878 |    0.850 | 
     | g84950__8246                                       | A ^ -> Y ^  | OR2X1     | 0.121 |   0.999 |    0.971 | 
     | g84858__6161                                       | B0 ^ -> Y v | AOI21X2   | 0.044 |   1.042 |    1.015 | 
     | g84683__1666                                       | B v -> Y v  | CLKAND2X2 | 0.119 |   1.162 |    1.134 | 
     | FE_OFC1680_n_5083                                  | A v -> Y ^  | INVX1     | 0.041 |   1.203 |    1.176 | 
     | FE_RC_37_0                                         | A ^ -> Y v  | NOR2X1    | 0.051 |   1.254 |    1.227 | 
     | FE_RC_42_0                                         | B v -> Y ^  | NOR2BXL   | 0.100 |   1.355 |    1.328 | 
     | FE_OFC2249_n_10253                                 | A ^ -> Y ^  | BUFX2     | 0.210 |   1.565 |    1.537 | 
     | FE_OFC2251_n_10253                                 | A ^ -> Y v  | INVX1     | 0.165 |   1.730 |    1.703 | 
     | g170481                                            | AN v -> Y v | NOR2BXL   | 0.123 |   1.853 |    1.826 | 
     | FE_OFC1573_n_1                                     | A v -> Y ^  | INVXL     | 0.067 |   1.921 |    1.894 | 
     | FE_OFC2044_n_406                                   | A ^ -> Y v  | INVX1     | 0.156 |   2.077 |    2.050 | 
     | g173886                                            | B1 v -> Y v | AO22X1    | 0.219 |   2.297 |    2.269 | 
     | g168179                                            | B v -> Y ^  | NOR2X2    | 0.096 |   2.392 |    2.365 | 
     | FE_OFC1553_n_1286                                  | A ^ -> Y v  | INVXL     | 0.184 |   2.576 |    2.549 | 
     | FE_OFC2025_n_1285                                  | A v -> Y ^  | INVXL     | 0.206 |   2.782 |    2.755 | 
     | g167563                                            | C ^ -> Y v  | NAND3X1   | 0.170 |   2.952 |    2.925 | 
     | g167410                                            | B v -> Y v  | OR2XL     | 0.159 |   3.111 |    3.083 | 
     | g166746                                            | B v -> Y ^  | NAND3X2   | 0.069 |   3.180 |    3.153 | 
     | g166397                                            | A ^ -> Y v  | NAND2X1   | 0.101 |   3.281 |    3.253 | 
     | g165149                                            | B v -> Y ^  | NOR2BX1   | 0.118 |   3.399 |    3.372 | 
     | g164781                                            | A2 ^ -> Y v | OAI31X1   | 0.124 |   3.523 |    3.496 | 
     | g164674                                            | B v -> Y ^  | NOR2X1    | 0.087 |   3.610 |    3.582 | 
     | g164545                                            | B ^ -> Y ^  | AND2X1    | 0.204 |   3.813 |    3.786 | 
     | g164500                                            | A ^ -> Y v  | INVX1     | 0.139 |   3.952 |    3.925 | 
     | g164319                                            | A v -> Y v  | AND2XL    | 0.153 |   4.105 |    4.078 | 
     | FE_OFC1400_n_3742                                  | A v -> Y ^  | INVXL     | 0.101 |   4.206 |    4.179 | 
     | g163958                                            | A1 ^ -> Y v | OAI211X1  | 0.135 |   4.342 |    4.314 | 
     | g163706                                            | C v -> Y v  | OR3X1     | 0.279 |   4.621 |    4.594 | 
     | g163479__5115                                      | A1 v -> Y ^ | OAI221X1  | 0.156 |   4.777 |    4.749 | 
     | FE_OFC13499_n_4379                                 | A ^ -> Y ^  | BUFX2     | 0.136 |   4.913 |    4.885 | 
     | CDN_MBIT_mem_rdata_q_reg[28]_MB_mem_rdata_q_reg[29 | D1 ^        | DFF4X1    | 0.000 |   4.913 |    4.885 | 
     | ]_MB_mem_rdata_q_reg[30]_MB_mem_rdata_q_reg[31]    |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2547.2M, totSessionCpu=0:17:29 **
*** optDesign #5 [begin] : totSession cpu/real = 0:17:29.4/0:42:30.1 (0.4), mem = 2747.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:17:29.4/0:42:30.1 (0.4), mem = 2747.9M
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupled                           true
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            postRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            true
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoHoldViews                           { default_emulate_view}
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -autoViewHoldTargetSlack                 0
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             low
setOptMode -preserveAllSequential                   false
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
AAE_INFO: switching -siAware from true to false ...
AAE DB initialization (MEM=2735.74 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2564.7M, totSessionCpu=0:17:32 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2760.1M)
Extraction called for design 'picorv32' of instances=11025 and nets=15360 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2768.102M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2972.68)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 15166
End delay calculation. (MEM=3004.81 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3004.81 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:17:39 mem=2996.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.127  | -0.123  | -0.127  |
|           TNS (ns):| -0.656  | -0.473  | -0.636  |
|    Violating Paths:|   13    |   11    |   12    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.336   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.570%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 2696.6M, totSessionCpu=0:17:39 **
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:10.0/0:00:10.1 (1.0), totSession cpu/real = 0:17:39.4/0:42:40.1 (0.4), mem = 2907.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0

Power view               = default_emulate_view
Number of VT partitions  = 1
Standard cells in design = 505
Instances in design      = 11025

Instance distribution across the VT partitions:

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #5) : totSession cpu/real = 0:17:40.5/0:42:41.3 (0.4), mem = 2907.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #5) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:17:40.8/0:42:41.6 (0.4), mem = 2907.1M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2907.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2907.1M) ***
*** Starting optimizing excluded clock nets MEM= 2907.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2907.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:17:40.8/0:42:41.6 (0.4), mem = 2907.1M
Info: 55 clock nets excluded from IPO operation.

Starting Levelizing
2025-Feb-25 04:46:45 (2025-Feb-25 02:46:45 GMT)
2025-Feb-25 04:46:45 (2025-Feb-25 02:46:45 GMT): 10%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 20%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 30%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 40%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 50%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 60%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 70%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 80%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 90%

Finished Levelizing
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT)

Starting Activity Propagation
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT)
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 10%
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:46:46 (2025-Feb-25 02:46:46 GMT)
(I,S,L,T): default_emulate_view: NA, NA, 0.000826762, 0.000826762
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
(I,S,L,T): default_emulate_view: NA, NA, 0.000826762, 0.000826762
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:02.4/0:00:02.5 (1.0), totSession cpu/real = 0:17:43.2/0:42:44.1 (0.4), mem = 2959.9M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Using only new drv cell pruning
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (optDesign #5) : totSession cpu/real = 0:17:43.5/0:42:44.3 (0.4), mem = 2959.9M
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000826762, 0.000826762
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   320|  1923|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.13|    -0.66|       0|       0|       0| 80.57%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.13|    -0.65|      67|      31|      61| 80.92%| 0:00:06.0|  3067.8M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.13|    -0.65|       0|       0|       0| 80.92%| 0:00:03.0|  3067.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:09.4 real=0:00:10.0 mem=3067.8M) ***

*** Starting refinePlace (0:17:55 mem=3050.8M) ***
Total net bbox length = 1.924e+05 (9.142e+04 1.010e+05) (ext = 9.983e+03)
Move report: Detail placement moves 640 insts, mean move: 1.19 um, max move: 18.62 um 
	Max move on inst (FE_OFC2346_genblk1_pcpi_mul_mul_2366_47_n_931): (197.00, 177.46) --> (181.80, 174.04)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3055.4MB
Summary Report:
Instances move: 640 (out of 11069 movable)
Instances flipped: 0
Mean displacement: 1.19 um
Max displacement: 18.62 um (Instance: FE_OFC2346_genblk1_pcpi_mul_mul_2366_47_n_931) (197, 177.46) -> (181.8, 174.04)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.930e+05 (9.176e+04 1.012e+05) (ext = 1.002e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3055.4MB
*** Finished refinePlace (0:17:55 mem=3055.4M) ***
*** maximum move = 18.62 um ***
*** Finished re-routing un-routed nets (3052.4M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3052.4M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.00083279, 0.00083279
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #2 [finish] (optDesign #5) : cpu/real = 0:00:12.8/0:00:13.0 (1.0), totSession cpu/real = 0:17:56.3/0:42:57.3 (0.4), mem = 2973.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 2750.8M, totSessionCpu=0:17:56 **
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 55 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:17:56.3/0:42:57.4 (0.4), mem = 2973.3M
(I,S,L,T): default_emulate_view: NA, NA, 0.00083279, 0.00083279
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*info: 55 clock nets excluded
*info: 87 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.126  TNS Slack -0.650 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.126|  -0.650|   80.92%|   0:00:00.0| 3030.5M|default_emulate_view|  default| CDN_MBIT_reg_op1_reg[28]_MB_reg_op1_reg[29]_MB_reg |
|        |        |         |            |        |                    |         | _op1_reg[30]_MB_reg_op1_reg[31]/D2                 |
|  -0.024|  -0.028|   80.92%|   0:00:01.0| 3052.7M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.024|  -0.028|   80.92%|   0:00:00.0| 3052.7M|default_emulate_view|  default| mem_la_addr[21]                                    |
|  -0.024|  -0.028|   80.92%|   0:00:00.0| 3052.7M|default_emulate_view|  default| mem_la_addr[21]                                    |
|   0.000|   0.000|   80.93%|   0:00:00.0| 3052.7M|                  NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=3052.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=3052.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): default_emulate_view: NA, NA, 0.000832895, 0.000832895
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** GlobalOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:18:00.2/0:43:01.3 (0.4), mem = 2971.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Info: 55 clock nets excluded from IPO operation.
skipped the cell partition in DRV
Using only new drv cell pruning
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (optDesign #5) : totSession cpu/real = 0:18:00.7/0:43:01.8 (0.4), mem = 2967.6M
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000832895, 0.000832895
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   235|   236|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 80.93%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       1|       0|       0| 80.93%| 0:00:03.0|  3053.0M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 80.93%| 0:00:02.0|  3053.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=3053.0M) ***

*** Starting refinePlace (0:18:09 mem=3053.0M) ***
Total net bbox length = 1.930e+05 (9.177e+04 1.012e+05) (ext = 1.002e+04)
Move report: Detail placement moves 25 insts, mean move: 2.72 um, max move: 12.66 um 
	Max move on inst (FE_OFC2264_genblk1_pcpi_mul_mul_2366_47_n_788): (200.40, 170.62) --> (202.80, 160.36)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3057.6MB
Summary Report:
Instances move: 25 (out of 11070 movable)
Instances flipped: 0
Mean displacement: 2.72 um
Max displacement: 12.66 um (Instance: FE_OFC2264_genblk1_pcpi_mul_mul_2366_47_n_788) (200.4, 170.62) -> (202.8, 160.36)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.930e+05 (9.181e+04 1.012e+05) (ext = 1.002e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3057.6MB
*** Finished refinePlace (0:18:10 mem=3057.6M) ***
*** maximum move = 12.66 um ***
*** Finished re-routing un-routed nets (3054.6M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=3054.6M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000832949, 0.000832949
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #3 [finish] (optDesign #5) : cpu/real = 0:00:09.7/0:00:09.8 (1.0), totSession cpu/real = 0:18:10.4/0:43:11.6 (0.4), mem = 2975.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     fixDRV (cpu=18.17min real=43.23min mem=2975.5M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.333   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.930%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 2753.0M, totSessionCpu=0:18:11 **
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
#InfoCS: Num dontuse cells 14, Num usable cells 570
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 14, Num usable cells 570
Info: 55 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:18:11.8/0:43:13.0 (0.4), mem = 3026.9M
(I,S,L,T): default_emulate_view: NA, NA, 0.000832949, 0.000832949
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.93
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.93%|        -|   0.000|   0.000|   0:00:00.0| 3032.9M|
|   80.52%|      165|  -0.000|  -0.000|   0:00:18.0| 3078.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 80.52
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:19.6) (real = 0:00:20.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000826001, 0.000826001
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** AreaOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:19.8/0:00:20.0 (1.0), totSession cpu/real = 0:18:31.6/0:43:33.0 (0.4), mem = 3078.7M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:21, mem=2977.59M, totSessionCpu=0:18:32).
Info: 55 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #5) : totSession cpu/real = 0:18:32.0/0:43:33.4 (0.4), mem = 3034.8M
(I,S,L,T): default_emulate_view: NA, NA, 0.000826001, 0.000826001
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -0.000  TNS Slack -0.000 Density 80.52
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.52%|        -|  -0.000|  -0.000|   0:00:00.0| 3034.8M|
|   80.52%|        0|  -0.000|  -0.000|   0:00:01.0| 3034.8M|
|   80.52%|        0|  -0.000|  -0.000|   0:00:00.0| 3034.8M|
|   80.50%|        5|  -0.000|  -0.000|   0:00:01.0| 3053.9M|
|   80.43%|       32|   0.001|   0.000|   0:00:02.0| 3053.9M|
|   80.43%|        1|   0.001|   0.000|   0:00:00.0| 3053.9M|
|   80.43%|        0|   0.001|   0.000|   0:00:00.0| 3053.9M|
|   80.43%|        0|   0.001|   0.000|   0:00:00.0| 3053.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 80.43
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 65 skipped = 0, called in commitmove = 33, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
*** Starting refinePlace (0:18:37 mem=3053.9M) ***
Total net bbox length = 1.921e+05 (9.138e+04 1.007e+05) (ext = 1.002e+04)
Move report: Detail placement moves 204 insts, mean move: 2.00 um, max move: 10.26 um 
	Max move on inst (FE_OFC2038_n_3632): (49.80, 85.12) --> (49.80, 74.86)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3057.0MB
Summary Report:
Instances move: 204 (out of 10957 movable)
Instances flipped: 0
Mean displacement: 2.00 um
Max displacement: 10.26 um (Instance: FE_OFC2038_n_3632) (49.8, 85.12) -> (49.8, 74.86)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.924e+05 (9.148e+04 1.009e+05) (ext = 1.002e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3057.0MB
*** Finished refinePlace (0:18:38 mem=3057.0M) ***
*** maximum move = 10.26 um ***
*** Finished re-routing un-routed nets (3054.0M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=3054.0M) ***
(I,S,L,T): default_emulate_view: NA, NA, 0.000823611, 0.000823611
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** AreaOpt #2 [finish] (optDesign #5) : cpu/real = 0:00:06.3/0:00:06.4 (1.0), totSession cpu/real = 0:18:38.3/0:43:39.8 (0.4), mem = 3054.0M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2977.88M, totSessionCpu=0:18:38).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:18:39 mem=2977.9M) ***
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
Timing cost in AAE based: 18616.4713952470228833
Move report: Detail placement moves 1911 insts, mean move: 3.71 um, max move: 33.24 um 
	Max move on inst (FE_OFC405_pcpi_rs2_25): (112.60, 204.82) --> (86.20, 211.66)
	Runtime: CPU: 0:00:12.0 REAL: 0:00:12.0 MEM: 3003.7MB
Summary Report:
Instances move: 1911 (out of 10957 movable)
Instances flipped: 0
Mean displacement: 3.71 um
Max displacement: 33.24 um (Instance: FE_OFC405_pcpi_rs2_25) (112.6, 204.82) -> (86.2, 211.66)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
Runtime: CPU: 0:00:12.1 REAL: 0:00:13.0 MEM: 3003.7MB
*** Finished refinePlace (0:18:51 mem=3003.7M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2933.54 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2933.54)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 15152
End delay calculation. (MEM=2998.1 CPU=0:00:02.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2998.1 CPU=0:00:03.6 REAL=0:00:03.0)
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4773 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 424551
[NR-eGR] #PG Blockages       : 4773
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13260 nets ( ignored 0 )
[NR-eGR] There are 55 clock nets ( 13 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13247
[NR-eGR] Rule id: 1  Rule name: 2W_2S  Nets: 13
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.117680e+03um
[NR-eGR] Layer group 2: route 13205 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.117425e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        42( 0.73%)         0( 0.00%)   ( 0.73%) 
[NR-eGR]  Metal2 ( 2)        13( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        56( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         16909  45485 
[NR-eGR]  Metal2   (2V)         72836  29885 
[NR-eGR]  Metal3   (3H)         70030   6665 
[NR-eGR]  Metal4   (4V)         34650   3029 
[NR-eGR]  Metal5   (5H)         19119    836 
[NR-eGR]  Metal6   (6V)          3009    677 
[NR-eGR]  Metal7   (7H)          2682    976 
[NR-eGR]  Metal8   (8V)          2468     40 
[NR-eGR]  Metal9   (9H)            58      7 
[NR-eGR]  Metal10  (10V)            2      3 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       221763  87603 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 191069um
[NR-eGR] Total length: 221763um, number of vias: 87603
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4183um, number of vias: 4596
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.51 sec, Real: 1.52 sec, Curr Mem: 2939.71 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'picorv32' of instances=11011 and nets=15346 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2932.711M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #5) : totSession cpu/real = 0:18:58.6/0:44:00.3 (0.4), mem = 2951.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #5) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:18:58.7/0:44:00.4 (0.4), mem = 2951.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Adjusting target slack by 0.0 ns for power optimization
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2949.79)
Total number of fetched objects 15152
End delay calculation. (MEM=2991.46 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2991.46 CPU=0:00:03.5 REAL=0:00:03.0)
**optDesign ... cpu = 0:01:34, real = 0:01:35, mem = 2752.2M, totSessionCpu=0:19:03 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    251 (268)     |   -0.334   |    251 (268)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.426%
------------------------------------------------------------------
Info: 55 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2753.36MB/4235.89MB/2795.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2753.36MB/4235.89MB/2795.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2753.36MB/4235.89MB/2795.59MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT)
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 10%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 20%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 30%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 40%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 50%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 60%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 70%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 80%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 90%

Finished Levelizing
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT)

Starting Activity Propagation
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT)
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 10%
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:48:10 (2025-Feb-25 02:48:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2753.61MB/4235.89MB/2795.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:48:11 (2025-Feb-25 02:48:11 GMT)
 ... Calculating leakage power
2025-Feb-25 04:48:11 (2025-Feb-25 02:48:11 GMT): 10%
2025-Feb-25 04:48:11 (2025-Feb-25 02:48:11 GMT): 20%
2025-Feb-25 04:48:11 (2025-Feb-25 02:48:11 GMT): 30%
2025-Feb-25 04:48:11 (2025-Feb-25 02:48:11 GMT): 40%

Finished Calculating power
2025-Feb-25 04:48:11 (2025-Feb-25 02:48:11 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2753.73MB/4235.89MB/2795.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2753.73MB/4235.89MB/2795.59MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2753.73MB/4235.89MB/2795.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2753.73MB/4235.89MB/2795.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:48:11 (2025-Feb-25 02:48:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00084958
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002252        26.5
Macro                                  0           0
IO                                     0           0
Combinational                  0.0006187       72.82
Clock (Combinational)          5.738e-06      0.6754
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0008496         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0008496         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            5.738e-06      0.6754
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*              Highest Leakage Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*                Total Cap:      1.22557e-10 F
*                Total instances in design: 11011
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2756.48MB/4235.89MB/2795.59MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.054|0.000|
|reg2reg   |0.029|0.000|
|HEPG      |0.029|0.000|
|All Paths |0.029|0.000|
+----------+-----+-----+

Begin: Core Leakage Power Optimization
*** PowerOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:19:06.5/0:44:08.2 (0.4), mem = 3043.0M
(I,S,L,T): default_emulate_view: NA, NA, 0.000823611, 0.000823611
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.43
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.43%|        -|   0.000|   0.000|   0:00:00.0| 3043.0M|
|   80.43%|        0|   0.000|   0.000|   0:00:03.0| 3043.0M|
|   80.43%|        0|   0.000|   0.000|   0:00:01.0| 3043.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.43
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Leakage Power Optimization (cpu = 0:00:04.7) (real = 0:00:04.0) **
(I,S,L,T): default_emulate_view: NA, NA, 0.000823611, 0.000823611
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** PowerOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:04.9/0:00:05.0 (1.0), totSession cpu/real = 0:19:11.4/0:44:13.2 (0.4), mem = 3043.0M
*** Starting refinePlace (0:19:12 mem=3035.0M) ***
Total net bbox length = 1.911e+05 (9.076e+04 1.003e+05) (ext = 1.002e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3035.0MB
Summary Report:
Instances move: 0 (out of 10957 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.911e+05 (9.076e+04 1.003e+05) (ext = 1.002e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3035.0MB
*** Finished refinePlace (0:19:12 mem=3035.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3035.0M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=3035.0M) ***
OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.054|0.000|
|reg2reg   |0.029|0.000|
|HEPG      |0.029|0.000|
|All Paths |0.029|0.000|
+----------+-----+-----+

End: Leakage Power Optimization (cpu=0:00:06, real=0:00:06, mem=2975.89M, totSessionCpu=0:19:13).
**optDesign ... cpu = 0:01:43, real = 0:01:44, mem = 2753.9M, totSessionCpu=0:19:13 **
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (optDesign #5) : totSession cpu/real = 0:19:12.6/0:44:14.4 (0.4), mem = 2975.9M
Info: 55 clock nets excluded from IPO operation.
(I,S,L,T): default_emulate_view: NA, NA, 0.000823611, 0.000823611
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   281|   349|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 80.43%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.03|     0.00|      32|       0|      26| 80.59%| 0:00:03.0|  3069.8M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 80.59%| 0:00:03.0|  3069.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |         42 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         13 | 2W_2S    |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.3 real=0:00:07.0 mem=3069.8M) ***

(I,S,L,T): default_emulate_view: NA, NA, 0.000826702, 0.000826702
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** DrvOpt #4 [finish] (optDesign #5) : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:19:20.6/0:44:22.5 (0.4), mem = 2987.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:19:21 mem=2987.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 6.147%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2987.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 206 insts, mean move: 1.61 um, max move: 10.80 um 
	Max move on inst (FE_OFC2305_genblk1_pcpi_mul_mul_2366_47_n_1094): (183.60, 208.24) --> (172.80, 208.24)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2992.3MB
Summary Report:
Instances move: 206 (out of 10989 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 10.80 um (Instance: FE_OFC2305_genblk1_pcpi_mul_mul_2366_47_n_1094) (183.6, 208.24) -> (172.8, 208.24)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2992.3MB
*** Finished refinePlace (0:19:21 mem=2992.3M) ***
Register exp ratio and priority group on 0 nets on 15184 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=11043 and nets=15378 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2972.941M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2966.96)
Total number of fetched objects 15184
End delay calculation. (MEM=2994.91 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2994.91 CPU=0:00:03.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:19:27 mem=2994.9M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4773 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 425309
[NR-eGR] #PG Blockages       : 4773
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13292 nets ( ignored 0 )
[NR-eGR] There are 55 clock nets ( 13 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13279
[NR-eGR] Rule id: 1  Rule name: 2W_2S  Nets: 13
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.115970e+03um
[NR-eGR] Layer group 2: route 13237 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.120657e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        40( 0.70%)         0( 0.00%)   ( 0.70%) 
[NR-eGR]  Metal2 ( 2)         8( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        49( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.78 sec, Curr Mem: 3002.91 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:58, real = 0:01:59, mem = 2751.0M, totSessionCpu=0:19:27 **
Using report_power -leakage to report leakage power.
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2751.71MB/4186.92MB/2795.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2751.71MB/4186.92MB/2795.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2751.71MB/4186.92MB/2795.59MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT)
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 10%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 20%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 30%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 40%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 50%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 60%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 70%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 80%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 90%

Finished Levelizing
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT)

Starting Activity Propagation
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT)
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 10%
2025-Feb-25 04:48:34 (2025-Feb-25 02:48:34 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:48:35 (2025-Feb-25 02:48:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2752.08MB/4186.92MB/2795.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-25 04:48:35 (2025-Feb-25 02:48:35 GMT)
 ... Calculating leakage power
2025-Feb-25 04:48:35 (2025-Feb-25 02:48:35 GMT): 10%
2025-Feb-25 04:48:35 (2025-Feb-25 02:48:35 GMT): 20%
2025-Feb-25 04:48:35 (2025-Feb-25 02:48:35 GMT): 30%
2025-Feb-25 04:48:35 (2025-Feb-25 02:48:35 GMT): 40%

Finished Calculating power
2025-Feb-25 04:48:35 (2025-Feb-25 02:48:35 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2752.08MB/4186.92MB/2795.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2752.08MB/4186.92MB/2795.59MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2752.08MB/4186.92MB/2795.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2752.08MB/4186.92MB/2795.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:48:35 (2025-Feb-25 02:48:35 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00085265
-----------------------------------------------------------------------------------------
Sequential                     0.0002252       26.41
Macro                                  0           0
IO                                     0           0
Combinational                  0.0006218       72.92
Clock (Combinational)          5.738e-06      0.6729
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0008527         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  0.0008527         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            5.738e-06      0.6729
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2755.21MB/4186.92MB/2795.59MB)


Output file is ./timingReports/picorv32_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:06, mem = 2753.3M, totSessionCpu=0:19:31 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #5 [finish] : cpu/real = 0:02:01.6/0:02:06.1 (1.0), totSession cpu/real = 0:19:31.0/0:44:36.1 (0.4), mem = 2974.3M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2636.9M, totSessionCpu=0:19:31 **
*** optDesign #6 [begin] : totSession cpu/real = 0:19:31.0/0:44:36.2 (0.4), mem = 2876.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:19:31.0/0:44:36.2 (0.4), mem = 2876.3M
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupled                           true
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             low
setOptMode -preserveAllSequential                   false
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2685.8M, totSessionCpu=0:19:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2928.0M)
*** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:19:32.8/0:44:38.0 (0.4), mem = 2928.0M
GigaOpt Hold Optimizer is used
#InfoCS: Num dontuse cells 1, Num usable cells 583
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 583
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:19:34 mem=2938.0M ***
*** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:19:33.6/0:44:38.8 (0.4), mem = 2938.0M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2957.01)
Total number of fetched objects 15184
End delay calculation. (MEM=2956.34 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2956.34 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:19:40 mem=2948.3M)

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:19:41 mem=2979.6M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:19:41 mem=2979.6M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:19:42 mem=3014.1M ***

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: default_emulate_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.235  |  0.235  |  0.271  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2673.2M, totSessionCpu=0:19:44 **
*** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:10.5/0:00:10.6 (1.0), totSession cpu/real = 0:19:44.1/0:44:49.4 (0.4), mem = 2927.2M
*** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:19:44.1/0:44:49.4 (0.4), mem = 2927.2M

Starting Levelizing
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT)
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 10%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 20%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 30%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 40%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 50%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 60%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 70%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 80%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 90%

Finished Levelizing
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT)

Starting Activity Propagation
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT)
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 10%
2025-Feb-25 04:48:53 (2025-Feb-25 02:48:53 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:48:54 (2025-Feb-25 02:48:54 GMT)
(I,S,L,T): default_emulate_view: NA, NA, 0.000826702, 0.000826702
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*info: Run optDesign holdfix with 1 thread.
Info: 55 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): default_emulate_view: NA, NA, 0.000826702, 0.000826702
(I,S,L) ClockInsts: default_emulate_view: NA, NA, 5.73773e-06
*** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:19:45.5/0:44:50.8 (0.4), mem = 3148.2M

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

<optDesign CMD> Restore Using all VT Cells
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3093.37 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4773 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 425309
[NR-eGR] #PG Blockages       : 4773
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 13292 nets ( ignored 0 )
[NR-eGR] There are 55 clock nets ( 13 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13279
[NR-eGR] Rule id: 1  Rule name: 2W_2S  Nets: 13
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.115970e+03um
[NR-eGR] Layer group 2: route 13237 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.120657e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        40( 0.70%)         0( 0.00%)   ( 0.70%) 
[NR-eGR]  Metal2 ( 2)         8( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        49( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.60 sec, Curr Mem: 3093.37 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 2825.6M, totSessionCpu=0:19:46 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3074.38)
Total number of fetched objects 15184
End delay calculation. (MEM=3073.71 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3073.71 CPU=0:00:03.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:19:52 mem=3073.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.235  |  0.235  |  0.271  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:28, mem = 2837.8M, totSessionCpu=0:19:56 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #6 [finish] : cpu/real = 0:00:24.7/0:00:28.5 (0.9), totSession cpu/real = 0:19:55.7/0:45:04.6 (0.4), mem = 3076.2M
<CMD> report_timing
Path 1: MET Setup Check with Pin CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_
genblk1.pcpi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_
rd_reg[63]/CK 
Endpoint:   CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pcpi_mul_rd_reg[61]_
MB_genblk1.pcpi_mul_rd_reg[62]_MB_genblk1.pcpi_mul_rd_reg[63]/D1    (^) checked 
with  leading edge of 'clk'
Beginpoint: CDN_MBIT_genblk1.pcpi_mul_rs2_reg[1]_MB_genblk1.pcpi_mul_rs2_
reg[12]_MB_genblk1.pcpi_mul_rs2_reg[22]_MB_genblk1.pcpi_mul_rs2_reg[28]/Q1 (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_emulate_view
Other End Arrival Time         -0.014
- Setup                         0.086
+ Phase Shift                   5.000
- Uncertainty                   0.015
= Required Time                 4.885
- Arrival Time                  4.856
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.012
     = Beginpoint Arrival Time       -0.012
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                    |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | CDN_MBIT_genblk1.pcpi_mul_rs2_reg[1]_MB_genblk1.pc | CK ^         |           |       |  -0.012 |    0.017 | 
     | pi_mul_rs2_reg[12]_MB_genblk1.pcpi_mul_rs2_reg[22] |              |           |       |         |          | 
     | _MB_genblk1.pcpi_mul_rs2_reg[28]                   |              |           |       |         |          | 
     | CDN_MBIT_genblk1.pcpi_mul_rs2_reg[1]_MB_genblk1.pc | CK ^ -> Q1 v | DFF4X2    | 0.405 |   0.392 |    0.421 | 
     | pi_mul_rs2_reg[12]_MB_genblk1.pcpi_mul_rs2_reg[22] |              |           |       |         |          | 
     | _MB_genblk1.pcpi_mul_rs2_reg[28]                   |              |           |       |         |          | 
     | genblk1.pcpi_mul_mul_2366_47_g15919                | A v -> Y ^   | INVX2     | 0.150 |   0.542 |    0.571 | 
     | genblk1.pcpi_mul_mul_2366_47_g15159                | B ^ -> Y ^   | MX2X1     | 0.247 |   0.789 |    0.818 | 
     | g170634                                            | B ^ -> Y v   | NOR2X1    | 0.077 |   0.866 |    0.896 | 
     | FE_OFC2269_n_6204                                  | A v -> Y ^   | CLKINVX4  | 0.104 |   0.970 |    0.999 | 
     | genblk1.pcpi_mul_mul_2366_47_g14656                | A1 ^ -> Y v  | OAI22X1   | 0.182 |   1.153 |    1.182 | 
     | genblk1.pcpi_mul_mul_2366_47_cdnfadd_004_0         | B v -> S ^   | ADDFX1    | 0.349 |   1.502 |    1.531 | 
     | genblk1.pcpi_mul_mul_2366_47_g14137                | B ^ -> Y v   | NAND2X1   | 0.090 |   1.592 |    1.621 | 
     | genblk1.pcpi_mul_mul_2366_47_g14132                | B0 v -> Y ^  | OAI21X1   | 0.074 |   1.666 |    1.696 | 
     | genblk1.pcpi_mul_mul_2366_47_g14131                | CI ^ -> CO ^ | ADDFX1    | 0.214 |   1.881 |    1.910 | 
     | genblk1.pcpi_mul_mul_2366_47_g14122                | CI ^ -> CO ^ | ADDFX1    | 0.198 |   2.078 |    2.108 | 
     | genblk1.pcpi_mul_mul_2366_47_g14104                | CI ^ -> CO ^ | ADDFX1    | 0.217 |   2.296 |    2.325 | 
     | genblk1.pcpi_mul_mul_2366_47_g14095                | A1 ^ -> Y v  | AOI21X1   | 0.128 |   2.424 |    2.453 | 
     | genblk1.pcpi_mul_mul_2366_47_g14089                | A1 v -> Y ^  | OAI21X1   | 0.125 |   2.549 |    2.578 | 
     | genblk1.pcpi_mul_mul_2366_47_g14083                | A ^ -> Y v   | INVX1     | 0.077 |   2.627 |    2.656 | 
     | genblk1.pcpi_mul_mul_2366_47_g14075                | A1 v -> Y ^  | OAI21X1   | 0.098 |   2.725 |    2.754 | 
     | genblk1.pcpi_mul_mul_2366_47_g14037                | A1 ^ -> Y v  | AOI21X1   | 0.162 |   2.887 |    2.916 | 
     | genblk1.pcpi_mul_mul_2366_47_g14027                | A1 v -> Y ^  | OAI21X1   | 0.134 |   3.021 |    3.050 | 
     | FE_RC_48_0                                         | B ^ -> Y ^   | AND2X1    | 0.170 |   3.191 |    3.220 | 
     | FE_RC_47_0                                         | B ^ -> Y v   | NOR2X2    | 0.057 |   3.248 |    3.277 | 
     | genblk1.pcpi_mul_mul_2366_47_g13942                | A1 v -> Y ^  | OAI21X2   | 0.115 |   3.363 |    3.392 | 
     | genblk1.pcpi_mul_mul_2366_47_g15970                | AN ^ -> Y ^  | NOR2BX1   | 0.147 |   3.510 |    3.539 | 
     | genblk1.pcpi_mul_mul_2366_47_g13853                | A ^ -> Y v   | NOR2X1    | 0.091 |   3.601 |    3.630 | 
     | genblk1.pcpi_mul_mul_2366_47_g13825                | C v -> Y ^   | NOR3BX1   | 0.098 |   3.699 |    3.728 | 
     | FE_RC_40_0                                         | B ^ -> Y v   | NOR2X1    | 0.082 |   3.780 |    3.809 | 
     | genblk1.pcpi_mul_mul_2366_47_g13804                | B v -> Y ^   | NOR2X1    | 0.082 |   3.862 |    3.891 | 
     | genblk1.pcpi_mul_mul_2366_47_g13802                | B ^ -> Y v   | NOR2X2    | 0.102 |   3.964 |    3.993 | 
     | genblk1.pcpi_mul_mul_2366_47_g13772                | B v -> Y ^   | NOR2X2    | 0.104 |   4.069 |    4.098 | 
     | genblk1.pcpi_mul_mul_2366_47_g13766                | B ^ -> Y ^   | CLKAND2X3 | 0.123 |   4.191 |    4.220 | 
     | genblk1.pcpi_mul_mul_2366_47_g13762                | B ^ -> Y v   | NAND2XL   | 0.066 |   4.257 |    4.286 | 
     | FE_OFC1386_genblk1_pcpi_mul_mul_2366_47_n_1805     | A v -> Y ^   | INVXL     | 0.082 |   4.338 |    4.367 | 
     | FE_RC_44_0                                         | B ^ -> Y v   | NOR2X4    | 0.096 |   4.434 |    4.463 | 
     | FE_OFC2428_mul_mul_2366_47_n_1830                  | A v -> Y ^   | INVX1     | 0.112 |   4.547 |    4.576 | 
     | genblk1.pcpi_mul_mul_2366_47_g13721                | A1 ^ -> Y v  | AOI21X1   | 0.120 |   4.666 |    4.695 | 
     | genblk1.pcpi_mul_mul_2366_47_g13712                | B v -> Y ^   | XNOR2X1   | 0.190 |   4.856 |    4.885 | 
     | CDN_MBIT_genblk1.pcpi_mul_rd_reg[60]_MB_genblk1.pc | D1 ^         | DFF4X1    | 0.000 |   4.856 |    4.885 | 
     | pi_mul_rd_reg[61]_MB_genblk1.pcpi_mul_rd_reg[62]_M |              |           |       |         |          | 
     | B_genblk1.pcpi_mul_rd_reg[63]                      |              |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 

<CMD> report_area > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_15/innovus_area_10.txt
** NOTE: Created directory path '/home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_15' for file '/home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_15/innovus_area_10.txt'.
<CMD> report_timing > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_15/innovus_timing_10.txt
<CMD> report_power > /home/d/deirmentz/VLSI_ASIC/Exercises/Exercise10/Step_15/innovus_power_10.txt
env CDS_WORKAREA is set to /home/d/deirmentz
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2843.96MB/4304.20MB/2892.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2843.96MB/4304.20MB/2892.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2843.96MB/4304.20MB/2892.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-25 04:50:55 (2025-Feb-25 02:50:55 GMT)
2025-Feb-25 04:50:55 (2025-Feb-25 02:50:55 GMT): 10%
2025-Feb-25 04:50:55 (2025-Feb-25 02:50:55 GMT): 20%
2025-Feb-25 04:50:55 (2025-Feb-25 02:50:55 GMT): 30%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 40%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 50%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 60%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 70%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 80%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 90%

Finished Levelizing
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT)

Starting Activity Propagation
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT)
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 10%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 20%

Finished Activity Propagation
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2844.09MB/4304.20MB/2892.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
   

Starting Calculating power
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT)
 ... Calculating switching power
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 10%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 20%
2025-Feb-25 04:50:56 (2025-Feb-25 02:50:56 GMT): 30%
2025-Feb-25 04:50:57 (2025-Feb-25 02:50:57 GMT): 40%
2025-Feb-25 04:50:57 (2025-Feb-25 02:50:57 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-25 04:50:57 (2025-Feb-25 02:50:57 GMT): 60%
2025-Feb-25 04:50:57 (2025-Feb-25 02:50:57 GMT): 70%
2025-Feb-25 04:50:57 (2025-Feb-25 02:50:57 GMT): 80%
2025-Feb-25 04:50:58 (2025-Feb-25 02:50:58 GMT): 90%

Finished Calculating power
2025-Feb-25 04:50:58 (2025-Feb-25 02:50:58 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2844.09MB/4304.20MB/2892.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2844.09MB/4304.20MB/2892.82MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2844.09MB/4304.20MB/2892.82MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2844.09MB/4304.20MB/2892.82MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-25 04:50:58 (2025-Feb-25 02:50:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        1.24833399 	   34.5187%
Total Switching Power:       2.36720901 	   65.4577%
Total Leakage Power:         0.00085265 	    0.0236%
Total Power:                 3.61639566
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.6596     0.08709   0.0002252      0.7469       20.65
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.5511       2.214   0.0006218       2.766       76.49
Clock (Combinational)            0.03762     0.06568   5.738e-06      0.1033       2.857
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              1.248       2.367   0.0008527       3.616         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.248       2.367   0.0008527       3.616         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.03762     0.06568   5.738e-06      0.1033       2.857
-----------------------------------------------------------------------------------------
Total                            0.03762     0.06568   5.738e-06      0.1033       2.857
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:   FE_OFC840_mem_la_addr_3 (CLKINVX20):          0.01479
*              Highest Leakage Power: CDN_MBIT_reg_op2_reg[0]_MB_reg_op2_reg[1]_MB_reg_op2_reg[2]_MB_reg_op2_reg[3] (DFF4X2):        6.554e-07
*                Total Cap:      1.22574e-10 F
*                Total instances in design: 11043
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2847.21MB/4304.20MB/2892.82MB)
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report picorv32.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 2950.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:02.6  ELAPSED TIME: 3.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -161.02100 -139.80700 266.71000 283.19750
<CMD> zoomBox -44.90850 -8.80000 217.77200 250.97800
<CMD> zoomBox 22.84200 74.21250 159.96300 209.81850
<CMD> zoomBox 49.86200 116.28750 110.70400 176.45700
<CMD> zoomBox 59.23500 131.65850 90.99450 163.06700
<CMD> zoomBox 64.12750 139.68200 80.70600 156.07750
<CMD> zoomBox 63.36750 138.00100 82.87200 157.29000
<CMD> zoomBox 62.47400 136.02350 85.42000 158.71600
<CMD> zoomBox 60.18550 130.95950 91.94500 162.36800
<CMD> zoomBox 57.01800 123.95000 100.97600 167.42250
<CMD> zoomBox 42.70600 92.28200 141.77800 190.25950
<CMD> zoomBox 10.45200 20.91200 233.73550 241.72850
<CMD> zoomBox -62.24100 -139.93900 440.98450 357.72600

