<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<title>S2-LP Low Level API: C:/TheSource/Spirit1/DevKits/Projects/Drivers/BSP/Components/S2LP/S2LP_Library/Inc/S2LP_Regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="STcustom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">S2-LP Low Level API
   &#160;<span id="projectnumber">v. 1.3.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7a6499598ddcfcabe96e224cb4a6d834.html">Projects</a></li><li class="navelem"><a class="el" href="dir_ab55536b81c3b49c44030025b2b112b6.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_5c41ff7396e07dea1d6f289347934c9f.html">BSP</a></li><li class="navelem"><a class="el" href="dir_60f3cb24bec2721a89b863324089cbd6.html">Components</a></li><li class="navelem"><a class="el" href="dir_cd5faf5bdefb4a68d0905ed710d3b0d1.html">S2LP</a></li><li class="navelem"><a class="el" href="dir_1e943b409b9f4ba02f6a8785d4e9fcbd.html">S2LP_Library</a></li><li class="navelem"><a class="el" href="dir_a4e5b1725cb2b97a4f3a438973ca2d02.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">S2LP_Regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s2_l_p___regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa786bc14e08a7eab0966f9ccb0be28c4">   30</a></span>&#160;<span class="preprocessor">#define GPIO0_CONF_ADDR                 ((uint8_t)0x00)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define GPIO_SELECT_REGMASK                     ((uint8_t)0xF8)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define GPIO_MODE_REGMASK                       ((uint8_t)0x03)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a070e4195913036f0c944acc1d15525e4">   46</a></span>&#160;<span class="preprocessor">#define GPIO1_CONF_ADDR                 ((uint8_t)0x01)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define GPIO_SELECT_REGMASK                     ((uint8_t)0xF8)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define GPIO_MODE_REGMASK                       ((uint8_t)0x03)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a5f31514cf0f58a75d51acebe429409da">   62</a></span>&#160;<span class="preprocessor">#define GPIO2_CONF_ADDR                 ((uint8_t)0x02)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define GPIO_SELECT_REGMASK                     ((uint8_t)0xF8)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define GPIO_MODE_REGMASK                       ((uint8_t)0x03)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a12bb72acc48d2a9885c22ef5e01f017c">   78</a></span>&#160;<span class="preprocessor">#define GPIO3_CONF_ADDR                 ((uint8_t)0x03)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a75b57261307cb2733490868192dbe55e">   80</a></span>&#160;<span class="preprocessor">#define GPIO_SELECT_REGMASK                     ((uint8_t)0xF8)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a124ea5c803e04551a975e77113ef4823">   81</a></span>&#160;<span class="preprocessor">#define GPIO_MODE_REGMASK                       ((uint8_t)0x03)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a586d5775e9196451187cd4a4747da81c">   95</a></span>&#160;<span class="preprocessor">#define MCU_CK_CONF_ADDR                        ((uint8_t)0x04)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a64678cdba6e48a4026807c7b54d4d84e">   97</a></span>&#160;<span class="preprocessor">#define EN_MCU_CLK_REGMASK                      ((uint8_t)0x80)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a76cf6fd691b8331d32e484f0d308c700">   98</a></span>&#160;<span class="preprocessor">#define CLOCK_TAIL_REGMASK                      ((uint8_t)0x60)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad644931158f23a3620f5c86c9a3e86ab">   99</a></span>&#160;<span class="preprocessor">#define XO_RATIO_REGMASK                        ((uint8_t)0x1E)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad47286c5cd66b656da297aab20e0f0d7">  100</a></span>&#160;<span class="preprocessor">#define RCO_RATIO_REGMASK                       ((uint8_t)0x01)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a34cc583b3af97e56608ba181d6bbe35d">  113</a></span>&#160;<span class="preprocessor">#define SYNT3_ADDR                      ((uint8_t)0x05)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#adf7a639ad095fe79de6c36e0607c4e6e">  115</a></span>&#160;<span class="preprocessor">#define PLL_CP_ISEL_REGMASK                     ((uint8_t)0xE0)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a9222e0b9a8007aebb62bab3f0a45731a">  116</a></span>&#160;<span class="preprocessor">#define BS_REGMASK                      ((uint8_t)0x10)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1815025a847d60d0478ebf1ff4897523">  117</a></span>&#160;<span class="preprocessor">#define SYNT_27_24_REGMASK                      ((uint8_t)0x0F)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a34b833179308423083825f6d786b4453">  128</a></span>&#160;<span class="preprocessor">#define SYNT2_ADDR                      ((uint8_t)0x06)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2c561f112d0bd2d59a5e759e3b44f07e">  130</a></span>&#160;<span class="preprocessor">#define SYNT_23_16_REGMASK                      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae3bf380f3c7bafbca3280985dac70365">  141</a></span>&#160;<span class="preprocessor">#define SYNT1_ADDR                      ((uint8_t)0x07)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7054bef4aa04fe9898215b01522886e7">  143</a></span>&#160;<span class="preprocessor">#define SYNT_15_8_REGMASK                       ((uint8_t)0xFF)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3f4fbc2c77b2ce57c54a555b1a92d05f">  154</a></span>&#160;<span class="preprocessor">#define SYNT0_ADDR                      ((uint8_t)0x08)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aaced92b78dbe64a157801ab443963d5c">  156</a></span>&#160;<span class="preprocessor">#define SYNT_7_0_REGMASK                        ((uint8_t)0xFF)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a0944f6efb7c53adea81b718efe37a7f9">  167</a></span>&#160;<span class="preprocessor">#define IF_OFFSET_ANA_ADDR                      ((uint8_t)0x09)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad35ebbe1d3091039caf23da1a65a049d">  169</a></span>&#160;<span class="preprocessor">#define IF_OFFSET_ANA_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a0d96090d14b6d80445b9c10532c02e14">  180</a></span>&#160;<span class="preprocessor">#define IF_OFFSET_DIG_ADDR                      ((uint8_t)0x0A)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a6427ac647176671a0c7900eeb2efa6a5">  182</a></span>&#160;<span class="preprocessor">#define IF_OFFSET_DIG_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aab7fc104d7debf4f0751c333ff8c56d8">  193</a></span>&#160;<span class="preprocessor">#define CH_SPACE_ADDR                   ((uint8_t)0x0C)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7688f43a7c97d48d9cf4605a78aeb874">  195</a></span>&#160;<span class="preprocessor">#define CH_SPACE_REGMASK                        ((uint8_t)0xFF)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a614e231db2e488835f22ec1036457ea6">  206</a></span>&#160;<span class="preprocessor">#define CHNUM_ADDR                      ((uint8_t)0x0D)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af9e144c628433df988a6615644d5a662">  208</a></span>&#160;<span class="preprocessor">#define CH_NUM_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad128e609399c0b7ce75123976eebe1dc">  219</a></span>&#160;<span class="preprocessor">#define MOD4_ADDR                       ((uint8_t)0x0E)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2e4108e34f0d1a8cae94c3965dbd0d35">  221</a></span>&#160;<span class="preprocessor">#define DATARATE_M_15_8_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a117ecbcd5261e4fee097a6e4e6aa6252">  232</a></span>&#160;<span class="preprocessor">#define MOD3_ADDR                       ((uint8_t)0x0F)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3573e7341506d6b36d96e624489e56c3">  234</a></span>&#160;<span class="preprocessor">#define DATARATE_M_7_0_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af79f92dbeff2bcb6cdb07f83d2a0e34e">  246</a></span>&#160;<span class="preprocessor">#define MOD2_ADDR                       ((uint8_t)0x10)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a0d0da261aacbaf22850a8c128061703d">  248</a></span>&#160;<span class="preprocessor">#define MOD_TYPE_REGMASK                        ((uint8_t)0xF0)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab18ac33eafe43897eb07fe4a485bb8e9">  249</a></span>&#160;<span class="preprocessor">#define DATARATE_E_REGMASK                      ((uint8_t)0x0F)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a27e8d27b247880a5a8ada2f4921e1269">  263</a></span>&#160;<span class="preprocessor">#define MOD1_ADDR                       ((uint8_t)0x11)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af0313ba058b6f6a11b825210fe28a7d2">  265</a></span>&#160;<span class="preprocessor">#define PA_INTERP_EN_REGMASK                    ((uint8_t)0x80)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a735a765d12c967ac94af350edb2cc09d">  266</a></span>&#160;<span class="preprocessor">#define MOD_INTERP_EN_REGMASK                   ((uint8_t)0x40)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a20e057c9824248f2ad78da6cbaa47d08">  267</a></span>&#160;<span class="preprocessor">#define G4FSK_CONST_MAP_REGMASK                 ((uint8_t)0x30)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#abbf0490a2c80b532561da096a2f09429">  268</a></span>&#160;<span class="preprocessor">#define FDEV_E_REGMASK                  ((uint8_t)0x0F)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae575dfda5232d88a48cc621440e7dde0">  279</a></span>&#160;<span class="preprocessor">#define MOD0_ADDR                       ((uint8_t)0x12)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab3fa5a811d534a15309b99dd179f0bf1">  281</a></span>&#160;<span class="preprocessor">#define FDEV_M_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af7379564c1968301bba36c07b115d042">  293</a></span>&#160;<span class="preprocessor">#define CHFLT_ADDR                      ((uint8_t)0x13)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab7b7ecb3ba813e5075e9088feadb0baa">  295</a></span>&#160;<span class="preprocessor">#define CHFLT_M_REGMASK                 ((uint8_t)0xF0)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a83c60efc6ad3a47b2c5cc05a54bad4dd">  296</a></span>&#160;<span class="preprocessor">#define CHFLT_E_REGMASK                 ((uint8_t)0x0F)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af614ac79233b24c5b7fa038df75ecb70">  310</a></span>&#160;<span class="preprocessor">#define AFC2_ADDR                       ((uint8_t)0x14)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa4e17ef4fde11bd3605ced701fe2f07d">  312</a></span>&#160;<span class="preprocessor">#define AFC_FREEZE_ON_SYNC_REGMASK                      ((uint8_t)0x80)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa9749d3f12f85fe4603e2f0205ba272c">  313</a></span>&#160;<span class="preprocessor">#define AFC_ENABLED_REGMASK                     ((uint8_t)0x40)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2d3892c5e6e505c78c5645b06da8f627">  314</a></span>&#160;<span class="preprocessor">#define AFC_MODE_REGMASK                        ((uint8_t)0x20)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a4eb1814ea28929d2602f040d8f82305d">  325</a></span>&#160;<span class="preprocessor">#define AFC1_ADDR                       ((uint8_t)0x15)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad70b1ab9173e585965a796534e0523ae">  327</a></span>&#160;<span class="preprocessor">#define AFC_FAST_PERIOD_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#acad8c2352ba08d875e4aa88e1c0d34a0">  339</a></span>&#160;<span class="preprocessor">#define AFC0_ADDR                       ((uint8_t)0x16)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8cae18cff2e807147ae5828dc8e8f54b">  341</a></span>&#160;<span class="preprocessor">#define AFC_FAST_GAIN_REGMASK                   ((uint8_t)0xF0)</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afde566353647719766027e852e3a1406">  342</a></span>&#160;<span class="preprocessor">#define AFC_SLOW_GAIN_REGMASK                   ((uint8_t)0x0F)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a091995be2324d7dab365e4cebdd34fb4">  355</a></span>&#160;<span class="preprocessor">#define RSSI_FLT_ADDR                   ((uint8_t)0x17)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#abda4d5d1b8d5adcac070559304f41a8d">  357</a></span>&#160;<span class="preprocessor">#define RSSI_FLT_REGMASK                        ((uint8_t)0xF0)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab1b14349296a0a0e4857c77f0d2a6a5b">  358</a></span>&#160;<span class="preprocessor">#define CS_MODE_REGMASK                 ((uint8_t)0x0C)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a4fba052a617be99edec66f798bb4c63c">  369</a></span>&#160;<span class="preprocessor">#define RSSI_TH_ADDR                    ((uint8_t)0x18)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1a70007fbb6bd0cc3e1c24f42e730658">  371</a></span>&#160;<span class="preprocessor">#define RSSI_TH_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae77ec9d377a4c840efd71d4557fb7020">  386</a></span>&#160;<span class="preprocessor">#define ANT_SELECT_CONF_ADDR                    ((uint8_t)0x1F)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3cd0224458330d2896586a4e28fc1cac">  388</a></span>&#160;<span class="preprocessor">#define EQU_CTRL_REGMASK                        ((uint8_t)0x60)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8627050e4b8884e0d299e56b74270b3b">  389</a></span>&#160;<span class="preprocessor">#define CS_BLANKING_REGMASK                     ((uint8_t)0x10)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a5175723f34dfad7d175573a793950847">  390</a></span>&#160;<span class="preprocessor">#define AS_ENABLE_REGMASK                       ((uint8_t)0x08)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a156a450a128978983af0d4669e26aa3e">  391</a></span>&#160;<span class="preprocessor">#define AS_MEAS_TIME_REGMASK                    ((uint8_t)0x07)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8bf84a40262a4bf8f1fa997a5752cefc">  404</a></span>&#160;<span class="preprocessor">#define CLOCKREC1_ADDR                  ((uint8_t)0x20)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a77698d8857211e7ac067a14ba91ef575">  406</a></span>&#160;<span class="preprocessor">#define CLK_REC_P_GAIN_SLOW_REGMASK                     ((uint8_t)0xE0)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3815e029687972170f5ae7237c301c99">  407</a></span>&#160;<span class="preprocessor">#define CLK_REC_ALGO_SEL_REGMASK                        ((uint8_t)0x10)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a06705dbc5b2e34309a3ac729ecc5f2af">  408</a></span>&#160;<span class="preprocessor">#define CLK_REC_I_GAIN_SLOW_REGMASK                     ((uint8_t)0x0F)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a5b4acc04016b0488a624ab1708944fb1">  421</a></span>&#160;<span class="preprocessor">#define CLOCKREC0_ADDR                  ((uint8_t)0x21)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1ed1c3eec538d26fbd423bbc40c903eb">  423</a></span>&#160;<span class="preprocessor">#define CLK_REC_P_GAIN_FAST_REGMASK                     ((uint8_t)0xE0)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab54e9dc4d0dceca3a59319f2e9919acf">  424</a></span>&#160;<span class="preprocessor">#define PSTFLT_LEN_REGMASK                      ((uint8_t)0x10)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab07a759ecf860a1c94012da00b8a6f5a">  425</a></span>&#160;<span class="preprocessor">#define CLK_REC_I_GAIN_FAST_REGMASK                     ((uint8_t)0x0F)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7e2f7127f4de96c63d3f0b8f1f37cc4a">  437</a></span>&#160;<span class="preprocessor">#define PCKTCTRL6_ADDR                  ((uint8_t)0x2B)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a859611af4f388dc08514b5f7c0bd216d">  439</a></span>&#160;<span class="preprocessor">#define SYNC_LEN_REGMASK                        ((uint8_t)0xFC)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad3d19e05f197c71602e52a2a14d3a1b1">  440</a></span>&#160;<span class="preprocessor">#define PREAMBLE_LEN_9_8_REGMASK                        ((uint8_t)0x03)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#abff06da9ff5151b5aed93dfc249fa9c7">  451</a></span>&#160;<span class="preprocessor">#define PCKTCTRL5_ADDR                  ((uint8_t)0x2C)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a0e59406df523855d961d480f8555fd04">  453</a></span>&#160;<span class="preprocessor">#define PREAMBLE_LEN_7_0_REGMASK                        ((uint8_t)0xFF)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3fd70e6cc0d13ef3fef97b7a58b3af9a">  467</a></span>&#160;<span class="preprocessor">#define PCKTCTRL4_ADDR                  ((uint8_t)0x2D)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3bee81ef2034df2cbb38e504c16070c2">  469</a></span>&#160;<span class="preprocessor">#define LEN_WID_REGMASK                 ((uint8_t)0x80)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aeb24836b5062ca31fec796bdd533dc08">  470</a></span>&#160;<span class="preprocessor">#define ADDRESS_LEN_REGMASK                     ((uint8_t)0x08)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ac2d2aa6f9eb2e0c59d60ecddd4c6fc56">  485</a></span>&#160;<span class="preprocessor">#define PCKTCTRL3_ADDR                  ((uint8_t)0x2E)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae2cfbe641c4749a4d5392241ea84f416">  487</a></span>&#160;<span class="preprocessor">#define PCKT_FRMT_REGMASK                       ((uint8_t)0xC0)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aee4594bce2f15d24a978ec4f91f64e74">  488</a></span>&#160;<span class="preprocessor">#define RX_MODE_REGMASK                 ((uint8_t)0x30)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7bf08e06c2dcf44b71db81d3942552b2">  489</a></span>&#160;<span class="preprocessor">#define FSK4_SYM_SWAP_REGMASK                   ((uint8_t)0x08)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a022ff8db64051015e1ad66233441a312">  490</a></span>&#160;<span class="preprocessor">#define BYTE_SWAP_REGMASK                       ((uint8_t)0x04)</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a0958214d333f3d618e5285f2af993872">  491</a></span>&#160;<span class="preprocessor">#define PREAMBLE_SEL_REGMASK                    ((uint8_t)0x03)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a9651469641dbbabc53190d2dbb69d526">  508</a></span>&#160;<span class="preprocessor">#define PCKTCTRL2_ADDR                  ((uint8_t)0x2F)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#abb530f48872df890c0796fa28c5dec0c">  510</a></span>&#160;<span class="preprocessor">#define FCS_TYPE_4G_REGMASK                     ((uint8_t)0x20)</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a072443b3c2bc45e53186f60bbe3beb2a">  511</a></span>&#160;<span class="preprocessor">#define FEC_TYPE_4G_REGMASK                     ((uint8_t)0x10)</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#acc2c39e27157cb0bd49994ccd4705d31">  512</a></span>&#160;<span class="preprocessor">#define INT_EN_4G_REGMASK                       ((uint8_t)0x08)</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afdd1d2cc093aaed94eebe5b81340deb9">  513</a></span>&#160;<span class="preprocessor">#define MBUS_3OF6_EN_REGMASK                    ((uint8_t)0x04)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a65d09c3afd6675920a5878b4d0a85d41">  514</a></span>&#160;<span class="preprocessor">#define MANCHESTER_EN_REGMASK                   ((uint8_t)0x02)</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1ae63570054c556051b931c4e04b47c1">  515</a></span>&#160;<span class="preprocessor">#define FIX_VAR_LEN_REGMASK                     ((uint8_t)0x01)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#adf6eba8796306b2ae2fdbf9ded43193b">  530</a></span>&#160;<span class="preprocessor">#define PCKTCTRL1_ADDR                  ((uint8_t)0x30)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a666abcf6e4852c20438892f629b633c0">  532</a></span>&#160;<span class="preprocessor">#define CRC_MODE_REGMASK                        ((uint8_t)0xE0)</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a47a63d8693513ea217f8ca7b797121aa">  533</a></span>&#160;<span class="preprocessor">#define WHIT_EN_REGMASK                 ((uint8_t)0x10)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afd71cf875d1aeb7183dd6c54f6e65515">  534</a></span>&#160;<span class="preprocessor">#define TXSOURCE_REGMASK                        ((uint8_t)0x0C)</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a9d7211a3b6276fb7b07c2e3a0c11c860">  535</a></span>&#160;<span class="preprocessor">#define SECOND_SYNC_SEL_REGMASK                 ((uint8_t)0x02)</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a50b4cb6f42f1cb1e7728a4528a73ae47">  536</a></span>&#160;<span class="preprocessor">#define FEC_EN_REGMASK                  ((uint8_t)0x01)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aad6b4ee52f42bc877cfcc2df8826bfc9">  547</a></span>&#160;<span class="preprocessor">#define PCKTLEN1_ADDR                   ((uint8_t)0x31)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae28d8308a92c700ab18e55dd1910c6c3">  549</a></span>&#160;<span class="preprocessor">#define PCKTLEN1_REGMASK                        ((uint8_t)0xFF)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ac753fab63e20db4e5f39cb4eaf44436d">  560</a></span>&#160;<span class="preprocessor">#define PCKTLEN0_ADDR                   ((uint8_t)0x32)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a5d03f7e4d00031b78e37c3c38d338bff">  562</a></span>&#160;<span class="preprocessor">#define PCKTLEN0_REGMASK                        ((uint8_t)0xFF)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#abf6ff84f41fb073f55ce95b6d6573f78">  573</a></span>&#160;<span class="preprocessor">#define SYNC3_ADDR                      ((uint8_t)0x33)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad3f3cb4b0b4fe77ad9db64d893d5c4a1">  575</a></span>&#160;<span class="preprocessor">#define SYNC3_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a66dbda7f26448871d70040a7274142cd">  586</a></span>&#160;<span class="preprocessor">#define SYNC2_ADDR                      ((uint8_t)0x34)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8f61419bd8200ccf33d806dae0bb3d62">  588</a></span>&#160;<span class="preprocessor">#define SYNC2_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a6e3eebdbd249e740b6d22b8ad537a65c">  599</a></span>&#160;<span class="preprocessor">#define SYNC1_ADDR                      ((uint8_t)0x35)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad538ea1e3f374a172777fdf2541d28ea">  601</a></span>&#160;<span class="preprocessor">#define SYNC1_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a6b705d6a2d0313b129adbcb0d1cd136c">  612</a></span>&#160;<span class="preprocessor">#define SYNC0_ADDR                      ((uint8_t)0x36)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a73274bacc2d18e1bf75ad0f736b8693d">  614</a></span>&#160;<span class="preprocessor">#define SYNC0_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a5447b3f74b4c49d9ad2a7e2e673fd019">  627</a></span>&#160;<span class="preprocessor">#define QI_ADDR                 ((uint8_t)0x37)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a153247fcbe66cebde096113409d463fa">  629</a></span>&#160;<span class="preprocessor">#define SQI_TH_REGMASK                  ((uint8_t)0xE0)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a140ae6fc54e940c1880897061da701be">  630</a></span>&#160;<span class="preprocessor">#define PQI_TH_REGMASK                  ((uint8_t)0x1E)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a140b8802a3665aae33b634cb61150c15">  631</a></span>&#160;<span class="preprocessor">#define SQI_EN_REGMASK                  ((uint8_t)0x01)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a38d7d69bc7d87c34f40c1123c8ea6c51">  642</a></span>&#160;<span class="preprocessor">#define PCKT_PSTMBL_ADDR                        ((uint8_t)0x38)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8e93eb69c4c547807c0553db822a0893">  644</a></span>&#160;<span class="preprocessor">#define PCKT_PSTMBL_REGMASK                     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a815d99c5243a4dceffab61b324455f6b">  660</a></span>&#160;<span class="preprocessor">#define PROTOCOL2_ADDR                  ((uint8_t)0x39)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ac81465c203a5cb8a7c56ab187410b005">  662</a></span>&#160;<span class="preprocessor">#define CS_TIMEOUT_MASK_REGMASK                 ((uint8_t)0x80)</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af0ee672c6d3f650dae48b901ef1dcb15">  663</a></span>&#160;<span class="preprocessor">#define SQI_TIMEOUT_MASK_REGMASK                        ((uint8_t)0x40)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#abb32ec2563888ac6c2a5678d42d7a189">  664</a></span>&#160;<span class="preprocessor">#define PQI_TIMEOUT_MASK_REGMASK                        ((uint8_t)0x20)</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7be4af83b67f0faf2b0a6b5d1266f96e">  665</a></span>&#160;<span class="preprocessor">#define TX_SEQ_NUM_RELOAD_REGMASK                       ((uint8_t)0x18)</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1024ce2fbe39d87e1841a643a36f809c">  666</a></span>&#160;<span class="preprocessor">#define FIFO_GPIO_OUT_MUX_SEL_REGMASK                   ((uint8_t)0x04)</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a9d88ea3f8eed42c1cf354d36f0332b41">  667</a></span>&#160;<span class="preprocessor">#define LDC_TIMER_MULT_REGMASK                  ((uint8_t)0x03)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a52940c0ecba2884ead739af87de5330a">  685</a></span>&#160;<span class="preprocessor">#define PROTOCOL1_ADDR                  ((uint8_t)0x3A)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a98664862c29258a381a454a9d77cc996">  687</a></span>&#160;<span class="preprocessor">#define LDC_MODE_REGMASK                        ((uint8_t)0x80)</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#abae87281b01b36d4492e453a523b09b0">  688</a></span>&#160;<span class="preprocessor">#define LDC_RELOAD_ON_SYNC_REGMASK                      ((uint8_t)0x40)</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1e77de2bf8a3259f88542a2ea68ad55e">  689</a></span>&#160;<span class="preprocessor">#define PIGGYBACKING_REGMASK                    ((uint8_t)0x20)</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae0d14f48c742056b1f9191598939b5a3">  690</a></span>&#160;<span class="preprocessor">#define FAST_CS_TERM_EN_REGMASK                 ((uint8_t)0x10)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a57a30589d6012f8fd4e2e5f876bbecc3">  691</a></span>&#160;<span class="preprocessor">#define SEED_RELOAD_REGMASK                     ((uint8_t)0x08)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aab4d5eca3b49e35f49fbecffe8b5941a">  692</a></span>&#160;<span class="preprocessor">#define CSMA_ON_REGMASK                 ((uint8_t)0x04)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afb9474ad9e7ba239213cb9a0fef2e3b3">  693</a></span>&#160;<span class="preprocessor">#define CSMA_PERS_ON_REGMASK                    ((uint8_t)0x02)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af2f5485f49fd4656358f6cb162152923">  694</a></span>&#160;<span class="preprocessor">#define AUTO_PCKT_FLT_REGMASK                   ((uint8_t)0x01)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a80cc63871ea002b949f15f1214e87751">  709</a></span>&#160;<span class="preprocessor">#define PROTOCOL0_ADDR                  ((uint8_t)0x3B)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae113222fd69859d53f86ea84abd67aee">  711</a></span>&#160;<span class="preprocessor">#define NMAX_RETX_REGMASK                       ((uint8_t)0xF0)</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aaac89101d43b7731d7636742ff73929c">  712</a></span>&#160;<span class="preprocessor">#define NACK_TX_REGMASK                 ((uint8_t)0x08)</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8d032ef71a4753b535bfa1a10b50dcc7">  713</a></span>&#160;<span class="preprocessor">#define AUTO_ACK_REGMASK                        ((uint8_t)0x04)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2b606f7dbe3e8f1092e6f92997a52921">  714</a></span>&#160;<span class="preprocessor">#define PERS_RX_REGMASK                 ((uint8_t)0x02)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a0fa6080d6ca11e8fd57e42116b27a28c">  726</a></span>&#160;<span class="preprocessor">#define FIFO_CONFIG3_ADDR                       ((uint8_t)0x3C)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa176150f9b227ee6e929700e56543b0d">  728</a></span>&#160;<span class="preprocessor">#define RX_AFTHR_REGMASK                        ((uint8_t)0x7F)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a259019c369b41b8b42e124ec598863b7">  740</a></span>&#160;<span class="preprocessor">#define FIFO_CONFIG2_ADDR                       ((uint8_t)0x3D)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a76604fd63cf196bc70cbfac06a4058f4">  742</a></span>&#160;<span class="preprocessor">#define RX_AETHR_REGMASK                        ((uint8_t)0x7F)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#adc0348e31e3f43cf77397dd0c9600d19">  754</a></span>&#160;<span class="preprocessor">#define FIFO_CONFIG1_ADDR                       ((uint8_t)0x3E)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a746b311ce161ed0b3c9dd7595f665ffc">  756</a></span>&#160;<span class="preprocessor">#define TX_AFTHR_REGMASK                        ((uint8_t)0x7F)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#acc0e94812de07a169a7cef85c5977e1e">  768</a></span>&#160;<span class="preprocessor">#define FIFO_CONFIG0_ADDR                       ((uint8_t)0x3F)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad00cca36583b3148d8968385f7315f27">  770</a></span>&#160;<span class="preprocessor">#define TX_AETHR_REGMASK                        ((uint8_t)0x7F)</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae49cf4626ed318fa60ef3e8dbda4aefb">  788</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_OPTIONS_ADDR                   ((uint8_t)0x40)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae72b9b6cb32d59f2eeadd1c0784715ea">  790</a></span>&#160;<span class="preprocessor">#define RX_TIMEOUT_AND_OR_SEL_REGMASK                   ((uint8_t)0x40)</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a551e4637dde13a28ce406ab9f9420ad5">  791</a></span>&#160;<span class="preprocessor">#define SOURCE_ADDR_FLT_REGMASK                 ((uint8_t)0x10)</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad705d1a4662169496521a1a505a48a46">  792</a></span>&#160;<span class="preprocessor">#define DEST_VS_BROADCAST_ADDR_REGMASK                  ((uint8_t)0x08)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae37a85c59732d51a7c9ffcb4749cc87a">  793</a></span>&#160;<span class="preprocessor">#define DEST_VS_MULTICAST_ADDR_REGMASK                  ((uint8_t)0x04)</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2c8237fe899ea49de71a6c95ac1be21c">  794</a></span>&#160;<span class="preprocessor">#define DEST_VS_SOURCE_ADDR_REGMASK                     ((uint8_t)0x02)</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af7a6fed84db9e05ea763f847a692e1a3">  795</a></span>&#160;<span class="preprocessor">#define CRC_FLT_REGMASK                 ((uint8_t)0x01)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1943a56ae197b5fe3e2a9e7c0bbdd2e9">  806</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS4_ADDR                    ((uint8_t)0x41)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa19e8bd7699a5ef3a357829aa7458459">  808</a></span>&#160;<span class="preprocessor">#define RX_SOURCE_MASK_DUAL_SYNC3_REGMASK                       ((uint8_t)0xFF)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1303c5dc208bdf77da84d123b0d9559e">  819</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS3_ADDR                    ((uint8_t)0x42)</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab9b348a46c480a0d66e0fa6e7a27759f">  821</a></span>&#160;<span class="preprocessor">#define RX_SOURCE_ADDR_DUAL_SYNC2_REGMASK                       ((uint8_t)0xFF)</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a6a54fe327205e10c2d16deba3364214d">  832</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS2_ADDR                    ((uint8_t)0x43)</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a6986388e8a7725ecb19da5f2a0c8a6e6">  834</a></span>&#160;<span class="preprocessor">#define BROADCAST_ADDR_DUAL_SYNC1_REGMASK                       ((uint8_t)0xFF)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab30e8dd3168c389ebca41eae93931a57">  845</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS1_ADDR                    ((uint8_t)0x44)</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a07a846ce412dc75d1586ed9949488b4a">  847</a></span>&#160;<span class="preprocessor">#define MULTICAST_ADDR_DUAL_SYNC0_REGMASK                       ((uint8_t)0xFF)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad3a56d00a75182e540b8fb5423a91c8e">  858</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS0_ADDR                    ((uint8_t)0x45)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2a36d9307ceb58077692ce5c6f1e96fb">  860</a></span>&#160;<span class="preprocessor">#define TX_SOURCE_ADDR_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7f2fd302aeb01c0653d1f73f6ddd080f">  871</a></span>&#160;<span class="preprocessor">#define TIMERS5_ADDR                    ((uint8_t)0x46)</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ac4d7005c8b97490a741d602a9b0b438f">  873</a></span>&#160;<span class="preprocessor">#define RX_TIMER_CNTR_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a9807478850332fc24f74cfdd05ea0555">  884</a></span>&#160;<span class="preprocessor">#define TIMERS4_ADDR                    ((uint8_t)0x47)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8166c7768c6b7f3d3d558d07afd055b0">  886</a></span>&#160;<span class="preprocessor">#define RX_TIMER_PRESC_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a13f4538b8b518295a55e2f54e8807420">  897</a></span>&#160;<span class="preprocessor">#define TIMERS3_ADDR                    ((uint8_t)0x48)</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2670e71bdd708b88cf577ad6e7950504">  899</a></span>&#160;<span class="preprocessor">#define LDC_TIMER_PRESC_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ac82d084dff4d8128f362ab39133ccd5a">  910</a></span>&#160;<span class="preprocessor">#define TIMERS2_ADDR                    ((uint8_t)0x49)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a95b082f480b3a71454d6e6413082bc53">  912</a></span>&#160;<span class="preprocessor">#define LDC_TIMER_CNTR_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aac4b0135137244d89df8660bdef344b5">  923</a></span>&#160;<span class="preprocessor">#define TIMERS1_ADDR                    ((uint8_t)0x4A)</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a25bd76aebe4863bd5cad944bceeb0a60">  925</a></span>&#160;<span class="preprocessor">#define LDC_RELOAD_PRSC_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a9a1387397c1002b186eda0c4b836e964">  936</a></span>&#160;<span class="preprocessor">#define TIMERS0_ADDR                    ((uint8_t)0x4B)</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#adde86da14473ed5ef14804dec7f2bff6">  938</a></span>&#160;<span class="preprocessor">#define LDC_RELOAD_CNTR_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#adc5b1b2861af6b6d3104180546d99329">  949</a></span>&#160;<span class="preprocessor">#define CSMA_CONF3_ADDR                 ((uint8_t)0x4C)</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a628333a2565d681a8fff539293916d21">  951</a></span>&#160;<span class="preprocessor">#define BU_CNTR_SEED_14_8_REGMASK                       ((uint8_t)0xFF)</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#adbf34a2d2a289ac446227abb01d25b06">  962</a></span>&#160;<span class="preprocessor">#define CSMA_CONF2_ADDR                 ((uint8_t)0x4D)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3be4f6d803e08cb3e2f2acb098128833">  964</a></span>&#160;<span class="preprocessor">#define BU_CNTR_SEED_7_0_REGMASK                        ((uint8_t)0xFF)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7e44e86f5fcfc073bb25f4819031f68c">  976</a></span>&#160;<span class="preprocessor">#define CSMA_CONF1_ADDR                 ((uint8_t)0x4E)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aee4d17d9280a2108d9de672d0b3f39ca">  978</a></span>&#160;<span class="preprocessor">#define BU_PRSC_REGMASK                 ((uint8_t)0xFC)</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afa7bb55c5675132120e28b4059724fa8">  979</a></span>&#160;<span class="preprocessor">#define CCA_PERIOD_REGMASK                      ((uint8_t)0x03)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae6d08d330538ce0eb14de57e677b8de0">  992</a></span>&#160;<span class="preprocessor">#define CSMA_CONF0_ADDR                 ((uint8_t)0x4F)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a979353446194ae768d5b2193f6841a3a">  994</a></span>&#160;<span class="preprocessor">#define CCA_LEN_REGMASK                 ((uint8_t)0xF0)</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1c2db859bdf5163894ecaee2151614de">  995</a></span>&#160;<span class="preprocessor">#define NBACKOFF_MAX_REGMASK                    ((uint8_t)0x07)</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a9d5fc08c2de8a392c2fb71f04cec95de"> 1006</a></span>&#160;<span class="preprocessor">#define IRQ_MASK3_ADDR                  ((uint8_t)0x50)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a991b04462b50bec3e68f7468ab241c5e"> 1008</a></span>&#160;<span class="preprocessor">#define INT_MASK_31_24_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae8f0fc17ae04be5fad068c739389c4a9"> 1019</a></span>&#160;<span class="preprocessor">#define IRQ_MASK2_ADDR                  ((uint8_t)0x51)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a4ef022860aadb0a2c98fb1097b4d488a"> 1021</a></span>&#160;<span class="preprocessor">#define INT_MASK_23_16_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad053f7dcc3f395d38586c3d229c00fdd"> 1032</a></span>&#160;<span class="preprocessor">#define IRQ_MASK1_ADDR                  ((uint8_t)0x52)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad428efa2d5ad347dd8685843517320ae"> 1034</a></span>&#160;<span class="preprocessor">#define INT_MASK_15_8_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8c00bd96bc6bd61b2ba746420fcf905b"> 1045</a></span>&#160;<span class="preprocessor">#define IRQ_MASK0_ADDR                  ((uint8_t)0x53)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad25f83d91f07c0821fc32373c14c0c91"> 1047</a></span>&#160;<span class="preprocessor">#define INT_MASK_7_0_REGMASK                    ((uint8_t)0xFF)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a302750ff738be3868b533b57520fbc9d"> 1059</a></span>&#160;<span class="preprocessor">#define FAST_RX_TIMER_ADDR                      ((uint8_t)0x54)</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2a0efc16c39865471b5abd7673b88af8"> 1061</a></span>&#160;<span class="preprocessor">#define RSSI_SETTLING_LIMIT                     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a09e93e2f2b410e5f082c16dc628dc113"> 1073</a></span>&#160;<span class="preprocessor">#define PA_POWER8_ADDR                  ((uint8_t)0x5A)</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad6ba60139b6dda88c44d99a9b39d1604"> 1075</a></span>&#160;<span class="preprocessor">#define PA_LEVEL8_REGMASK                       ((uint8_t)0x7F)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad06c293facc1165ea0d6b262d0f36705"> 1087</a></span>&#160;<span class="preprocessor">#define PA_POWER7_ADDR                  ((uint8_t)0x5B)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af8d522b24063d783aaef032e64d5343a"> 1089</a></span>&#160;<span class="preprocessor">#define PA_LEVEL_7_REGMASK                      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define PA_POWER6_ADDR                  ((uint8_t)0x5C)</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afaa4d0b236491770f14497a884a4bb6d"> 1102</a></span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define PA_LEVEL_6_REGMASK                      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define PA_POWER5_ADDR                  ((uint8_t)0x5D)</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ac78e1a20cca708ac86f08f999b214f59"> 1116</a></span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define PA_LEVEL_5_REGMASK                      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define PA_POWER4_ADDR                  ((uint8_t)0x5E)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad47e431337b8b16f7da0d86a330950a5"> 1130</a></span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define PA_LEVEL_4_REGMASK                      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define PA_POWER3_ADDR                  ((uint8_t)0x5F)</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa59f0850e3512e39c789d495ad3c0bf8"> 1144</a></span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define PA_LEVEL_3_REGMASK                      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define PA_POWER2_ADDR                  ((uint8_t)0x60)</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2e2f3986ac9038f43734f09b5414926f"> 1158</a></span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define PA_LEVEL_2_REGMASK                      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define PA_POWER1_ADDR                  ((uint8_t)0x61)</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a35d9ab86ed34680ea836c789ce8477fd"> 1172</a></span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define PA_LEVEL_1_REGMASK                      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define PA_POWER0_ADDR                  ((uint8_t)0x62)</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab5cc64b7c884fb6a1e7b6ad3ac00e1f7"> 1189</a></span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ac305e3a78900c957d08e47ea03e19c12"> 1190</a></span>&#160;<span class="preprocessor">#define DIG_SMOOTH_EN_REGMASK                   ((uint8_t)0x80)</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a70fa7991da43ea724c302d4106c59055"> 1191</a></span>&#160;<span class="preprocessor">#define PA_MAXDBM_REGMASK                       ((uint8_t)0x40)</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2f762633bf9a1052c1afe41596453248"> 1192</a></span>&#160;<span class="preprocessor">#define PA_RAMP_EN_REGMASK                      ((uint8_t)0x20)</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a03c49dc8abc14b8d712c33acd0d813c8"> 1193</a></span>&#160;<span class="preprocessor">#define PA_RAMP_STEP_LEN_REGMASK                        ((uint8_t)0x18)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define PA_LEVEL_MAX_IDX_REGMASK                        ((uint8_t)0x07)</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define PA_CONFIG1_ADDR                 ((uint8_t)0x63)</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a202ea8f7b8891af3e1a2d2d153297d6d"> 1210</a></span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad3ca8766867785361e4f18fdc32f7319"> 1211</a></span>&#160;<span class="preprocessor">#define LIN_NLOG_REGMASK                        ((uint8_t)0x10)</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af4f85df87804044617bdb24ac3c7fc5d"> 1212</a></span>&#160;<span class="preprocessor">#define FIR_CFG_REGMASK                 ((uint8_t)0xC0)</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define FIR_EN_REGMASK                  ((uint8_t)0x02)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define SYNTH_CONFIG2_ADDR                      ((uint8_t)0x65)</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a8c5e7a71ed42b13a2d9f0863d78f61a9"> 1230</a></span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define PLL_PFD_SPLIT_EN_REGMASK                        ((uint8_t)0x04)</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define VCO_CONFIG_ADDR                 ((uint8_t)0x68)</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a4931a0d0acbd153cee77b2f5c2818af1"> 1247</a></span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae2a36f7d3b18085d88b655057ef7a2a9"> 1248</a></span>&#160;<span class="preprocessor">#define VCO_CALAMP_EXT_SEL_REGMASK                      ((uint8_t)0x20)</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define VCO_CALFREQ_EXT_SEL_REGMASK                     ((uint8_t)0x20)</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define VCO_CALIBR_IN2_ADDR                     ((uint8_t)0x69)</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa994df7e5388aa1960968e7c9800f560"> 1262</a></span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ac24c990ccdee3dc737736562a1bcf419"> 1263</a></span>&#160;<span class="preprocessor">#define VCO_CALAMP_TX_REGMASK                   ((uint8_t)0xF0)</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define VCO_CALAMP_RX_REGMASK                   ((uint8_t)0x0F)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define VCO_CALIBR_IN1_ADDR                     ((uint8_t)0x6A)</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#accbcb741878f44d5f94c2d1bd43636fb"> 1277</a></span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define VCO_CALFREQ_TX_REGMASK                  ((uint8_t)0x7F)</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define VCO_CALIBR_IN0_ADDR                     ((uint8_t)0x6B)</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a19d1095098f5446bd183353aac10c054"> 1291</a></span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define VCO_CALFREQ_RX_REGMASK                  ((uint8_t)0x7F)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define XO_RCO_CONF1_ADDR                       ((uint8_t)0x6C)</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a774e08e9fa1d4bcce5299e7f8966a4f5"> 1308</a></span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define PD_CLKDIV_REGMASK                       ((uint8_t)0x10)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define XO_RCO_CONF0_ADDR                       ((uint8_t)0x6D)</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aed5bec1d72692c8e6001905d59ac9ed9"> 1326</a></span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad0f758ba68c63c5173840f74469e06b7"> 1327</a></span>&#160;<span class="preprocessor">#define EXT_REF_REGMASK                 ((uint8_t)0x80)</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3c3ce492f55ae750ae7d4b84c0ad313d"> 1328</a></span>&#160;<span class="preprocessor">#define GM_CONF_REGMASK                 ((uint8_t)0x70)</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a840fa6fc3d38da569d90e566091e0e5f"> 1329</a></span>&#160;<span class="preprocessor">#define REFDIV_REGMASK                  ((uint8_t)0x08)</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#adb74a52179bdec6dd0611d859719168e"> 1330</a></span>&#160;<span class="preprocessor">#define EXT_RCO_OSC_REGMASK                     ((uint8_t)0x02)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define RCO_CALIBRATION_REGMASK                 ((uint8_t)0x01)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define RCO_CALIBR_CONF3_ADDR                   ((uint8_t)0x6E)</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#acb5bf3eb51f454997b71606908830c76"> 1344</a></span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ad7630d9bbf851b4e9602e9c72456a8a3"> 1345</a></span>&#160;<span class="preprocessor">#define RWT_IN_REGMASK                  ((uint8_t)0xF0)</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define RFB_IN_4_1_REGMASK                      ((uint8_t)0x0F)</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define RCO_CALIBR_CONF2_ADDR                   ((uint8_t)0x6F)</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa280090597948306259b69a6595a62bd"> 1362</a></span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define RFB_IN_0_REGMASK                        ((uint8_t)0x80)</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define PM_CONF4_ADDR                   ((uint8_t)0x75)</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a6c8848d73276b1a6622d2bd2b3107be8"> 1381</a></span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1d54c13a84b78eda640a76c9c374ef05"> 1382</a></span>&#160;<span class="preprocessor">#define TEMP_SENSOR_EN_REGMASK                  ((uint8_t)0x80)</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a912684ff39668ab7f09b43e204227a89"> 1383</a></span>&#160;<span class="preprocessor">#define TEMP_SENS_BUFF_EN_REGMASK                       ((uint8_t)0x40)</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define EXT_SMPS_REGMASK                        ((uint8_t)0x20)</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define PM_CONF3_ADDR                   ((uint8_t)0x76)</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae7d17916d25a9e2b177abada3107a3f8"> 1397</a></span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a5fef2f702a7c563a5d7911f10c124837"> 1398</a></span>&#160;<span class="preprocessor">#define KRM_EN_REGMASK                  ((uint8_t)0x80)</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define KRM_14_8_REGMASK                        ((uint8_t)0x7F)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define PM_CONF2_ADDR                   ((uint8_t)0x77)</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a702ddbb467437df01cb8272a767ab0c4"> 1411</a></span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define KRM_7_0_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define PM_CONF1_ADDR                   ((uint8_t)0x78)</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aeff1687a20d4de2b66828c7b9449a3a9"> 1430</a></span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afab7bf04e91f115e26271cc5b0723295"> 1431</a></span>&#160;<span class="preprocessor">#define BATTERY_LVL_EN_REGMASK                  ((uint8_t)0x40)</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define SET_BLD_TH_REGMASK                      ((uint8_t)0x30)</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define PM_CONF0_ADDR                   ((uint8_t)0x79)</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3edb4536ed85e93918374cf42bb8f4f8"> 1448</a></span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3ad03c1330761a6948197d0e12ca12ff"> 1449</a></span>&#160;<span class="preprocessor">#define SET_SMPS_LVL_REGMASK                    ((uint8_t)0x70)</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define SLEEP_MODE_SEL_REGMASK                  ((uint8_t)0x01)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define MC_STATE1_ADDR                  ((uint8_t)0x8D)</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a4ce9f0495a393a4f911cdaed72ad3ab2"> 1467</a></span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a57107336cd5aed803dbdd05f4e89f654"> 1468</a></span>&#160;<span class="preprocessor">#define RCO_CAL_OK_REGMASK                      ((uint8_t)0x10)</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a340571f140685c0bbda6239710b0336f"> 1469</a></span>&#160;<span class="preprocessor">#define ANT_SEL_REGMASK                 ((uint8_t)0x08)</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7cbfe3da23ae258f0d9d211176ced6dd"> 1470</a></span>&#160;<span class="preprocessor">#define TX_FIFO_FULL_REGMASK                    ((uint8_t)0x04)</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a340a4e2c87a41a462a50cb2877e21d85"> 1471</a></span>&#160;<span class="preprocessor">#define RX_FIFO_EMPTY_REGMASK                   ((uint8_t)0x02)</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define ERROR_LOCK_REGMASK                      ((uint8_t)0x01)</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define MC_STATE0_ADDR                  ((uint8_t)0x8E)</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a2857ec2b8e289fd3b86af15d89e3e0c6"> 1485</a></span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a63e4f26b52a618f3c3121a84b49775c9"> 1486</a></span>&#160;<span class="preprocessor">#define STATE_REGMASK                   ((uint8_t)0xFE)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define XO_ON_REGMASK                   ((uint8_t)0x01)</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define TX_FIFO_STATUS_ADDR                     ((uint8_t)0x8F)</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a4a450ac22f1b406adc3513cfd54d9063"> 1500</a></span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define NELEM_TXFIFO_REGMASK                    ((uint8_t)0x7F)</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define RX_FIFO_STATUS_ADDR                     ((uint8_t)0x90)</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a1f2fc94b27926cbbe1261e6a94303029"> 1514</a></span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define NELEM_RXFIFO_REGMASK                    ((uint8_t)0x7F)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define RCO_CALIBR_OUT4_ADDR                    ((uint8_t)0x94)</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ade31a5702a2d483c3335b93060f78a14"> 1528</a></span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aed9df43c02bce3b61398fe689fa988e8"> 1529</a></span>&#160;<span class="preprocessor">#define RWT_OUT_REGMASK                 ((uint8_t)0xF0)</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define RFB_OUT_4_1_REGMASK                     ((uint8_t)0x0F)</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define RCO_CALIBR_OUT3_ADDR                    ((uint8_t)0x95)</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afc03a06761934a4533a534666fdc72ba"> 1543</a></span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define RFB_OUT_0_REGMASK                       ((uint8_t)0x80)</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define VCO_CALIBR_OUT1_ADDR                    ((uint8_t)0x99)</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aa1acf48a55d4dbbb6438dfac04d76b11"> 1557</a></span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define VCO_CAL_AMP_OUT_REGMASK                 ((uint8_t)0x0F)</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define VCO_CALIBR_OUT0_ADDR                    ((uint8_t)0x9A)</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#aceb3214c8d76b3231f3ba86e27545045"> 1571</a></span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define VCO_CAL_FREQ_OUT_REGMASK                        ((uint8_t)0x7F)</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define TX_PCKT_INFO_ADDR                       ((uint8_t)0x9C)</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af6e3feb2753d5e73d09be38d1f14a86d"> 1586</a></span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a30f73df26695c4c15d475de0e1943040"> 1587</a></span>&#160;<span class="preprocessor">#define TX_SEQ_NUM_REGMASK                      ((uint8_t)0x30)</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define N_RETX_REGMASK                  ((uint8_t)0x0F)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define RX_PCKT_INFO_ADDR                       ((uint8_t)0x9D)</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#abb5430515baf12d3c443e0102a7b951e"> 1602</a></span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a4b644e9464531d4ea0c104478b9e7b10"> 1603</a></span>&#160;<span class="preprocessor">#define NACK_RX_REGMASK                 ((uint8_t)0x04)</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define RX_SEQ_NUM_REGMASK                      ((uint8_t)0x03)</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define AFC_CORR_ADDR                   ((uint8_t)0x9E)</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a6584b5f0f50f330ab9dc67e4c5fe0b6b"> 1616</a></span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define AFC_CORR_REGMASK                        ((uint8_t)0xFF)</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define LINK_QUALIF2_ADDR                       ((uint8_t)0x9F)</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ada35f55db4653bcd1a415a433cc49466"> 1629</a></span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define PQI_REGMASK                     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define LINK_QUALIF1_ADDR                       ((uint8_t)0xA0)</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a0107c62dcfd3edbd69964f0f36ffc7da"> 1643</a></span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#afe6e2f8188fb814c950839e07d03a42c"> 1644</a></span>&#160;<span class="preprocessor">#define CS_REGMASK                      ((uint8_t)0x80)</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define SQI_REGMASK                     ((uint8_t)0x7F)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define RSSI_LEVEL_ADDR                 ((uint8_t)0xA2)</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define RSSI_LEVEL_REGMASK                      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define RX_PCKT_LEN1_ADDR                       ((uint8_t)0xA4)</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae847ff157671475de59a624c0f23432f"> 1670</a></span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define RX_PCKT_LEN_14_8_REGMASK                        ((uint8_t)0xFF)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define RX_PCKT_LEN0_ADDR                       ((uint8_t)0xA5)</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a3b5faa2ff29c95723e7dd7c8ca29e832"> 1683</a></span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define RX_PCKT_LEN_7_0_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define CRC_FIELD3_ADDR                 ((uint8_t)0xA6)</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a966d6071dc4d1a375a3cb3f0e7c8eef1"> 1696</a></span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define CRC_FIELD3_REGMASK                      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define CRC_FIELD2_ADDR                 ((uint8_t)0xA7)</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a14d529ab04fe5a3e8f42de5db684be43"> 1709</a></span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define CRC_FIELD2_REGMASK                      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define CRC_FIELD1_ADDR                 ((uint8_t)0xA8)</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a4e9e590a51ba2303f437dc0d111a645b"> 1722</a></span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define CRC_FIELD1_REGMASK                      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define CRC_FIELD0_ADDR                 ((uint8_t)0xA9)</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#acdef15742cff72a4197f2407203c5d2c"> 1735</a></span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define CRC_FIELD0_REGMASK                      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define RX_ADDRE_FIELD1_ADDR                    ((uint8_t)0xAA)</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a75645e58d095b57efa8d41de1d79f8a3"> 1748</a></span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define RX_ADDRE_FIELD1_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define RX_ADDRE_FIELD0_ADDR                    ((uint8_t)0xAB)</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a714d018c55d49484cb2b059309efa0c3"> 1761</a></span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define RX_ADDRE_FIELD0_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define RSSI_LEVEL_RUN_ADDR                     ((uint8_t)0xEF)</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab6f960428ba793a75f5bdc679c96503f"> 1774</a></span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define RSSI_LEVEL_RUN_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define DEVICE_INFO1_ADDR                       ((uint8_t)0xF0)</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ae529fb9289aac314424f514d2f40ea9c"> 1787</a></span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define PARTNUM_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define DEVICE_INFO0_ADDR                       ((uint8_t)0xF1)</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a7bac69623c5d742e9cec6efda38895c3"> 1800</a></span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define RSSI_LEVEL_REGMASK                      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define IRQ_STATUS3_ADDR                        ((uint8_t)0xFA)</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#af8187d49b019d8d36abf977f7ce7b2bd"> 1813</a></span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define INT_LEVEL_31_24_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define IRQ_STATUS2_ADDR                        ((uint8_t)0xFB)</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#ab62067a473198705f444a83fb62cdc02"> 1826</a></span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define INT_LEVEL_23_16_REGMASK                 ((uint8_t)0xFF)</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define IRQ_STATUS1_ADDR                        ((uint8_t)0xFC)</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a94579a40b4d4591d287105133cfe452d"> 1839</a></span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define INT_LEVEL_15_8_REGMASK                  ((uint8_t)0xFF)</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define IRQ_STATUS0_ADDR                        ((uint8_t)0xFD)</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="_s2_l_p___regs_8h.html#a211b43f7e5315f385bf6adb3c38937b6"> 1852</a></span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define INT_LEVEL_7_0_REGMASK                   ((uint8_t)0xFF)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2015 STMicroelectronics *****END OF FILE****/</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2018 by STMicroelectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
