INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/cond_ini.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cond_ini'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/up_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'up_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_block'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/sol_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sol_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_queens.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_queens'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_pynq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_pynq'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sim_1/new/top_pynq_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_pynq_tb'
