# Day 21 â€“ Generic Mod-N Counter (Parameterized)

## ğŸ“˜ Overview
On **Day 21**, I implemented a **parameterized Mod-N counter** in Verilog.  
Unlike fixed counters, this design uses **Verilog parameters** to configure:
- `N` â†’ modulus (reset after N-1)  
- `WIDTH` â†’ number of bits required  

This makes the counter reusable for any modulus, such as:
- Mod-10 (decade counter)
- Mod-12 (clock hour counter)
- Mod-60 (minutes/seconds in digital clocks)

## ğŸ“‚ Files
- `design.sv` â€“ RTL for Mod-N counter (parameterized)  
- `testbench.sv` â€“ Testbench for Mod-12 simulation  
- `modN_counter.vcd` â€“ Waveform output  

## âš¡ Simulation
1. Reset initializes counter to 0  
2. Counter increments up to N-1 (11 for N=12)  
3. Rolls back to 0 and continues  

## ğŸ“Š Waveform
- Shows counting sequence: 0000 â†’ 0001 â†’ â€¦ â†’ 1011 â†’ 0000  
- Demonstrates cyclic operation  

---

ğŸ› ï¸ Tools: **Verilog, Icarus Verilog, EDA Playground**
