INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/clock_divider/clock_divider.srcs/sim_1/new/clock_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_tb
