#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 25 22:17:17 2026
# Process ID: 852001
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3200.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :103903 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.020 ; gain = 40.836 ; free physical = 82116 ; free virtual = 98576
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 852008
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.609 ; gain = 426.582 ; free physical = 81064 ; free virtual = 97648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject.vhd:2797]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject.vhd:2838]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject.vhd:2913]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U40' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13684]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U41' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13699]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U42' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13714]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U43' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13729]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U44' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13744]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U45' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13759]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U46' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13774]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U47' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13789]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U48' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13804]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U49' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13819]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U50' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13834]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U51' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13849]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U52' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13864]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U53' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13879]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U54' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13894]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U55' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13909]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U56' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13924]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U57' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13939]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U58' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13954]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U59' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13969]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U60' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13984]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U61' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13999]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U62' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14014]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U63' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14029]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U64' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14044]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U65' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14059]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U66' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14074]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U67' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U68' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14104]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U69' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14119]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U70' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14134]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U71' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U72' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14164]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U73' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14179]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U74' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14194]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U75' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14209]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U76' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14224]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U77' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14239]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U78' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14254]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U79' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14269]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U80' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14284]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U81' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U82' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U83' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14329]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U84' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14344]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U85' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14359]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U86' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14374]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U87' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14389]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U88' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14404]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U89' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14419]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U90' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14434]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U91' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14449]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U92' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14464]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U93' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14479]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U94' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14494]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U95' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14509]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U96' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14524]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U97' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14539]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U98' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14554]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U99' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14569]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U100' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14584]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U101' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14599]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U102' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14614]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U103' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14629]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U104' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14644]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U105' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14659]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U106' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14674]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U107' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14689]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U108' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14704]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U109' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U110' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14734]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U111' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14749]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U112' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14764]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U113' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14779]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U114' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14794]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U115' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14809]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U116' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14824]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U117' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14839]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U118' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14854]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U119' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14869]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U120' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14884]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U121' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14899]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U122' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14914]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U123' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14929]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U124' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14944]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U125' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14959]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U126' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14974]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U127' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14989]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U128' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15004]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U129' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15019]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U130' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15034]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U131' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15049]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U132' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15064]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U133' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15079]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U134' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15094]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U135' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U136' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:15124]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:182]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:279]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:39]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:290]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:290]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:223]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:223]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:159]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:106]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6s_14_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6s_14_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6ns_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6ns_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5s_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5s_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5ns_12_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5ns_12_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:106]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:61]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_101/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3149.359 ; gain = 1469.332 ; free physical = 89734 ; free virtual = 105290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3149.359 ; gain = 1469.332 ; free physical = 89603 ; free virtual = 105034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3157.363 ; gain = 1477.336 ; free physical = 89603 ; free virtual = 105034
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:17 . Memory (MB): peak = 3384.637 ; gain = 1704.609 ; free physical = 89072 ; free virtual = 104396
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 220   
	   3 Input   21 Bit       Adders := 582   
	   3 Input   20 Bit       Adders := 788   
	   2 Input   20 Bit       Adders := 164   
	   3 Input   19 Bit       Adders := 334   
	   3 Input   16 Bit       Adders := 3447  
	   2 Input   16 Bit       Adders := 2423  
	   3 Input   15 Bit       Adders := 38    
	   2 Input   15 Bit       Adders := 1159  
	   2 Input   14 Bit       Adders := 779   
	   3 Input   14 Bit       Adders := 30    
	   4 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 771   
	   3 Input   13 Bit       Adders := 100   
	   2 Input   12 Bit       Adders := 559   
	   3 Input   12 Bit       Adders := 178   
	   4 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 177   
	   3 Input   11 Bit       Adders := 158   
	   4 Input   11 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 158   
	   3 Input   10 Bit       Adders := 97    
	   4 Input   10 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 22    
	   2 Input    9 Bit       Adders := 141   
	   4 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 317   
	   3 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 36    
	   2 Input    6 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 449   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               21 Bit    Registers := 209   
	               20 Bit    Registers := 13    
	               19 Bit    Registers := 62    
	               18 Bit    Registers := 67    
	               17 Bit    Registers := 18    
	               16 Bit    Registers := 9013  
	               15 Bit    Registers := 2337  
	               14 Bit    Registers := 972   
	               13 Bit    Registers := 559   
	               12 Bit    Registers := 395   
	               11 Bit    Registers := 235   
	               10 Bit    Registers := 312   
	                9 Bit    Registers := 304   
	                8 Bit    Registers := 732   
	                7 Bit    Registers := 103   
	                6 Bit    Registers := 44    
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 731   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 218   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 892   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 234   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_6s_21_2_0_U180/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U182/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U182/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U182/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U182/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U182/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U163/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U163/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U163/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U163/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U163/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U75/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_15_val_read_reg_3602585_reg is absorbed into DSP mul_16s_6s_21_2_0_U75/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U75/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U75/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U75/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U75/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U247/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U247/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U247/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U247/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U247/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U196/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U196/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U196/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U196/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U196/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U76/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U179/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U179/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U179/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U179/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U179/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U77/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U181/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U181/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U181/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U181/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U181/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U78/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U78/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U78/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U121/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U121/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U121/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U121/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U121/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U51/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U51/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U51/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U248/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U248/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U248/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U248/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U248/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U140/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U140/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U140/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U140/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U140/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U228/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U228/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U228/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U228/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U228/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U90/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U90/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U90/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U90/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U90/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U169/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U169/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U169/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U169/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U169/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U240/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U240/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U240/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U240/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U240/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U209/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U109/buff0_reg, operation Mode is: (A2*(B:0x3ffe3))'.
DSP Report: register data_11_val_read_reg_3602632_reg is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U192/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U192/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U192/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U192/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U192/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U101/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U204/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U204/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U204/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U183/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U183/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U183/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U183/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U183/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U108/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U108/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U108/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U108/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U108/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U127/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U127/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U127/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U127/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U127/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U235/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U235/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U235/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U235/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U235/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U223/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U223/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U223/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U223/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U223/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U611/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U611/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U611/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U611/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U611/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U635/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U635/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U635/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U635/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U635/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U693/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U693/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U693/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U693/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U693/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U606/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U606/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U606/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U606/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U606/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U638/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U638/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U638/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U638/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U638/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U657/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U657/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U657/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U657/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U657/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U639/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U639/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U639/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U639/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U639/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U664/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U664/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U664/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U625/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U625/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U625/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U625/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U625/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U652/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U652/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U652/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U652/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U652/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U590/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U590/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U590/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U590/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U590/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U607/buff0_reg, operation Mode is: (A''*(B:0x3ffeb))'.
DSP Report: register data_45_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: register data_45_val_read_reg_4548712_reg is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U607/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U607/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U623/buff0_reg, operation Mode is: (A''*(B:0x3ffea))'.
DSP Report: register data_45_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U623/buff0_reg.
DSP Report: register data_45_val_read_reg_4548712_reg is absorbed into DSP mul_16s_6s_21_2_0_U623/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U623/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U623/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U623/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U623/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U89/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U88/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U93/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U47/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U47/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U47/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U158/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U158/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U158/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U158/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U158/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U168/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U197/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U162/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U162/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U162/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U243/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U243/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U243/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U243/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U243/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U117/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U131/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U126/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U126/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U208/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U208/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U208/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U208/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U208/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U203/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U203/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U203/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U230/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U230/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U230/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U58/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U146/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U213/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_27_val_read_reg_3602458_reg is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U59/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U59/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U59/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U59/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U59/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U214/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U214/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U214/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U145/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U145/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U145/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U145/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U145/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U43/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U72/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U72/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U72/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U72/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U72/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U106/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U201/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U201/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U201/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U201/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U201/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U175/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U52/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U52/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U148/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U148/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U148/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U148/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U148/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U84/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U55/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U55/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U55/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U55/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U55/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U114/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U114/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U114/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U114/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U114/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U104/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U104/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U104/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U104/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U104/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U134/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U133/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U167/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U118/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U118/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U118/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U66/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U66/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U66/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U66/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U66/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U236/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U236/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U236/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U236/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U236/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U138/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U138/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U138/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U138/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U138/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U44/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U239/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U239/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U239/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U141/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U141/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U155/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U194/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U194/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U194/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U194/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U194/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U177/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U177/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U116/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U116/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U116/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U116/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U116/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U237/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U237/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U237/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U237/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U237/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U160/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U160/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U160/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U160/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U160/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U164/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U164/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U164/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U164/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U164/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U143/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U143/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U143/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U143/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U143/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U222/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U222/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U222/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U222/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U222/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U219/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U219/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U219/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U219/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U219/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U111/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U166/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U191/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U191/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U191/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U191/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U191/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U246/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U246/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U246/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U246/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U246/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U92/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U215/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U215/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U215/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U69/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U69/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U69/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U69/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U69/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U142/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_19_val_read_reg_3602544_reg is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U154/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U154/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U154/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U154/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U154/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U173/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U173/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U173/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U173/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U173/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U202/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U202/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U202/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U202/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U202/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U99/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U120/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U48/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U48/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U48/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U48/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U48/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U170/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U170/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U170/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U147/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U147/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U147/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U147/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U147/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U229/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U229/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U229/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U229/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U229/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U96/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U50/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U152/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U152/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U152/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U152/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U152/buff0_reg.
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[0]' (FDE) to 'sext_ln17_214_reg_3603185_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[1]' (FDE) to 'sext_ln17_214_reg_3603185_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[2]' (FDE) to 'add_ln58_4178_reg_3604852_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[3]' (FDE) to 'add_ln58_4178_reg_3604852_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[4]' (FDE) to 'add_ln58_4178_reg_3604852_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[5]' (FDE) to 'add_ln58_4178_reg_3604852_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[6]' (FDE) to 'add_ln58_4178_reg_3604852_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[7]' (FDE) to 'sext_ln17_214_reg_3603185_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3208_reg_3604721_reg[8]' (FDE) to 'sext_ln17_214_reg_3603185_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[1]' (FDE) to 'mult_262_reg_3602914_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[2]' (FDE) to 'mult_274_reg_3602921_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[3]' (FDE) to 'mult_278_reg_3602927_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[4]' (FDE) to 'mult_278_reg_3602927_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[5]' (FDE) to 'mult_278_reg_3602927_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[6]' (FDE) to 'mult_278_reg_3602927_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[7]' (FDE) to 'mult_278_reg_3602927_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[8]' (FDE) to 'mult_278_reg_3602927_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[9]' (FDE) to 'mult_278_reg_3602927_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[10]' (FDE) to 'mult_278_reg_3602927_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[11]' (FDE) to 'mult_278_reg_3602927_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[12]' (FDE) to 'mult_278_reg_3602927_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_286_reg_3602932_reg[13]' (FDE) to 'mult_278_reg_3602927_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3509_reg_3604761_reg[0]' (FDE) to 'sext_ln17_450_reg_3604345_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3509_reg_3604761_reg[1]' (FDE) to 'data_32_val_read_reg_3602403_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3509_reg_3604761_reg[2]' (FDE) to 'data_32_val_read_reg_3602403_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln58_3509_reg_3604761_reg[3]' (FDE) to 'data_32_val_read_reg_3602403_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1969_reg_3604551_reg[0]' (FDE) to 'mult_664_reg_3603434_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1969_reg_3604551_reg[1]' (FDE) to 'mult_664_reg_3603434_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1969_reg_3604551_reg[2]' (FDE) to 'mult_664_reg_3603434_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1969_reg_3604551_reg[3]' (FDE) to 'mult_664_reg_3603434_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1969_reg_3604551_reg[4]' (FDE) to 'mult_664_reg_3603434_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_151_reg_3602895_reg[11]' (FDE) to 'sext_ln17_151_reg_3602895_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[12]' (FDE) to 'mult_699_reg_3603480_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[0]' (FDE) to 'mult_699_reg_3603480_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[1]' (FDE) to 'mult_699_reg_3603480_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[2]' (FDE) to 'mult_699_reg_3603480_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[3]' (FDE) to 'mult_699_reg_3603480_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[4]' (FDE) to 'mult_699_reg_3603480_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[5]' (FDE) to 'mult_699_reg_3603480_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[6]' (FDE) to 'mult_699_reg_3603480_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[7]' (FDE) to 'mult_699_reg_3603480_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[8]' (FDE) to 'mult_699_reg_3603480_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[9]' (FDE) to 'mult_699_reg_3603480_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[10]' (FDE) to 'mult_699_reg_3603480_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_281_reg_3603464_reg[11]' (FDE) to 'mult_699_reg_3603480_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1433_reg_3604511_reg[0]' (FDE) to 'add_ln58_4370_reg_3604867_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1433_reg_3604511_reg[1]' (FDE) to 'add_ln58_4370_reg_3604867_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1433_reg_3604511_reg[2]' (FDE) to 'add_ln58_4370_reg_3604867_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1433_reg_3604511_reg[3]' (FDE) to 'add_ln58_4370_reg_3604867_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln58_1433_reg_3604511_reg[4]' (FDE) to 'add_ln58_4370_reg_3604867_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[11]' (FDE) to 'data_32_val_read_reg_3602403_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[6]' (FDE) to 'data_32_val_read_reg_3602403_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[4]' (FDE) to 'data_32_val_read_reg_3602403_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[3]' (FDE) to 'data_32_val_read_reg_3602403_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[2]' (FDE) to 'data_32_val_read_reg_3602403_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[1]' (FDE) to 'data_32_val_read_reg_3602403_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[0]' (FDE) to 'data_32_val_read_reg_3602403_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[5]' (FDE) to 'data_32_val_read_reg_3602403_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[7]' (FDE) to 'data_32_val_read_reg_3602403_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[8]' (FDE) to 'data_32_val_read_reg_3602403_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[9]' (FDE) to 'data_32_val_read_reg_3602403_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_449_reg_3604340_reg[10]' (FDE) to 'data_32_val_read_reg_3602403_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[14]' (FDE) to 'mult_868_reg_3603796_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[1]' (FDE) to 'mult_881_reg_3603819_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[2]' (FDE) to 'mult_881_reg_3603819_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[3]' (FDE) to 'mult_868_reg_3603796_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[4]' (FDE) to 'mult_868_reg_3603796_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[5]' (FDE) to 'mult_868_reg_3603796_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[6]' (FDE) to 'mult_868_reg_3603796_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[7]' (FDE) to 'mult_868_reg_3603796_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[8]' (FDE) to 'mult_868_reg_3603796_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[9]' (FDE) to 'mult_868_reg_3603796_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[10]' (FDE) to 'mult_868_reg_3603796_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[11]' (FDE) to 'mult_868_reg_3603796_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[12]' (FDE) to 'mult_868_reg_3603796_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_899_reg_3603831_reg[13]' (FDE) to 'mult_868_reg_3603796_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[1]' (FDE) to 'mult_684_reg_3603469_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[2]' (FDE) to 'mult_684_reg_3603469_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[3]' (FDE) to 'mult_691_reg_3603475_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[4]' (FDE) to 'mult_684_reg_3603469_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[5]' (FDE) to 'mult_684_reg_3603469_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[6]' (FDE) to 'mult_684_reg_3603469_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[7]' (FDE) to 'mult_684_reg_3603469_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[8]' (FDE) to 'mult_684_reg_3603469_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[9]' (FDE) to 'mult_684_reg_3603469_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[10]' (FDE) to 'mult_684_reg_3603469_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[11]' (FDE) to 'mult_684_reg_3603469_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[0]' (FDE) to 'mult_262_reg_3602914_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[1]' (FDE) to 'mult_262_reg_3602914_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[2]' (FDE) to 'mult_262_reg_3602914_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[3]' (FDE) to 'mult_262_reg_3602914_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[4]' (FDE) to 'mult_262_reg_3602914_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[5]' (FDE) to 'mult_262_reg_3602914_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[6]' (FDE) to 'mult_262_reg_3602914_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[7]' (FDE) to 'mult_262_reg_3602914_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[8]' (FDE) to 'mult_262_reg_3602914_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[9]' (FDE) to 'mult_262_reg_3602914_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_278_reg_3602927_reg[10]' (FDE) to 'mult_262_reg_3602914_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[12]' (FDE) to 'mult_684_reg_3603469_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_699_reg_3603480_reg[13]' (FDE) to 'mult_684_reg_3603469_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U211/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U211/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U211/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U211/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U211/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U137/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U68/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U94/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U94/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U94/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U105/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_16_val_read_reg_3602574_reg is absorbed into DSP mul_16s_5ns_21_2_0_U105/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U105/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U105/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U105/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U105/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U249/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U249/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U249/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U249/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U249/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U130/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U212/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U212/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U212/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U212/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U212/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U206/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U206/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U206/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U206/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U206/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U176/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U198/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_14_val_read_reg_3602595_reg is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U241/buff0_reg, operation Mode is: (A2*(B:0x3ffe3))'.
DSP Report: register data_14_val_read_reg_3602595_reg is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U241/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U241/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U139/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_17_val_read_reg_3602564_reg is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U210/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U234/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U234/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U234/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U234/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U234/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U83/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U83/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U83/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U83/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U83/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U185/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U185/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U185/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U227/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U227/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U227/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U227/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U227/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U102/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U238/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U238/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U238/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U238/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U238/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U41/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U100/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U100/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U100/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U100/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U100/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U119/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U161/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U161/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U161/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U124/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U186/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U186/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U186/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U186/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U186/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U128/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U128/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U128/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U73/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U171/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_8_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U171/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U171/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U171/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U171/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U171/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U190/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U190/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U190/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U190/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U190/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U217/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_10_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U217/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U217/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U217/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U217/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U217/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U79/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_10_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U79/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U79/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U159/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U159/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U159/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U97/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U97/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U97/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U67/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U67/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U98/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U98/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U98/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U81/buff0_reg, operation Mode is: (A''*(B:0x13))'.
DSP Report: register data_8_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: register data_8_val_read_reg_3602664_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U113/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U113/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U113/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U113/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U113/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U63/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_3_val_read_reg_3602722_reg is absorbed into DSP mul_16s_5ns_21_2_0_U63/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U63/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U63/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U63/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U63/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U156/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_9_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U220/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_5_val_read_reg_3602697_reg is absorbed into DSP mul_16s_5ns_21_2_0_U220/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U220/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U220/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U220/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U220/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U115/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_4_val_read_reg_3602710_reg is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U115/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U115/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U49/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U165/buff0_reg, operation Mode is: (A''*(B:0x16))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U165/buff0_reg.
DSP Report: register data_6_val_read_reg_3602685_reg is absorbed into DSP mul_16s_6ns_21_2_0_U165/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U165/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U165/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U165/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U165/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U132/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_9_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U132/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U132/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U132/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U132/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U132/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U40/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_4_val_read_reg_3602710_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U660/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U660/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U660/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U660/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U660/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U617/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U617/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U617/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U617/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U617/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U599/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U599/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U599/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U599/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U599/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U585/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U585/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U585/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U585/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U585/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U686/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U686/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U686/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U686/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U686/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U573/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U573/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U573/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U573/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U573/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U678/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U678/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U678/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U678/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U678/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U662/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U662/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U662/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U662/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U662/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U656/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U656/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U656/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U656/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U656/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U586/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U586/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U586/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U586/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U586/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U632/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U632/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U632/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U632/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U632/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U689/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U689/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U689/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U689/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U689/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U592/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U592/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U592/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U592/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U592/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U600/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U600/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U600/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U600/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U600/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U672/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U672/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U672/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U672/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U672/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U570/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U570/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U570/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U570/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U570/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U563/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U563/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U563/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U563/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U563/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U685/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U685/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U685/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U685/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U685/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U668/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U668/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U668/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U668/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U668/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U609/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U609/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U609/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U609/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U609/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U624/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U624/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U624/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U624/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U624/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U653/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U653/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U653/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U684/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U684/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U684/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U684/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U684/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U692/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U692/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U692/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U692/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U692/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U669/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U669/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U669/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U669/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U669/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U620/buff0_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register sext_ln73_682_reg_4550169_reg is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U620/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U620/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U671/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U671/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U671/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U671/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U671/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U591/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U591/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U591/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U670/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U670/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U670/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U670/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U670/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U647/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U647/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U647/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U576/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U576/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U576/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U576/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U576/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U649/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U649/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U649/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U649/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U649/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U626/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U626/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U626/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U626/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U626/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U583/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U583/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U583/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U583/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U583/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U595/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U595/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U595/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U595/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U595/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U572/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U572/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U572/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U572/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U572/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U605/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U605/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U605/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U605/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U605/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U650/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U650/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U650/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U650/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U650/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U603/buff0_reg, operation Mode is: (A2*(B:0x19))'.
DSP Report: register data_105_val_read_reg_4548063_reg is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U603/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U603/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U612/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U612/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U612/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U612/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U612/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U648/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U648/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U648/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U648/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U648/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U687/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U687/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U687/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U687/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U687/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U642/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U642/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U642/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U642/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U642/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U596/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U596/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U596/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U596/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U596/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U581/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U581/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U581/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U581/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U581/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U637/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U637/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U637/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U580/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U580/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U580/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U580/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U580/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U658/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U658/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U658/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U658/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U658/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U584/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U584/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U584/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U584/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U584/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U661/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U661/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U661/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U661/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U661/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U602/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U602/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U602/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U602/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U602/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U630/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U630/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U630/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U630/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U630/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U694/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U694/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U694/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U694/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U694/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U690/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U690/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U690/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U690/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U690/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U622/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U622/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U622/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U622/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U622/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U636/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U636/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U636/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U636/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U636/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U629/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_56_val_read_reg_4548585_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U629/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U629/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U655/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U655/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U655/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U655/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U655/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U646/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U646/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U646/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U646/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U646/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U645/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U645/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U645/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U645/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U645/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U604/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U604/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U604/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U604/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U604/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U674/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U674/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U674/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U674/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U674/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U566/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U566/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U566/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U566/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U566/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U651/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U651/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U651/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U651/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U651/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U597/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U597/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U597/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U597/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U597/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U640/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U640/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U640/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U640/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U640/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U663/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U663/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U663/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U663/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U663/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U675/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_48_val_read_reg_4548677_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U675/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U675/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U675/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U675/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U675/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U568/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U568/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U568/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U568/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U568/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U691/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U691/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U691/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U691/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U691/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U676/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U676/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U676/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U676/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U676/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U601/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U601/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U601/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U601/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U601/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U679/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U679/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U679/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U679/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U679/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U665/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U665/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U665/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U665/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U665/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U616/buff0_reg, operation Mode is: (A''*(B:0x3ffeb))'.
DSP Report: register data_32_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: register data_32_val_read_reg_4548856_reg is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U616/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U616/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U680/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U680/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U680/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U680/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U680/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U575/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U575/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U575/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U575/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U575/buff0_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_139_reg_398736_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_1163_reg_398481_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_203_reg_397395_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_38_reg_394861_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mult_23_reg_398551_reg[1] )
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_668/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_812/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_376/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:51 . Memory (MB): peak = 3569.695 ; gain = 1889.668 ; free physical = 82793 ; free virtual = 98487
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 240, Available = 220. Use report_utilization command for details.
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_6ns_21_2_0_U603/buff0_reg_4 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6ns_21_2_0_U165/buff0_reg_13 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6ns_21_2_0_U81/buff0_reg_c : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB60 mul_16s_6s_21_2_0_U607/buff0_reg_2b : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB54 mul_16s_6s_21_2_0_U616/buff0_reg_0 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB60 mul_16s_6s_21_2_0_U623/buff0_reg_2d : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U161/buff0_reg_a : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U185/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6ns_21_2_0_U190/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U238/buff0_reg_6 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6ns_21_2_0_U49/buff0_reg_14 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U583/buff0_reg_d : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U626/buff0_reg_e : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U647/buff0_reg_8 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U649/buff0_reg_b : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U670/buff0_reg_9 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U671/buff0_reg_5 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U684/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U100/buff0_reg_8 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U576/buff0_reg_c : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U591/buff0_reg_a : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U692/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6ns_21_2_0_U132/buff0_reg_12 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U142/buff0_reg_b : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U620/buff0_reg_6 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6ns_21_2_0_U79/buff0_reg_5 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6s_21_2_0_U109/buff0_reg_17 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6s_21_2_0_U156/buff0_reg_10 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U198/buff0_reg_9 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U241/buff0_reg_b : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6s_21_2_0_U40/buff0_reg_16 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB38 mul_16s_6s_21_2_0_U629/buff0_reg_3 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6s_21_2_0_U67/buff0_reg_a : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB40 mul_16s_6s_21_2_0_U675/buff0_reg_2 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U75/buff0_reg_6 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6s_21_2_0_U97/buff0_reg_9 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB38 mul_16s_6ns_21_2_0_U622/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB38 mul_16s_6ns_21_2_0_U636/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB38 mul_16s_6s_21_2_0_U655/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U104/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U106/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U117/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U120/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6ns_21_2_0_U121/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U126/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U155/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U160/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6ns_21_2_0_U163/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U175/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U181/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6ns_21_2_0_U182/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U192/buff0_reg_18 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U196/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U203/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U215/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB25 mul_16s_6ns_21_2_0_U223/buff0_reg_1f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U230/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U236/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U237/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U243/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6ns_21_2_0_U248/buff0_reg_10 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U44/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6ns_21_2_0_U573/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB49 mul_16s_6ns_21_2_0_U590/buff0_reg_2a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB39 mul_16s_6ns_21_2_0_U597/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U600/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U62/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U624/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_6ns_21_2_0_U637/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB39 mul_16s_6ns_21_2_0_U645/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U66/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6ns_21_2_0_U660/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6ns_21_2_0_U662/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB23 mul_16s_6ns_21_2_0_U664/buff0_reg_27 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB34 mul_16s_6ns_21_2_0_U690/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB40 mul_16s_6ns_21_2_0_U691/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6ns_21_2_0_U693/buff0_reg_22 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27 mul_16s_6ns_21_2_0_U73/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U78/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U84/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U89/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U94/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U114/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U116/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U118/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6s_21_2_0_U127/buff0_reg_1d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27 mul_16s_6s_21_2_0_U128/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U133/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U134/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U137/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U141/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U148/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U152/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U162/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U164/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U168/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U170/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U173/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U177/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U180/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB26 mul_16s_6s_21_2_0_U186/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U194/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U201/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U207/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U208/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6s_21_2_0_U210/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U211/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U212/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U222/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U225/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6s_21_2_0_U228/buff0_reg_12 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U229/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6s_21_2_0_U234/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB25 mul_16s_6s_21_2_0_U235/buff0_reg_1e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U249/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U43/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U47/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U50/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U51/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U52/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_6s_21_2_0_U572/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U58/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6s_21_2_0_U585/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U586/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U592/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6s_21_2_0_U595/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_6s_21_2_0_U596/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB43 mul_16s_6s_21_2_0_U601/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_6s_21_2_0_U605/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6s_21_2_0_U606/buff0_reg_23 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U609/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_6s_21_2_0_U630/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U632/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB23 mul_16s_6s_21_2_0_U639/buff0_reg_26 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB25 mul_16s_6s_21_2_0_U642/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB39 mul_16s_6s_21_2_0_U646/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB19 mul_16s_6s_21_2_0_U657/buff0_reg_25 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB40 mul_16s_6s_21_2_0_U663/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB48 mul_16s_6s_21_2_0_U665/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U672/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB40 mul_16s_6s_21_2_0_U676/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6s_21_2_0_U678/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6s_21_2_0_U686/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U689/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U72/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U76/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U92/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U93/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U96/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U105/buff0_reg_0 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U115/buff0_reg_15 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U139/buff0_reg_c : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U171/buff0_reg_0 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U213/buff0_reg_4 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U217/buff0_reg_4 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U220/buff0_reg_11 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U63/buff0_reg_f : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U98/buff0_reg_b : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_5ns_21_2_0_U101/buff0_reg_19 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U102/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U108/buff0_reg_1c : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U111/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U113/buff0_reg_e : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U119/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U124/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U138/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_5ns_21_2_0_U140/buff0_reg_11 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U159/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U166/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U167/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U169/buff0_reg_15 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_5ns_21_2_0_U179/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U183/buff0_reg_1b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U191/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U204/buff0_reg_1a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U209/buff0_reg_16 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U219/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U227/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U240/buff0_reg_14 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U246/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U247/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U41/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U55/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB40 mul_16s_5ns_21_2_0_U568/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB57 mul_16s_5ns_21_2_0_U575/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U580/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_5ns_21_2_0_U581/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U584/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_5ns_21_2_0_U602/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_5ns_21_2_0_U611/buff0_reg_20 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB15 mul_16s_5ns_21_2_0_U612/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_5ns_21_2_0_U625/buff0_reg_28 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_5ns_21_2_0_U635/buff0_reg_21 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_5ns_21_2_0_U638/buff0_reg_24 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB45 mul_16s_5ns_21_2_0_U652/buff0_reg_29 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_5ns_21_2_0_U653/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U658/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U661/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_5ns_21_2_0_U668/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB47 mul_16s_5ns_21_2_0_U679/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U68/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_5ns_21_2_0_U685/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U69/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_5ns_21_2_0_U77/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U83/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U90/buff0_reg_13 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U130/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_5ns_21_2_0_U131/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U143/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U145/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U146/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U147/buff0_reg_9 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U154/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U158/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U176/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U197/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U202/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U206/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U214/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U239/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U48/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U563/buff0_reg_9 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB39 mul_16s_5ns_21_2_0_U566/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U570/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U59/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U599/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB39 mul_16s_5ns_21_2_0_U604/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U617/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB39 mul_16s_5ns_21_2_0_U640/buff0_reg_9 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB25 mul_16s_5ns_21_2_0_U648/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_5ns_21_2_0_U650/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB39 mul_16s_5ns_21_2_0_U651/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U656/buff0_reg_a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U669/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB39 mul_16s_5ns_21_2_0_U674/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB54 mul_16s_5ns_21_2_0_U680/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB25 mul_16s_5ns_21_2_0_U687/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 mul_16s_5ns_21_2_0_U694/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U88/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U99/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 DSP resource Status: mul_16s_6ns_21_2_0_U89/buff0_reg_0 0 266 266: Used 1 time : Accepted (81 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U88/buff0_reg_2 0 157 157: Used 1 time : Rejected (239 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U93/buff0_reg_4 0 266 266: Used 1 time : Accepted (148 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U47/buff0_reg_5 0 266 266: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U158/buff0_reg_6 0 157 157: Used 1 time : Accepted (214 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U168/buff0_reg_7 0 266 266: Used 1 time : Accepted (96 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U197/buff0_reg_8 0 157 157: Used 1 time : Accepted (216 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U162/buff0_reg_9 0 266 266: Used 1 time : Accepted (94 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U243/buff0_reg_a 0 266 266: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U117/buff0_reg_b 0 266 266: Used 1 time : Accepted (42 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U89/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U93/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U47/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U47/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U47/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U158/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U158/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U158/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U158/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U158/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U168/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U197/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U162/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U162/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U162/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U243/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U243/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U243/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U243/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U243/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U117/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U131/buff0_reg_2 0 157 157: Used 1 time : Accepted (208 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U126/buff0_reg_0 0 266 266: Used 1 time : Accepted (45 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U208/buff0_reg_4 0 266 266: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U62/buff0_reg_5 0 266 266: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U203/buff0_reg_6 0 266 266: Used 1 time : Accepted (54 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U230/buff0_reg_7 0 266 266: Used 1 time : Accepted (57 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U131/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U126/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U126/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U208/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U208/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U208/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U208/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U208/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U203/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U203/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U203/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U230/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U230/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U230/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U230/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U58/buff0_reg_0 0 266 266: Used 1 time : Accepted (122 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U146/buff0_reg_2 0 157 157: Used 1 time : Accepted (211 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U213/buff0_reg_4 0 188 188: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U59/buff0_reg_6 0 157 157: Used 1 time : Rejected (225 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U214/buff0_reg_8 0 157 157: Used 1 time : Accepted (219 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U145/buff0_reg_7 0 157 157: Used 1 time : Accepted (210 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U43/buff0_reg_9 0 266 266: Used 1 time : Accepted (116 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U72/buff0_reg_a 0 266 266: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U106/buff0_reg_b 0 266 266: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U201/buff0_reg_c 0 266 266: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U175/buff0_reg_d 0 266 266: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U52/buff0_reg_e 0 266 266: Used 1 time : Accepted (120 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U58/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U146/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U213/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_27_val_read_reg_3602458_reg is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U214/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U214/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U214/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U145/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U145/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U145/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U145/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U145/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U43/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U72/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U72/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U72/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U72/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U72/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U106/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U201/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U201/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U201/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U201/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U201/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U175/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U52/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U52/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U148/buff0_reg_0 0 266 266: Used 1 time : Accepted (92 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U84/buff0_reg_4 0 266 266: Used 1 time : Accepted (80 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U55/buff0_reg_2 0 172 172: Used 1 time : Accepted (183 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U114/buff0_reg_5 0 266 266: Used 1 time : Accepted (83 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U104/buff0_reg_6 0 266 266: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U134/buff0_reg_7 0 266 266: Used 1 time : Accepted (89 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U133/buff0_reg_8 0 266 266: Used 1 time : Accepted (88 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U148/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U148/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U148/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U148/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U148/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U84/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U55/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U55/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U55/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U55/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U55/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U114/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U114/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U114/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U114/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U114/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U104/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U104/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U104/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U104/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U104/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U134/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U133/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U167/buff0_reg_0 0 172 172: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U118/buff0_reg_2 0 266 266: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U66/buff0_reg_4 0 266 266: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U236/buff0_reg_5 0 266 266: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U138/buff0_reg_6 0 172 172: Used 1 time : Accepted (166 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U44/buff0_reg_7 0 266 266: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U207/buff0_reg_8 0 266 266: Used 1 time : Accepted (104 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U167/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U118/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U118/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U118/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U118/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U66/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U66/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U66/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U66/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U66/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U236/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U236/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U236/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U236/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U236/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U138/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U138/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U138/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U138/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U138/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U44/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U239/buff0_reg_0 0 157 157: Used 1 time : Accepted (220 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U141/buff0_reg_2 0 266 266: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U155/buff0_reg_4 0 266 266: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U194/buff0_reg_5 0 266 266: Used 1 time : Accepted (102 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U177/buff0_reg_6 0 266 266: Used 1 time : Accepted (99 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U239/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U239/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U239/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U141/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U141/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U155/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U194/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U194/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U194/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U194/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U194/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U177/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U177/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U116/buff0_reg_0 0 266 266: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U237/buff0_reg_2 0 266 266: Used 1 time : Accepted (59 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U160/buff0_reg_3 0 266 266: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U164/buff0_reg_4 0 266 266: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U143/buff0_reg_5 0 157 157: Used 1 time : Accepted (209 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U116/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U116/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U116/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U116/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U116/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U237/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U237/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U237/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U237/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U237/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U160/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U160/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U160/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U160/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U160/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U164/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U164/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U164/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U164/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U164/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U143/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U143/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U143/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U143/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U143/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U222/buff0_reg_0 0 266 266: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U219/buff0_reg_2 0 172 172: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U111/buff0_reg_4 0 172 172: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U166/buff0_reg_5 0 172 172: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U191/buff0_reg_6 0 172 172: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U246/buff0_reg_7 0 172 172: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U92/buff0_reg_8 0 266 266: Used 1 time : Accepted (147 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U215/buff0_reg_9 0 266 266: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U69/buff0_reg_a 0 172 172: Used 1 time : Accepted (203 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U142/buff0_reg_b 0 282 282: Used 1 time : Accepted (24 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U222/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U222/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U222/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U222/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U222/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U219/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U219/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U219/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U219/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U219/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U111/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U166/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U191/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U191/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U191/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U191/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U191/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U246/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U246/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U246/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U246/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U246/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U92/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U215/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U215/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U215/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U69/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U69/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U69/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U69/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U69/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U142/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_19_val_read_reg_3602544_reg is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U154/buff0_reg_0 0 157 157: Used 1 time : Accepted (213 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U173/buff0_reg_2 0 266 266: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U202/buff0_reg_4 0 157 157: Used 1 time : Accepted (217 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U99/buff0_reg_5 0 157 157: Used 1 time : Rejected (240 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U120/buff0_reg_6 0 266 266: Used 1 time : Accepted (43 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U48/buff0_reg_7 0 157 157: Used 1 time : Rejected (221 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U170/buff0_reg_8 0 266 266: Used 1 time : Accepted (97 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U147/buff0_reg_9 0 157 157: Used 1 time : Accepted (212 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U154/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U154/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U154/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U154/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U154/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U173/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U173/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U173/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U173/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U173/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U202/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U202/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U202/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U202/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U202/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U120/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U170/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U170/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U170/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U147/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U147/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U147/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U147/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U147/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U180/buff0_reg_0 0 266 266: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U182/buff0_reg_2 0 266 266: Used 1 time : Accepted (51 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U163/buff0_reg_3 0 266 266: Used 1 time : Accepted (48 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U75/buff0_reg_6 0 282 282: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U247/buff0_reg_4 0 172 172: Used 1 time : Accepted (181 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U180/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U182/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U182/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U182/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U182/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U182/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U163/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U163/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U163/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U163/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U163/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U75/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffeb))'.
DSP Report: register data_15_val_read_reg_3602585_reg is absorbed into DSP mul_16s_6s_21_2_0_U75/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U75/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U75/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U75/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U75/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U247/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U247/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U247/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U247/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U247/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U196/buff0_reg_8 0 266 266: Used 1 time : Accepted (53 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U76/buff0_reg_9 0 266 266: Used 1 time : Accepted (146 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U196/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U196/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U196/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U196/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U196/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U76/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U76/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U229/buff0_reg_0 0 266 266: Used 1 time : Accepted (112 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U96/buff0_reg_2 0 266 266: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U50/buff0_reg_4 0 266 266: Used 1 time : Accepted (118 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U152/buff0_reg_3 0 266 266: Used 1 time : Accepted (93 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U229/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U229/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U229/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U229/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U229/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U96/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U50/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U152/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U152/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U152/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U152/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U152/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U179/buff0_reg_a 0 172 172: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U77/buff0_reg_b 0 172 172: Used 1 time : Accepted (204 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U181/buff0_reg_d 0 266 266: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U78/buff0_reg_c 0 266 266: Used 1 time : Accepted (79 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U179/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U179/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U179/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U179/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U179/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U77/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U181/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U181/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U181/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U181/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U181/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U78/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U78/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U78/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U225/buff0_reg_0 0 266 266: Used 1 time : Accepted (110 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U211/buff0_reg_3 0 266 266: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U137/buff0_reg_2 0 266 266: Used 1 time : Accepted (90 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U68/buff0_reg_4 0 172 172: Used 1 time : Accepted (201 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U94/buff0_reg_6 0 266 266: Used 1 time : Accepted (82 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U211/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U211/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U211/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U211/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U211/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U137/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U68/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U94/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U94/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U94/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U105/buff0_reg_0 0 188 188: Used 1 time : Accepted (150 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U249/buff0_reg_2 0 266 266: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U130/buff0_reg_4 0 157 157: Used 1 time : Accepted (207 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U212/buff0_reg_6 0 266 266: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U206/buff0_reg_7 0 157 157: Used 1 time : Accepted (218 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U176/buff0_reg_8 0 157 157: Used 1 time : Accepted (215 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U198/buff0_reg_9 0 282 282: Used 1 time : Accepted (29 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U241/buff0_reg_b 0 282 282: Used 1 time : Accepted (30 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U139/buff0_reg_c 0 188 188: Used 1 time : Accepted (152 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U105/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_16_val_read_reg_3602574_reg is absorbed into DSP mul_16s_5ns_21_2_0_U105/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U105/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U105/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U105/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U105/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U249/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U249/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U249/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U249/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U249/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U130/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U212/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U212/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U212/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U212/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U212/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U206/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U206/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U206/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U206/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U206/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U176/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U198/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffea))'.
DSP Report: register data_14_val_read_reg_3602595_reg is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U241/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe3))'.
DSP Report: register data_14_val_read_reg_3602595_reg is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U241/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U241/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U139/buff0_reg, operation Mode is (post resource management): (A2*(B:0xd))'.
DSP Report: register data_17_val_read_reg_3602564_reg is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U121/buff0_reg_e 0 266 266: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U51/buff0_reg_f 0 266 266: Used 1 time : Accepted (119 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U248/buff0_reg_10 0 266 266: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U140/buff0_reg_11 0 172 172: Used 1 time : Accepted (167 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U121/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U121/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U121/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U121/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U121/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U51/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U51/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U51/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U248/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U248/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U248/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U248/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U248/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U140/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U140/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U140/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U140/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U140/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U228/buff0_reg_12 0 266 266: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U90/buff0_reg_13 0 172 172: Used 1 time : Accepted (206 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U169/buff0_reg_15 0 172 172: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U240/buff0_reg_14 0 172 172: Used 1 time : Accepted (179 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U209/buff0_reg_16 0 172 172: Used 1 time : Accepted (176 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U109/buff0_reg_17 0 282 282: Used 1 time : Accepted (27 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U228/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U228/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U228/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U228/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U228/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U90/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U90/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U90/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U90/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U90/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U169/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U169/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U169/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U169/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U169/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U240/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U240/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U240/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U240/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U240/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U209/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U109/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe3))'.
DSP Report: register data_11_val_read_reg_3602632_reg is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U192/buff0_reg_18 0 266 266: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U101/buff0_reg_19 0 172 172: Used 1 time : Accepted (159 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U192/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U192/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U192/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U192/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U192/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U101/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U210/buff0_reg_0 0 266 266: Used 1 time : Accepted (106 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U234/buff0_reg_2 0 266 266: Used 1 time : Accepted (113 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U210/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U234/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U234/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U234/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U234/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U234/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U83/buff0_reg_0 0 172 172: Used 1 time : Accepted (205 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U185/buff0_reg_2 0 292 292: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U227/buff0_reg_4 0 172 172: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U102/buff0_reg_5 0 172 172: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U238/buff0_reg_6 0 292 292: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U41/buff0_reg_7 0 172 172: Used 1 time : Accepted (182 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U100/buff0_reg_8 0 292 292: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U119/buff0_reg_9 0 172 172: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U161/buff0_reg_a 0 292 292: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U124/buff0_reg_b 0 172 172: Used 1 time : Accepted (165 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U83/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U83/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U83/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U83/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U83/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U185/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U185/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U185/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U227/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U227/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U227/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U227/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U227/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U102/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U238/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U238/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U238/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U238/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U238/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U41/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U100/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U100/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U100/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U100/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U100/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U119/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U161/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U161/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U161/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U124/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U204/buff0_reg_1a 0 172 172: Used 1 time : Accepted (175 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U183/buff0_reg_1b 0 172 172: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U108/buff0_reg_1c 0 172 172: Used 1 time : Accepted (161 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U204/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U204/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U204/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U183/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U183/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U183/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U183/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U183/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U108/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U108/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U108/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U108/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U108/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U127/buff0_reg_1d 0 266 266: Used 1 time : Accepted (86 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U127/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U127/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U127/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U127/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U127/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U235/buff0_reg_1e 0 266 266: Used 1 time : Accepted (114 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U223/buff0_reg_1f 0 266 266: Used 1 time : Accepted (56 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U235/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U235/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U235/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U235/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U235/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U223/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U223/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U223/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U223/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U223/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U186/buff0_reg_0 0 266 266: Used 1 time : Accepted (101 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U186/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U186/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U186/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U186/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U186/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U128/buff0_reg_0 0 266 266: Used 1 time : Accepted (87 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U73/buff0_reg_2 0 266 266: Used 1 time : Accepted (78 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U128/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U128/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U128/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U73/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U171/buff0_reg_0 0 188 188: Used 1 time : Accepted (153 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U190/buff0_reg_2 0 292 292: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U217/buff0_reg_4 0 188 188: Used 1 time : Accepted (155 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U79/buff0_reg_5 0 282 282: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U159/buff0_reg_7 0 172 172: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U97/buff0_reg_9 0 282 282: Used 1 time : Accepted (36 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U67/buff0_reg_a 0 282 282: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U98/buff0_reg_b 0 188 188: Used 1 time : Accepted (158 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U81/buff0_reg_c 0 298 298: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U113/buff0_reg_e 0 172 172: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U63/buff0_reg_f 0 188 188: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U156/buff0_reg_10 0 282 282: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U220/buff0_reg_11 0 188 188: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U115/buff0_reg_15 0 188 188: Used 1 time : Accepted (151 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U49/buff0_reg_14 0 292 292: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U165/buff0_reg_13 0 298 298: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U132/buff0_reg_12 0 282 282: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U40/buff0_reg_16 0 282 282: Used 1 time : Accepted (31 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U171/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_8_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U171/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U171/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U171/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U171/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U171/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U190/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U190/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U190/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U190/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U190/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U217/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_10_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U217/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U217/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U217/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U217/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U217/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U79/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_10_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U79/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U79/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U159/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U159/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U159/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U97/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffeb))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U97/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U97/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U67/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U67/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U98/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U98/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U98/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U81/buff0_reg, operation Mode is (post resource management): (A''*(B:0x13))'.
DSP Report: register data_8_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: register data_8_val_read_reg_3602664_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U113/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U113/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U113/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U113/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U113/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U63/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_3_val_read_reg_3602722_reg is absorbed into DSP mul_16s_5ns_21_2_0_U63/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U63/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U63/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U63/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U63/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U156/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffed))'.
DSP Report: register data_9_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U220/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_5_val_read_reg_3602697_reg is absorbed into DSP mul_16s_5ns_21_2_0_U220/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U220/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U220/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U220/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U220/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U115/buff0_reg, operation Mode is (post resource management): (A2*(B:0xd))'.
DSP Report: register data_4_val_read_reg_3602710_reg is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U115/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U115/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U49/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U165/buff0_reg, operation Mode is (post resource management): (A''*(B:0x16))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U165/buff0_reg.
DSP Report: register data_6_val_read_reg_3602685_reg is absorbed into DSP mul_16s_6ns_21_2_0_U165/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U165/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U165/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U165/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U165/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U132/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_9_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U132/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U132/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U132/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U132/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U132/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U40/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffeb))'.
DSP Report: register data_4_val_read_reg_3602710_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U660/buff0_reg_0 0 266 266: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U617/buff0_reg_2 0 157 157: Used 1 time : Rejected (228 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U599/buff0_reg_4 0 157 157: Used 1 time : Rejected (226 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U585/buff0_reg_6 0 266 266: Used 1 time : Accepted (123 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U686/buff0_reg_5 0 266 266: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U573/buff0_reg_7 0 266 266: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U678/buff0_reg_8 0 266 266: Used 1 time : Accepted (142 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U662/buff0_reg_9 0 266 266: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U656/buff0_reg_a 0 157 157: Used 1 time : Rejected (233 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U660/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U660/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U660/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U660/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U660/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U585/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U585/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U585/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U585/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U585/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U686/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U686/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U686/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U686/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U686/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U573/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U573/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U573/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U573/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U573/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U678/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U678/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U678/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U678/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U678/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U662/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U662/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U662/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U662/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U662/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U611/buff0_reg_20 0 172 172: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U635/buff0_reg_21 0 172 172: Used 1 time : Accepted (193 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U693/buff0_reg_22 0 266 266: Used 1 time : Accepted (77 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U606/buff0_reg_23 0 266 266: Used 1 time : Accepted (130 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U611/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U611/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U611/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U611/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U611/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U635/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U635/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U635/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U635/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U635/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U693/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U693/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U693/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U693/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U693/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U606/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U606/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U606/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U606/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U606/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U586/buff0_reg_0 0 266 266: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U632/buff0_reg_2 0 266 266: Used 1 time : Accepted (133 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U689/buff0_reg_3 0 266 266: Used 1 time : Accepted (144 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U592/buff0_reg_4 0 266 266: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U600/buff0_reg_5 0 266 266: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U672/buff0_reg_6 0 266 266: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U570/buff0_reg_7 0 157 157: Used 1 time : Rejected (224 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U563/buff0_reg_9 0 157 157: Used 1 time : Rejected (222 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U586/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U586/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U586/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U586/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U586/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U632/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U632/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U632/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U632/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U632/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U689/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U689/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U689/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U689/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U689/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U592/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U592/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U592/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U592/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U592/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U600/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U600/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U600/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U600/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U600/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U672/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U672/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U672/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U672/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U672/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U685/buff0_reg_0 0 172 172: Used 1 time : Accepted (202 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U685/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U685/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U685/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U685/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U685/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U668/buff0_reg_0 0 172 172: Used 1 time : Accepted (199 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U609/buff0_reg_2 0 266 266: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U624/buff0_reg_4 0 266 266: Used 1 time : Accepted (68 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U653/buff0_reg_5 0 172 172: Used 1 time : Accepted (196 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U668/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U668/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U668/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U668/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U668/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U609/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U609/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U609/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U609/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U609/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U624/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U624/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U624/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U624/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U624/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U653/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U653/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U653/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U684/buff0_reg_0 0 292 292: Used 1 time : Accepted (18 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U692/buff0_reg_2 0 292 292: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U669/buff0_reg_3 0 157 157: Used 1 time : Rejected (234 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U620/buff0_reg_6 0 282 282: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U671/buff0_reg_5 0 292 292: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U591/buff0_reg_a 0 292 292: Used 1 time : Accepted (21 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U670/buff0_reg_9 0 292 292: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U647/buff0_reg_8 0 292 292: Used 1 time : Accepted (14 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U576/buff0_reg_c 0 292 292: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U649/buff0_reg_b 0 292 292: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U626/buff0_reg_e 0 292 292: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U583/buff0_reg_d 0 292 292: Used 1 time : Accepted (12 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U684/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U684/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U684/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U684/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U684/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U692/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U692/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U692/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U692/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U692/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U620/buff0_reg, operation Mode is (post resource management): (A2*(B:0x17))'.
DSP Report: register sext_ln73_682_reg_4550169_reg is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U620/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U620/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U671/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U671/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U671/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U671/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U671/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U591/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U591/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U591/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U670/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U670/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U670/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U670/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U670/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U647/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U647/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U647/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U576/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U576/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U576/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U576/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U576/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U649/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U649/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U649/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U649/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U649/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U626/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U626/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U626/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U626/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U626/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U583/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U583/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U583/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U583/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U583/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U638/buff0_reg_24 0 172 172: Used 1 time : Accepted (194 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U638/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U638/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U638/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U638/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U638/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U595/buff0_reg_0 0 266 266: Used 1 time : Accepted (126 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U595/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U595/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U595/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U595/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U595/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U572/buff0_reg_0 0 266 266: Used 1 time : Accepted (121 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U572/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U572/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U572/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U572/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U572/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U605/buff0_reg_0 0 266 266: Used 1 time : Accepted (129 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U650/buff0_reg_2 0 157 157: Used 1 time : Rejected (231 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U603/buff0_reg_4 0 308 308: Used 1 time : Accepted (1 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U605/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U605/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U605/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U605/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U605/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U603/buff0_reg, operation Mode is (post resource management): (A2*(B:0x19))'.
DSP Report: register data_105_val_read_reg_4548063_reg is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U603/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U603/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U612/buff0_reg_0 0 172 172: Used 1 time : Accepted (191 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U612/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U612/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U612/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U612/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U612/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U657/buff0_reg_25 0 266 266: Used 1 time : Accepted (137 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U657/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U657/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U657/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U657/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U657/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U639/buff0_reg_26 0 266 266: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U664/buff0_reg_27 0 266 266: Used 1 time : Accepted (74 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U639/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U639/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U639/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U639/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U639/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U664/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U664/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U664/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U625/buff0_reg_28 0 172 172: Used 1 time : Accepted (192 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U625/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U625/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U625/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U625/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U625/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U648/buff0_reg_0 0 157 157: Used 1 time : Rejected (230 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U687/buff0_reg_4 0 157 157: Used 1 time : Rejected (237 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U642/buff0_reg_2 0 266 266: Used 1 time : Accepted (135 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U642/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U642/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U642/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U642/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U642/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U596/buff0_reg_0 0 266 266: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U581/buff0_reg_2 0 172 172: Used 1 time : Accepted (187 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U637/buff0_reg_4 0 266 266: Used 1 time : Accepted (69 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U596/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U596/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U596/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U596/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U596/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U581/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U581/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U581/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U581/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U581/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U637/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U637/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U637/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U580/buff0_reg_0 0 172 172: Used 1 time : Accepted (186 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U658/buff0_reg_2 0 172 172: Used 1 time : Accepted (197 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U584/buff0_reg_3 0 172 172: Used 1 time : Accepted (188 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U661/buff0_reg_4 0 172 172: Used 1 time : Accepted (198 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U580/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U580/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U580/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U580/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U580/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U658/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U658/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U658/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U658/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U658/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U584/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U584/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U584/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U584/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U584/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U661/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U661/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U661/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U661/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U661/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U602/buff0_reg_0 0 172 172: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U630/buff0_reg_2 0 266 266: Used 1 time : Accepted (132 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U602/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U602/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U602/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U602/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U602/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U630/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U630/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U630/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U630/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U630/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U694/buff0_reg_0 0 157 157: Used 1 time : Rejected (238 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U690/buff0_reg_0 0 266 266: Used 1 time : Accepted (75 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U690/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U690/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U690/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U690/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U690/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U622/buff0_reg_2 0 269 269: Used 1 time : Accepted (37 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U636/buff0_reg_0 0 269 269: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U629/buff0_reg_3 0 282 282: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U655/buff0_reg_5 0 269 269: Used 1 time : Accepted (39 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U622/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U622/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U622/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U622/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U622/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U636/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U636/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U636/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U636/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U636/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U629/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_56_val_read_reg_4548585_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U629/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U629/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U655/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U655/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U655/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U655/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U655/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U646/buff0_reg_0 0 266 266: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U645/buff0_reg_2 0 266 266: Used 1 time : Accepted (70 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U604/buff0_reg_3 0 157 157: Used 1 time : Rejected (227 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U674/buff0_reg_5 0 157 157: Used 1 time : Rejected (235 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U566/buff0_reg_6 0 157 157: Used 1 time : Rejected (223 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U651/buff0_reg_7 0 157 157: Used 1 time : Rejected (232 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U597/buff0_reg_8 0 266 266: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U640/buff0_reg_9 0 157 157: Used 1 time : Rejected (229 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U646/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U646/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U646/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U646/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U646/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U645/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U645/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U645/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U645/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U645/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U597/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U597/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U597/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U597/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U597/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U663/buff0_reg_0 0 266 266: Used 1 time : Accepted (138 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U675/buff0_reg_2 0 282 282: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U568/buff0_reg_4 0 172 172: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U691/buff0_reg_6 0 266 266: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U676/buff0_reg_7 0 266 266: Used 1 time : Accepted (141 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U663/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U663/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U663/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U663/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U663/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U675/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffeb))'.
DSP Report: register data_48_val_read_reg_4548677_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U675/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U675/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U675/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U675/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U675/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U568/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U568/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U568/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U568/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U568/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U691/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U691/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U691/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U691/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U691/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U676/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U676/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U676/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U676/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U676/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U601/buff0_reg_0 0 266 266: Used 1 time : Accepted (128 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U601/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U601/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U601/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U601/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U601/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U652/buff0_reg_29 0 172 172: Used 1 time : Accepted (195 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U652/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U652/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U652/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U652/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U652/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U679/buff0_reg_0 0 172 172: Used 1 time : Accepted (200 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U679/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U679/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U679/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U679/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U679/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U665/buff0_reg_0 0 266 266: Used 1 time : Accepted (139 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U665/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U665/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U665/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U665/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U665/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U590/buff0_reg_2a 0 266 266: Used 1 time : Accepted (64 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U590/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U590/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U590/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U590/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U590/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U616/buff0_reg_0 0 298 298: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U680/buff0_reg_2 0 157 157: Used 1 time : Rejected (236 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U616/buff0_reg, operation Mode is (post resource management): (A''*(B:0x3ffeb))'.
DSP Report: register data_32_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: register data_32_val_read_reg_4548856_reg is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U616/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U616/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U575/buff0_reg_0 0 172 172: Used 1 time : Accepted (185 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U575/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U575/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U575/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U575/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U575/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U607/buff0_reg_2b 0 298 298: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U623/buff0_reg_2d 0 298 298: Used 1 time : Accepted (6 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U607/buff0_reg, operation Mode is (post resource management): (A''*(B:0x3ffeb))'.
DSP Report: register data_45_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: register data_45_val_read_reg_4548712_reg is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U607/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U607/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U623/buff0_reg, operation Mode is (post resource management): (A''*(B:0x3ffea))'.
DSP Report: register data_45_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U623/buff0_reg.
DSP Report: register data_45_val_read_reg_4548712_reg is absorbed into DSP mul_16s_6s_21_2_0_U623/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U623/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U623/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U623/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U623/buff0_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0x3ffeb))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0x3ffea))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2   | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8   | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17  | (A2*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17  | (A2*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A''*(B:0x13))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A''*(B:0x16))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28  | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | (A2*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 | (A2*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB38 | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB40 | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB54 | (A''*(B:0x3ffeb))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:31 . Memory (MB): peak = 3569.695 ; gain = 1889.668 ; free physical = 82092 ; free virtual = 98145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:23 ; elapsed = 00:03:52 . Memory (MB): peak = 3666.496 ; gain = 1986.469 ; free physical = 77406 ; free virtual = 93866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:05 ; elapsed = 00:04:35 . Memory (MB): peak = 3863.465 ; gain = 2183.438 ; free physical = 73554 ; free virtual = 90604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:06 ; elapsed = 00:04:36 . Memory (MB): peak = 3863.465 ; gain = 2183.438 ; free physical = 73550 ; free virtual = 90604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:49 ; elapsed = 00:05:20 . Memory (MB): peak = 3863.465 ; gain = 2183.438 ; free physical = 72632 ; free virtual = 89939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:50 ; elapsed = 00:05:21 . Memory (MB): peak = 3863.465 ; gain = 2183.438 ; free physical = 72618 ; free virtual = 89926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:54 ; elapsed = 00:05:24 . Memory (MB): peak = 3863.465 ; gain = 2183.438 ; free physical = 72634 ; free virtual = 89942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:55 ; elapsed = 00:05:26 . Memory (MB): peak = 3863.465 ; gain = 2183.438 ; free physical = 72638 ; free virtual = 89946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/add_ln58_11871_reg_4570574_pp0_iter5_reg_reg[15]  | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/add_ln58_10188_reg_4569416_pp0_iter5_reg_reg[15]  | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/sext_ln58_2525_reg_4566033_pp0_iter4_reg_reg[13]  | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/sext_ln17_469_reg_4553439_pp0_iter3_reg_reg[5]    | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/data_22_val_read_reg_4548965_pp0_iter2_reg_reg[9] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/data_20_val_read_reg_4548986_pp0_iter2_reg_reg[9] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/data_4_val_read_reg_4549169_pp0_iter2_reg_reg[2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/data_2_val_read_reg_4549190_pp0_iter2_reg_reg[9]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/data_3_val_read_reg_4549179_pp0_iter2_reg_reg[9]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528/data_16_val_read_reg_4549031_pp0_iter2_reg_reg[9] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myproject   | nModule_read_reg_4079_pp0_iter4_reg_reg[15]                                                                                   | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | x_local_read_reg_4084_pp0_iter4_reg_reg[15]                                                                                   | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | (A''*B)'    | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | (A'*B)'     | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |BUFG    |      1|
|2     |CARRY4  |  55767|
|3     |DSP48E1 |    220|
|4     |LUT1    |  18487|
|5     |LUT2    | 104662|
|6     |LUT3    |  61657|
|7     |LUT4    |  59729|
|8     |LUT5    |   3351|
|9     |LUT6    |   4545|
|10    |SRL16E  |    126|
|11    |FDRE    | 209769|
|12    |IBUF    |    600|
|13    |OBUF    |     12|
+------+--------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 518926|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    369|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_528 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 294230|
|4     |    mul_16s_6ns_21_2_0_U622                                                   |myproject_mul_16s_6ns_21_2_0_357                                           |      1|
|5     |    mul_16s_5ns_21_2_0_U653                                                   |myproject_mul_16s_5ns_21_2_0_296                                           |      1|
|6     |    mul_16s_5ns_21_2_0_U602                                                   |myproject_mul_16s_5ns_21_2_0_283                                           |     21|
|7     |    mul_16s_5ns_21_2_0_U568                                                   |myproject_mul_16s_5ns_21_2_0_276                                           |     35|
|8     |    mul_16s_5ns_21_2_0_U652                                                   |myproject_mul_16s_5ns_21_2_0_295                                           |     35|
|9     |    mul_16s_6ns_21_2_0_U590                                                   |myproject_mul_16s_6ns_21_2_0_352                                           |     35|
|10    |    mul_16s_5ns_21_2_0_U685                                                   |myproject_mul_16s_5ns_21_2_0_305                                           |     35|
|11    |    mul_16s_6s_21_2_0_U595                                                    |myproject_mul_16s_6s_21_2_0_380                                            |     13|
|12    |    mul_16s_6s_21_2_0_U572                                                    |myproject_mul_16s_6s_21_2_0_374                                            |     35|
|13    |    mul_16s_6s_21_2_0_U657                                                    |myproject_mul_16s_6s_21_2_0_396                                            |     21|
|14    |    mul_16s_6ns_21_2_0_U690                                                   |myproject_mul_16s_6ns_21_2_0_371                                           |      1|
|15    |    mul_16s_5ns_21_2_0_U563                                                   |myproject_mul_16s_5ns_21_2_0_274                                           |     37|
|16    |    mul_16s_5ns_21_2_0_U566                                                   |myproject_mul_16s_5ns_21_2_0_275                                           |     33|
|17    |    mul_16s_5ns_21_2_0_U570                                                   |myproject_mul_16s_5ns_21_2_0_277                                           |     33|
|18    |    mul_16s_5ns_21_2_0_U575                                                   |myproject_mul_16s_5ns_21_2_0_278                                           |     22|
|19    |    mul_16s_5ns_21_2_0_U580                                                   |myproject_mul_16s_5ns_21_2_0_279                                           |     35|
|20    |    mul_16s_5ns_21_2_0_U581                                                   |myproject_mul_16s_5ns_21_2_0_280                                           |     22|
|21    |    mul_16s_5ns_21_2_0_U584                                                   |myproject_mul_16s_5ns_21_2_0_281                                           |     35|
|22    |    mul_16s_5ns_21_2_0_U599                                                   |myproject_mul_16s_5ns_21_2_0_282                                           |     37|
|23    |    mul_16s_5ns_21_2_0_U604                                                   |myproject_mul_16s_5ns_21_2_0_284                                           |     33|
|24    |    mul_16s_5ns_21_2_0_U611                                                   |myproject_mul_16s_5ns_21_2_0_285                                           |     35|
|25    |    mul_16s_5ns_21_2_0_U612                                                   |myproject_mul_16s_5ns_21_2_0_286                                           |     55|
|26    |    mul_16s_5ns_21_2_0_U617                                                   |myproject_mul_16s_5ns_21_2_0_287                                           |     33|
|27    |    mul_16s_5ns_21_2_0_U625                                                   |myproject_mul_16s_5ns_21_2_0_288                                           |     22|
|28    |    mul_16s_5ns_21_2_0_U635                                                   |myproject_mul_16s_5ns_21_2_0_289                                           |     55|
|29    |    mul_16s_5ns_21_2_0_U638                                                   |myproject_mul_16s_5ns_21_2_0_290                                           |     35|
|30    |    mul_16s_5ns_21_2_0_U640                                                   |myproject_mul_16s_5ns_21_2_0_291                                           |     33|
|31    |    mul_16s_5ns_21_2_0_U648                                                   |myproject_mul_16s_5ns_21_2_0_292                                           |     33|
|32    |    mul_16s_5ns_21_2_0_U650                                                   |myproject_mul_16s_5ns_21_2_0_293                                           |     33|
|33    |    mul_16s_5ns_21_2_0_U651                                                   |myproject_mul_16s_5ns_21_2_0_294                                           |     33|
|34    |    mul_16s_5ns_21_2_0_U656                                                   |myproject_mul_16s_5ns_21_2_0_297                                           |     48|
|35    |    mul_16s_5ns_21_2_0_U658                                                   |myproject_mul_16s_5ns_21_2_0_298                                           |      1|
|36    |    mul_16s_5ns_21_2_0_U661                                                   |myproject_mul_16s_5ns_21_2_0_299                                           |     21|
|37    |    mul_16s_5ns_21_2_0_U668                                                   |myproject_mul_16s_5ns_21_2_0_300                                           |     42|
|38    |    mul_16s_5ns_21_2_0_U669                                                   |myproject_mul_16s_5ns_21_2_0_301                                           |     33|
|39    |    mul_16s_5ns_21_2_0_U674                                                   |myproject_mul_16s_5ns_21_2_0_302                                           |     37|
|40    |    mul_16s_5ns_21_2_0_U679                                                   |myproject_mul_16s_5ns_21_2_0_303                                           |     21|
|41    |    mul_16s_5ns_21_2_0_U680                                                   |myproject_mul_16s_5ns_21_2_0_304                                           |     33|
|42    |    mul_16s_5ns_21_2_0_U687                                                   |myproject_mul_16s_5ns_21_2_0_306                                           |     37|
|43    |    mul_16s_5ns_21_2_0_U694                                                   |myproject_mul_16s_5ns_21_2_0_307                                           |     33|
|44    |    mul_16s_5s_21_2_0_U564                                                    |myproject_mul_16s_5s_21_2_0_308                                            |     52|
|45    |    mul_16s_5s_21_2_0_U565                                                    |myproject_mul_16s_5s_21_2_0_309                                            |     56|
|46    |    mul_16s_5s_21_2_0_U567                                                    |myproject_mul_16s_5s_21_2_0_310                                            |     30|
|47    |    mul_16s_5s_21_2_0_U569                                                    |myproject_mul_16s_5s_21_2_0_311                                            |     56|
|48    |    mul_16s_5s_21_2_0_U571                                                    |myproject_mul_16s_5s_21_2_0_312                                            |     56|
|49    |    mul_16s_5s_21_2_0_U574                                                    |myproject_mul_16s_5s_21_2_0_313                                            |     56|
|50    |    mul_16s_5s_21_2_0_U577                                                    |myproject_mul_16s_5s_21_2_0_314                                            |     56|
|51    |    mul_16s_5s_21_2_0_U578                                                    |myproject_mul_16s_5s_21_2_0_315                                            |     52|
|52    |    mul_16s_5s_21_2_0_U579                                                    |myproject_mul_16s_5s_21_2_0_316                                            |     30|
|53    |    mul_16s_5s_21_2_0_U582                                                    |myproject_mul_16s_5s_21_2_0_317                                            |     52|
|54    |    mul_16s_5s_21_2_0_U587                                                    |myproject_mul_16s_5s_21_2_0_318                                            |     30|
|55    |    mul_16s_5s_21_2_0_U588                                                    |myproject_mul_16s_5s_21_2_0_319                                            |     52|
|56    |    mul_16s_5s_21_2_0_U589                                                    |myproject_mul_16s_5s_21_2_0_320                                            |     52|
|57    |    mul_16s_5s_21_2_0_U593                                                    |myproject_mul_16s_5s_21_2_0_321                                            |     30|
|58    |    mul_16s_5s_21_2_0_U594                                                    |myproject_mul_16s_5s_21_2_0_322                                            |     52|
|59    |    mul_16s_5s_21_2_0_U598                                                    |myproject_mul_16s_5s_21_2_0_323                                            |     30|
|60    |    mul_16s_5s_21_2_0_U608                                                    |myproject_mul_16s_5s_21_2_0_324                                            |     52|
|61    |    mul_16s_5s_21_2_0_U610                                                    |myproject_mul_16s_5s_21_2_0_325                                            |     30|
|62    |    mul_16s_5s_21_2_0_U613                                                    |myproject_mul_16s_5s_21_2_0_326                                            |     52|
|63    |    mul_16s_5s_21_2_0_U614                                                    |myproject_mul_16s_5s_21_2_0_327                                            |     52|
|64    |    mul_16s_5s_21_2_0_U615                                                    |myproject_mul_16s_5s_21_2_0_328                                            |     52|
|65    |    mul_16s_5s_21_2_0_U618                                                    |myproject_mul_16s_5s_21_2_0_329                                            |     56|
|66    |    mul_16s_5s_21_2_0_U619                                                    |myproject_mul_16s_5s_21_2_0_330                                            |     40|
|67    |    mul_16s_5s_21_2_0_U621                                                    |myproject_mul_16s_5s_21_2_0_331                                            |     52|
|68    |    mul_16s_5s_21_2_0_U627                                                    |myproject_mul_16s_5s_21_2_0_332                                            |     56|
|69    |    mul_16s_5s_21_2_0_U628                                                    |myproject_mul_16s_5s_21_2_0_333                                            |     30|
|70    |    mul_16s_5s_21_2_0_U631                                                    |myproject_mul_16s_5s_21_2_0_334                                            |     52|
|71    |    mul_16s_5s_21_2_0_U633                                                    |myproject_mul_16s_5s_21_2_0_335                                            |     44|
|72    |    mul_16s_5s_21_2_0_U634                                                    |myproject_mul_16s_5s_21_2_0_336                                            |     52|
|73    |    mul_16s_5s_21_2_0_U641                                                    |myproject_mul_16s_5s_21_2_0_337                                            |     56|
|74    |    mul_16s_5s_21_2_0_U643                                                    |myproject_mul_16s_5s_21_2_0_338                                            |     56|
|75    |    mul_16s_5s_21_2_0_U644                                                    |myproject_mul_16s_5s_21_2_0_339                                            |     34|
|76    |    mul_16s_5s_21_2_0_U654                                                    |myproject_mul_16s_5s_21_2_0_340                                            |     30|
|77    |    mul_16s_5s_21_2_0_U659                                                    |myproject_mul_16s_5s_21_2_0_341                                            |     30|
|78    |    mul_16s_5s_21_2_0_U666                                                    |myproject_mul_16s_5s_21_2_0_342                                            |     40|
|79    |    mul_16s_5s_21_2_0_U667                                                    |myproject_mul_16s_5s_21_2_0_343                                            |     52|
|80    |    mul_16s_5s_21_2_0_U673                                                    |myproject_mul_16s_5s_21_2_0_344                                            |     30|
|81    |    mul_16s_5s_21_2_0_U677                                                    |myproject_mul_16s_5s_21_2_0_345                                            |     52|
|82    |    mul_16s_5s_21_2_0_U681                                                    |myproject_mul_16s_5s_21_2_0_346                                            |     56|
|83    |    mul_16s_5s_21_2_0_U682                                                    |myproject_mul_16s_5s_21_2_0_347                                            |     30|
|84    |    mul_16s_5s_21_2_0_U683                                                    |myproject_mul_16s_5s_21_2_0_348                                            |     38|
|85    |    mul_16s_5s_21_2_0_U688                                                    |myproject_mul_16s_5s_21_2_0_349                                            |     34|
|86    |    mul_16s_6ns_21_2_0_U573                                                   |myproject_mul_16s_6ns_21_2_0_350                                           |     21|
|87    |    mul_16s_6ns_21_2_0_U583                                                   |myproject_mul_16s_6ns_21_2_0_351                                           |     14|
|88    |    mul_16s_6ns_21_2_0_U597                                                   |myproject_mul_16s_6ns_21_2_0_353                                           |     21|
|89    |    mul_16s_6ns_21_2_0_U600                                                   |myproject_mul_16s_6ns_21_2_0_354                                           |     21|
|90    |    mul_16s_6ns_21_2_0_U603                                                   |myproject_mul_16s_6ns_21_2_0_355                                           |     35|
|91    |    mul_16s_6ns_21_2_0_U620                                                   |myproject_mul_16s_6ns_21_2_0_356                                           |     35|
|92    |    mul_16s_6ns_21_2_0_U624                                                   |myproject_mul_16s_6ns_21_2_0_358                                           |     35|
|93    |    mul_16s_6ns_21_2_0_U626                                                   |myproject_mul_16s_6ns_21_2_0_359                                           |     21|
|94    |    mul_16s_6ns_21_2_0_U636                                                   |myproject_mul_16s_6ns_21_2_0_360                                           |     21|
|95    |    mul_16s_6ns_21_2_0_U637                                                   |myproject_mul_16s_6ns_21_2_0_361                                           |     35|
|96    |    mul_16s_6ns_21_2_0_U645                                                   |myproject_mul_16s_6ns_21_2_0_362                                           |     22|
|97    |    mul_16s_6ns_21_2_0_U647                                                   |myproject_mul_16s_6ns_21_2_0_363                                           |     35|
|98    |    mul_16s_6ns_21_2_0_U649                                                   |myproject_mul_16s_6ns_21_2_0_364                                           |     21|
|99    |    mul_16s_6ns_21_2_0_U660                                                   |myproject_mul_16s_6ns_21_2_0_365                                           |     22|
|100   |    mul_16s_6ns_21_2_0_U662                                                   |myproject_mul_16s_6ns_21_2_0_366                                           |     21|
|101   |    mul_16s_6ns_21_2_0_U664                                                   |myproject_mul_16s_6ns_21_2_0_367                                           |     21|
|102   |    mul_16s_6ns_21_2_0_U670                                                   |myproject_mul_16s_6ns_21_2_0_368                                           |     21|
|103   |    mul_16s_6ns_21_2_0_U671                                                   |myproject_mul_16s_6ns_21_2_0_369                                           |     21|
|104   |    mul_16s_6ns_21_2_0_U684                                                   |myproject_mul_16s_6ns_21_2_0_370                                           |     35|
|105   |    mul_16s_6ns_21_2_0_U691                                                   |myproject_mul_16s_6ns_21_2_0_372                                           |     21|
|106   |    mul_16s_6ns_21_2_0_U693                                                   |myproject_mul_16s_6ns_21_2_0_373                                           |     35|
|107   |    mul_16s_6s_21_2_0_U576                                                    |myproject_mul_16s_6s_21_2_0_375                                            |     21|
|108   |    mul_16s_6s_21_2_0_U585                                                    |myproject_mul_16s_6s_21_2_0_376                                            |     35|
|109   |    mul_16s_6s_21_2_0_U586                                                    |myproject_mul_16s_6s_21_2_0_377                                            |     22|
|110   |    mul_16s_6s_21_2_0_U591                                                    |myproject_mul_16s_6s_21_2_0_378                                            |     21|
|111   |    mul_16s_6s_21_2_0_U592                                                    |myproject_mul_16s_6s_21_2_0_379                                            |     21|
|112   |    mul_16s_6s_21_2_0_U596                                                    |myproject_mul_16s_6s_21_2_0_381                                            |     21|
|113   |    mul_16s_6s_21_2_0_U601                                                    |myproject_mul_16s_6s_21_2_0_382                                            |     21|
|114   |    mul_16s_6s_21_2_0_U605                                                    |myproject_mul_16s_6s_21_2_0_383                                            |     21|
|115   |    mul_16s_6s_21_2_0_U606                                                    |myproject_mul_16s_6s_21_2_0_384                                            |     21|
|116   |    mul_16s_6s_21_2_0_U607                                                    |myproject_mul_16s_6s_21_2_0_385                                            |     35|
|117   |    mul_16s_6s_21_2_0_U609                                                    |myproject_mul_16s_6s_21_2_0_386                                            |     21|
|118   |    mul_16s_6s_21_2_0_U616                                                    |myproject_mul_16s_6s_21_2_0_387                                            |     21|
|119   |    mul_16s_6s_21_2_0_U623                                                    |myproject_mul_16s_6s_21_2_0_388                                            |     35|
|120   |    mul_16s_6s_21_2_0_U629                                                    |myproject_mul_16s_6s_21_2_0_389                                            |     21|
|121   |    mul_16s_6s_21_2_0_U630                                                    |myproject_mul_16s_6s_21_2_0_390                                            |     21|
|122   |    mul_16s_6s_21_2_0_U632                                                    |myproject_mul_16s_6s_21_2_0_391                                            |     41|
|123   |    mul_16s_6s_21_2_0_U639                                                    |myproject_mul_16s_6s_21_2_0_392                                            |     21|
|124   |    mul_16s_6s_21_2_0_U642                                                    |myproject_mul_16s_6s_21_2_0_393                                            |     21|
|125   |    mul_16s_6s_21_2_0_U646                                                    |myproject_mul_16s_6s_21_2_0_394                                            |     21|
|126   |    mul_16s_6s_21_2_0_U655                                                    |myproject_mul_16s_6s_21_2_0_395                                            |     35|
|127   |    mul_16s_6s_21_2_0_U663                                                    |myproject_mul_16s_6s_21_2_0_397                                            |     21|
|128   |    mul_16s_6s_21_2_0_U665                                                    |myproject_mul_16s_6s_21_2_0_398                                            |     35|
|129   |    mul_16s_6s_21_2_0_U672                                                    |myproject_mul_16s_6s_21_2_0_399                                            |     35|
|130   |    mul_16s_6s_21_2_0_U675                                                    |myproject_mul_16s_6s_21_2_0_400                                            |     35|
|131   |    mul_16s_6s_21_2_0_U676                                                    |myproject_mul_16s_6s_21_2_0_401                                            |     21|
|132   |    mul_16s_6s_21_2_0_U678                                                    |myproject_mul_16s_6s_21_2_0_402                                            |     21|
|133   |    mul_16s_6s_21_2_0_U686                                                    |myproject_mul_16s_6s_21_2_0_403                                            |     21|
|134   |    mul_16s_6s_21_2_0_U689                                                    |myproject_mul_16s_6s_21_2_0_404                                            |     21|
|135   |    mul_16s_6s_21_2_0_U692                                                    |myproject_mul_16s_6s_21_2_0_405                                            |     21|
|136   |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 166964|
|137   |    mul_16s_5ns_21_2_0_U108                                                   |myproject_mul_16s_5ns_21_2_0_70                                            |      1|
|138   |    mul_16s_5ns_21_2_0_U101                                                   |myproject_mul_16s_5ns_21_2_0                                               |     57|
|139   |    mul_16s_5ns_21_2_0_U102                                                   |myproject_mul_16s_5ns_21_2_0_68                                            |     63|
|140   |    mul_16s_5ns_21_2_0_U105                                                   |myproject_mul_16s_5ns_21_2_0_69                                            |     71|
|141   |    mul_16s_5ns_21_2_0_U111                                                   |myproject_mul_16s_5ns_21_2_0_71                                            |     35|
|142   |    mul_16s_5ns_21_2_0_U113                                                   |myproject_mul_16s_5ns_21_2_0_72                                            |     77|
|143   |    mul_16s_5ns_21_2_0_U115                                                   |myproject_mul_16s_5ns_21_2_0_73                                            |     21|
|144   |    mul_16s_5ns_21_2_0_U119                                                   |myproject_mul_16s_5ns_21_2_0_74                                            |     23|
|145   |    mul_16s_5ns_21_2_0_U124                                                   |myproject_mul_16s_5ns_21_2_0_75                                            |     37|
|146   |    mul_16s_5ns_21_2_0_U130                                                   |myproject_mul_16s_5ns_21_2_0_76                                            |     37|
|147   |    mul_16s_5ns_21_2_0_U131                                                   |myproject_mul_16s_5ns_21_2_0_77                                            |     34|
|148   |    mul_16s_5ns_21_2_0_U138                                                   |myproject_mul_16s_5ns_21_2_0_78                                            |     34|
|149   |    mul_16s_5ns_21_2_0_U139                                                   |myproject_mul_16s_5ns_21_2_0_79                                            |     51|
|150   |    mul_16s_5ns_21_2_0_U140                                                   |myproject_mul_16s_5ns_21_2_0_80                                            |     57|
|151   |    mul_16s_5ns_21_2_0_U143                                                   |myproject_mul_16s_5ns_21_2_0_81                                            |      4|
|152   |    mul_16s_5ns_21_2_0_U145                                                   |myproject_mul_16s_5ns_21_2_0_82                                            |     23|
|153   |    mul_16s_5ns_21_2_0_U146                                                   |myproject_mul_16s_5ns_21_2_0_83                                            |     23|
|154   |    mul_16s_5ns_21_2_0_U147                                                   |myproject_mul_16s_5ns_21_2_0_84                                            |     35|
|155   |    mul_16s_5ns_21_2_0_U154                                                   |myproject_mul_16s_5ns_21_2_0_85                                            |     35|
|156   |    mul_16s_5ns_21_2_0_U158                                                   |myproject_mul_16s_5ns_21_2_0_86                                            |     62|
|157   |    mul_16s_5ns_21_2_0_U159                                                   |myproject_mul_16s_5ns_21_2_0_87                                            |     83|
|158   |    mul_16s_5ns_21_2_0_U166                                                   |myproject_mul_16s_5ns_21_2_0_88                                            |     51|
|159   |    mul_16s_5ns_21_2_0_U167                                                   |myproject_mul_16s_5ns_21_2_0_89                                            |     23|
|160   |    mul_16s_5ns_21_2_0_U169                                                   |myproject_mul_16s_5ns_21_2_0_90                                            |     37|
|161   |    mul_16s_5ns_21_2_0_U171                                                   |myproject_mul_16s_5ns_21_2_0_91                                            |     57|
|162   |    mul_16s_5ns_21_2_0_U176                                                   |myproject_mul_16s_5ns_21_2_0_92                                            |    115|
|163   |    mul_16s_5ns_21_2_0_U179                                                   |myproject_mul_16s_5ns_21_2_0_93                                            |    145|
|164   |    mul_16s_5ns_21_2_0_U183                                                   |myproject_mul_16s_5ns_21_2_0_94                                            |     97|
|165   |    mul_16s_5ns_21_2_0_U191                                                   |myproject_mul_16s_5ns_21_2_0_95                                            |     22|
|166   |    mul_16s_5ns_21_2_0_U197                                                   |myproject_mul_16s_5ns_21_2_0_96                                            |     35|
|167   |    mul_16s_5ns_21_2_0_U202                                                   |myproject_mul_16s_5ns_21_2_0_97                                            |     21|
|168   |    mul_16s_5ns_21_2_0_U204                                                   |myproject_mul_16s_5ns_21_2_0_98                                            |     70|
|169   |    mul_16s_5ns_21_2_0_U206                                                   |myproject_mul_16s_5ns_21_2_0_99                                            |     35|
|170   |    mul_16s_5ns_21_2_0_U209                                                   |myproject_mul_16s_5ns_21_2_0_100                                           |     37|
|171   |    mul_16s_5ns_21_2_0_U213                                                   |myproject_mul_16s_5ns_21_2_0_101                                           |     51|
|172   |    mul_16s_5ns_21_2_0_U214                                                   |myproject_mul_16s_5ns_21_2_0_102                                           |     43|
|173   |    mul_16s_5ns_21_2_0_U217                                                   |myproject_mul_16s_5ns_21_2_0_103                                           |     35|
|174   |    mul_16s_5ns_21_2_0_U219                                                   |myproject_mul_16s_5ns_21_2_0_104                                           |     42|
|175   |    mul_16s_5ns_21_2_0_U220                                                   |myproject_mul_16s_5ns_21_2_0_105                                           |     51|
|176   |    mul_16s_5ns_21_2_0_U227                                                   |myproject_mul_16s_5ns_21_2_0_106                                           |     81|
|177   |    mul_16s_5ns_21_2_0_U239                                                   |myproject_mul_16s_5ns_21_2_0_107                                           |     37|
|178   |    mul_16s_5ns_21_2_0_U240                                                   |myproject_mul_16s_5ns_21_2_0_108                                           |     23|
|179   |    mul_16s_5ns_21_2_0_U246                                                   |myproject_mul_16s_5ns_21_2_0_109                                           |      1|
|180   |    mul_16s_5ns_21_2_0_U247                                                   |myproject_mul_16s_5ns_21_2_0_110                                           |     37|
|181   |    mul_16s_5ns_21_2_0_U41                                                    |myproject_mul_16s_5ns_21_2_0_111                                           |     78|
|182   |    mul_16s_5ns_21_2_0_U48                                                    |myproject_mul_16s_5ns_21_2_0_112                                           |     48|
|183   |    mul_16s_5ns_21_2_0_U55                                                    |myproject_mul_16s_5ns_21_2_0_113                                           |     22|
|184   |    mul_16s_5ns_21_2_0_U59                                                    |myproject_mul_16s_5ns_21_2_0_114                                           |     51|
|185   |    mul_16s_5ns_21_2_0_U63                                                    |myproject_mul_16s_5ns_21_2_0_115                                           |     98|
|186   |    mul_16s_5ns_21_2_0_U68                                                    |myproject_mul_16s_5ns_21_2_0_116                                           |     65|
|187   |    mul_16s_5ns_21_2_0_U69                                                    |myproject_mul_16s_5ns_21_2_0_117                                           |     21|
|188   |    mul_16s_5ns_21_2_0_U77                                                    |myproject_mul_16s_5ns_21_2_0_118                                           |     37|
|189   |    mul_16s_5ns_21_2_0_U83                                                    |myproject_mul_16s_5ns_21_2_0_119                                           |    110|
|190   |    mul_16s_5ns_21_2_0_U88                                                    |myproject_mul_16s_5ns_21_2_0_120                                           |     49|
|191   |    mul_16s_5ns_21_2_0_U90                                                    |myproject_mul_16s_5ns_21_2_0_121                                           |     57|
|192   |    mul_16s_5ns_21_2_0_U98                                                    |myproject_mul_16s_5ns_21_2_0_122                                           |     57|
|193   |    mul_16s_5ns_21_2_0_U99                                                    |myproject_mul_16s_5ns_21_2_0_123                                           |     48|
|194   |    mul_16s_5s_21_2_0_U103                                                    |myproject_mul_16s_5s_21_2_0                                                |     49|
|195   |    mul_16s_5s_21_2_0_U107                                                    |myproject_mul_16s_5s_21_2_0_124                                            |     73|
|196   |    mul_16s_5s_21_2_0_U110                                                    |myproject_mul_16s_5s_21_2_0_125                                            |     72|
|197   |    mul_16s_5s_21_2_0_U112                                                    |myproject_mul_16s_5s_21_2_0_126                                            |     72|
|198   |    mul_16s_5s_21_2_0_U122                                                    |myproject_mul_16s_5s_21_2_0_127                                            |     73|
|199   |    mul_16s_5s_21_2_0_U123                                                    |myproject_mul_16s_5s_21_2_0_128                                            |     73|
|200   |    mul_16s_5s_21_2_0_U125                                                    |myproject_mul_16s_5s_21_2_0_129                                            |     47|
|201   |    mul_16s_5s_21_2_0_U129                                                    |myproject_mul_16s_5s_21_2_0_130                                            |     56|
|202   |    mul_16s_5s_21_2_0_U135                                                    |myproject_mul_16s_5s_21_2_0_131                                            |     71|
|203   |    mul_16s_5s_21_2_0_U136                                                    |myproject_mul_16s_5s_21_2_0_132                                            |     47|
|204   |    mul_16s_5s_21_2_0_U144                                                    |myproject_mul_16s_5s_21_2_0_133                                            |     49|
|205   |    mul_16s_5s_21_2_0_U149                                                    |myproject_mul_16s_5s_21_2_0_134                                            |     50|
|206   |    mul_16s_5s_21_2_0_U150                                                    |myproject_mul_16s_5s_21_2_0_135                                            |     73|
|207   |    mul_16s_5s_21_2_0_U151                                                    |myproject_mul_16s_5s_21_2_0_136                                            |     72|
|208   |    mul_16s_5s_21_2_0_U153                                                    |myproject_mul_16s_5s_21_2_0_137                                            |     58|
|209   |    mul_16s_5s_21_2_0_U157                                                    |myproject_mul_16s_5s_21_2_0_138                                            |     73|
|210   |    mul_16s_5s_21_2_0_U172                                                    |myproject_mul_16s_5s_21_2_0_139                                            |     53|
|211   |    mul_16s_5s_21_2_0_U174                                                    |myproject_mul_16s_5s_21_2_0_140                                            |     72|
|212   |    mul_16s_5s_21_2_0_U178                                                    |myproject_mul_16s_5s_21_2_0_141                                            |     49|
|213   |    mul_16s_5s_21_2_0_U184                                                    |myproject_mul_16s_5s_21_2_0_142                                            |     56|
|214   |    mul_16s_5s_21_2_0_U187                                                    |myproject_mul_16s_5s_21_2_0_143                                            |     50|
|215   |    mul_16s_5s_21_2_0_U188                                                    |myproject_mul_16s_5s_21_2_0_144                                            |     72|
|216   |    mul_16s_5s_21_2_0_U189                                                    |myproject_mul_16s_5s_21_2_0_145                                            |     72|
|217   |    mul_16s_5s_21_2_0_U193                                                    |myproject_mul_16s_5s_21_2_0_146                                            |     72|
|218   |    mul_16s_5s_21_2_0_U195                                                    |myproject_mul_16s_5s_21_2_0_147                                            |     56|
|219   |    mul_16s_5s_21_2_0_U199                                                    |myproject_mul_16s_5s_21_2_0_148                                            |     72|
|220   |    mul_16s_5s_21_2_0_U200                                                    |myproject_mul_16s_5s_21_2_0_149                                            |     72|
|221   |    mul_16s_5s_21_2_0_U205                                                    |myproject_mul_16s_5s_21_2_0_150                                            |     72|
|222   |    mul_16s_5s_21_2_0_U216                                                    |myproject_mul_16s_5s_21_2_0_151                                            |     49|
|223   |    mul_16s_5s_21_2_0_U218                                                    |myproject_mul_16s_5s_21_2_0_152                                            |     49|
|224   |    mul_16s_5s_21_2_0_U221                                                    |myproject_mul_16s_5s_21_2_0_153                                            |     73|
|225   |    mul_16s_5s_21_2_0_U224                                                    |myproject_mul_16s_5s_21_2_0_154                                            |     52|
|226   |    mul_16s_5s_21_2_0_U226                                                    |myproject_mul_16s_5s_21_2_0_155                                            |     72|
|227   |    mul_16s_5s_21_2_0_U231                                                    |myproject_mul_16s_5s_21_2_0_156                                            |     73|
|228   |    mul_16s_5s_21_2_0_U232                                                    |myproject_mul_16s_5s_21_2_0_157                                            |     73|
|229   |    mul_16s_5s_21_2_0_U233                                                    |myproject_mul_16s_5s_21_2_0_158                                            |     47|
|230   |    mul_16s_5s_21_2_0_U242                                                    |myproject_mul_16s_5s_21_2_0_159                                            |     73|
|231   |    mul_16s_5s_21_2_0_U244                                                    |myproject_mul_16s_5s_21_2_0_160                                            |     72|
|232   |    mul_16s_5s_21_2_0_U245                                                    |myproject_mul_16s_5s_21_2_0_161                                            |     73|
|233   |    mul_16s_5s_21_2_0_U42                                                     |myproject_mul_16s_5s_21_2_0_162                                            |     73|
|234   |    mul_16s_5s_21_2_0_U45                                                     |myproject_mul_16s_5s_21_2_0_163                                            |     72|
|235   |    mul_16s_5s_21_2_0_U46                                                     |myproject_mul_16s_5s_21_2_0_164                                            |     55|
|236   |    mul_16s_5s_21_2_0_U53                                                     |myproject_mul_16s_5s_21_2_0_165                                            |     62|
|237   |    mul_16s_5s_21_2_0_U54                                                     |myproject_mul_16s_5s_21_2_0_166                                            |     73|
|238   |    mul_16s_5s_21_2_0_U56                                                     |myproject_mul_16s_5s_21_2_0_167                                            |     52|
|239   |    mul_16s_5s_21_2_0_U57                                                     |myproject_mul_16s_5s_21_2_0_168                                            |     55|
|240   |    mul_16s_5s_21_2_0_U60                                                     |myproject_mul_16s_5s_21_2_0_169                                            |     49|
|241   |    mul_16s_5s_21_2_0_U61                                                     |myproject_mul_16s_5s_21_2_0_170                                            |     58|
|242   |    mul_16s_5s_21_2_0_U64                                                     |myproject_mul_16s_5s_21_2_0_171                                            |     73|
|243   |    mul_16s_5s_21_2_0_U65                                                     |myproject_mul_16s_5s_21_2_0_172                                            |     72|
|244   |    mul_16s_5s_21_2_0_U70                                                     |myproject_mul_16s_5s_21_2_0_173                                            |     73|
|245   |    mul_16s_5s_21_2_0_U71                                                     |myproject_mul_16s_5s_21_2_0_174                                            |     51|
|246   |    mul_16s_5s_21_2_0_U74                                                     |myproject_mul_16s_5s_21_2_0_175                                            |     73|
|247   |    mul_16s_5s_21_2_0_U80                                                     |myproject_mul_16s_5s_21_2_0_176                                            |     72|
|248   |    mul_16s_5s_21_2_0_U82                                                     |myproject_mul_16s_5s_21_2_0_177                                            |     72|
|249   |    mul_16s_5s_21_2_0_U85                                                     |myproject_mul_16s_5s_21_2_0_178                                            |     73|
|250   |    mul_16s_5s_21_2_0_U86                                                     |myproject_mul_16s_5s_21_2_0_179                                            |     72|
|251   |    mul_16s_5s_21_2_0_U87                                                     |myproject_mul_16s_5s_21_2_0_180                                            |     72|
|252   |    mul_16s_5s_21_2_0_U91                                                     |myproject_mul_16s_5s_21_2_0_181                                            |     73|
|253   |    mul_16s_5s_21_2_0_U95                                                     |myproject_mul_16s_5s_21_2_0_182                                            |     49|
|254   |    mul_16s_6ns_21_2_0_U104                                                   |myproject_mul_16s_6ns_21_2_0                                               |     22|
|255   |    mul_16s_6ns_21_2_0_U106                                                   |myproject_mul_16s_6ns_21_2_0_183                                           |     24|
|256   |    mul_16s_6ns_21_2_0_U117                                                   |myproject_mul_16s_6ns_21_2_0_184                                           |     23|
|257   |    mul_16s_6ns_21_2_0_U120                                                   |myproject_mul_16s_6ns_21_2_0_185                                           |     36|
|258   |    mul_16s_6ns_21_2_0_U121                                                   |myproject_mul_16s_6ns_21_2_0_186                                           |     22|
|259   |    mul_16s_6ns_21_2_0_U126                                                   |myproject_mul_16s_6ns_21_2_0_187                                           |      2|
|260   |    mul_16s_6ns_21_2_0_U132                                                   |myproject_mul_16s_6ns_21_2_0_188                                           |     23|
|261   |    mul_16s_6ns_21_2_0_U142                                                   |myproject_mul_16s_6ns_21_2_0_189                                           |     51|
|262   |    mul_16s_6ns_21_2_0_U155                                                   |myproject_mul_16s_6ns_21_2_0_190                                           |     23|
|263   |    mul_16s_6ns_21_2_0_U160                                                   |myproject_mul_16s_6ns_21_2_0_191                                           |     55|
|264   |    mul_16s_6ns_21_2_0_U161                                                   |myproject_mul_16s_6ns_21_2_0_192                                           |     23|
|265   |    mul_16s_6ns_21_2_0_U163                                                   |myproject_mul_16s_6ns_21_2_0_193                                           |     24|
|266   |    mul_16s_6ns_21_2_0_U165                                                   |myproject_mul_16s_6ns_21_2_0_194                                           |      4|
|267   |    mul_16s_6ns_21_2_0_U175                                                   |myproject_mul_16s_6ns_21_2_0_195                                           |     23|
|268   |    mul_16s_6ns_21_2_0_U181                                                   |myproject_mul_16s_6ns_21_2_0_196                                           |     23|
|269   |    mul_16s_6ns_21_2_0_U182                                                   |myproject_mul_16s_6ns_21_2_0_197                                           |     23|
|270   |    mul_16s_6ns_21_2_0_U185                                                   |myproject_mul_16s_6ns_21_2_0_198                                           |     21|
|271   |    mul_16s_6ns_21_2_0_U190                                                   |myproject_mul_16s_6ns_21_2_0_199                                           |     37|
|272   |    mul_16s_6ns_21_2_0_U192                                                   |myproject_mul_16s_6ns_21_2_0_200                                           |     51|
|273   |    mul_16s_6ns_21_2_0_U196                                                   |myproject_mul_16s_6ns_21_2_0_201                                           |     43|
|274   |    mul_16s_6ns_21_2_0_U203                                                   |myproject_mul_16s_6ns_21_2_0_202                                           |     51|
|275   |    mul_16s_6ns_21_2_0_U215                                                   |myproject_mul_16s_6ns_21_2_0_203                                           |     38|
|276   |    mul_16s_6ns_21_2_0_U223                                                   |myproject_mul_16s_6ns_21_2_0_204                                           |     21|
|277   |    mul_16s_6ns_21_2_0_U230                                                   |myproject_mul_16s_6ns_21_2_0_205                                           |     37|
|278   |    mul_16s_6ns_21_2_0_U236                                                   |myproject_mul_16s_6ns_21_2_0_206                                           |     51|
|279   |    mul_16s_6ns_21_2_0_U237                                                   |myproject_mul_16s_6ns_21_2_0_207                                           |     62|
|280   |    mul_16s_6ns_21_2_0_U238                                                   |myproject_mul_16s_6ns_21_2_0_208                                           |     22|
|281   |    mul_16s_6ns_21_2_0_U243                                                   |myproject_mul_16s_6ns_21_2_0_209                                           |     36|
|282   |    mul_16s_6ns_21_2_0_U248                                                   |myproject_mul_16s_6ns_21_2_0_210                                           |     23|
|283   |    mul_16s_6ns_21_2_0_U44                                                    |myproject_mul_16s_6ns_21_2_0_211                                           |     23|
|284   |    mul_16s_6ns_21_2_0_U49                                                    |myproject_mul_16s_6ns_21_2_0_212                                           |     50|
|285   |    mul_16s_6ns_21_2_0_U62                                                    |myproject_mul_16s_6ns_21_2_0_213                                           |     22|
|286   |    mul_16s_6ns_21_2_0_U66                                                    |myproject_mul_16s_6ns_21_2_0_214                                           |     51|
|287   |    mul_16s_6ns_21_2_0_U73                                                    |myproject_mul_16s_6ns_21_2_0_215                                           |     23|
|288   |    mul_16s_6ns_21_2_0_U78                                                    |myproject_mul_16s_6ns_21_2_0_216                                           |     50|
|289   |    mul_16s_6ns_21_2_0_U79                                                    |myproject_mul_16s_6ns_21_2_0_217                                           |     37|
|290   |    mul_16s_6ns_21_2_0_U81                                                    |myproject_mul_16s_6ns_21_2_0_218                                           |     37|
|291   |    mul_16s_6ns_21_2_0_U84                                                    |myproject_mul_16s_6ns_21_2_0_219                                           |     37|
|292   |    mul_16s_6ns_21_2_0_U89                                                    |myproject_mul_16s_6ns_21_2_0_220                                           |     24|
|293   |    mul_16s_6ns_21_2_0_U94                                                    |myproject_mul_16s_6ns_21_2_0_221                                           |     23|
|294   |    mul_16s_6s_21_2_0_U100                                                    |myproject_mul_16s_6s_21_2_0                                                |     35|
|295   |    mul_16s_6s_21_2_0_U109                                                    |myproject_mul_16s_6s_21_2_0_222                                            |     38|
|296   |    mul_16s_6s_21_2_0_U114                                                    |myproject_mul_16s_6s_21_2_0_223                                            |     23|
|297   |    mul_16s_6s_21_2_0_U116                                                    |myproject_mul_16s_6s_21_2_0_224                                            |     23|
|298   |    mul_16s_6s_21_2_0_U118                                                    |myproject_mul_16s_6s_21_2_0_225                                            |     36|
|299   |    mul_16s_6s_21_2_0_U127                                                    |myproject_mul_16s_6s_21_2_0_226                                            |     44|
|300   |    mul_16s_6s_21_2_0_U128                                                    |myproject_mul_16s_6s_21_2_0_227                                            |     51|
|301   |    mul_16s_6s_21_2_0_U133                                                    |myproject_mul_16s_6s_21_2_0_228                                            |     37|
|302   |    mul_16s_6s_21_2_0_U134                                                    |myproject_mul_16s_6s_21_2_0_229                                            |     36|
|303   |    mul_16s_6s_21_2_0_U137                                                    |myproject_mul_16s_6s_21_2_0_230                                            |     22|
|304   |    mul_16s_6s_21_2_0_U141                                                    |myproject_mul_16s_6s_21_2_0_231                                            |     22|
|305   |    mul_16s_6s_21_2_0_U148                                                    |myproject_mul_16s_6s_21_2_0_232                                            |     35|
|306   |    mul_16s_6s_21_2_0_U152                                                    |myproject_mul_16s_6s_21_2_0_233                                            |     21|
|307   |    mul_16s_6s_21_2_0_U156                                                    |myproject_mul_16s_6s_21_2_0_234                                            |     24|
|308   |    mul_16s_6s_21_2_0_U162                                                    |myproject_mul_16s_6s_21_2_0_235                                            |     24|
|309   |    mul_16s_6s_21_2_0_U164                                                    |myproject_mul_16s_6s_21_2_0_236                                            |     23|
|310   |    mul_16s_6s_21_2_0_U168                                                    |myproject_mul_16s_6s_21_2_0_237                                            |     35|
|311   |    mul_16s_6s_21_2_0_U170                                                    |myproject_mul_16s_6s_21_2_0_238                                            |     21|
|312   |    mul_16s_6s_21_2_0_U173                                                    |myproject_mul_16s_6s_21_2_0_239                                            |     21|
|313   |    mul_16s_6s_21_2_0_U177                                                    |myproject_mul_16s_6s_21_2_0_240                                            |     37|
|314   |    mul_16s_6s_21_2_0_U180                                                    |myproject_mul_16s_6s_21_2_0_241                                            |     23|
|315   |    mul_16s_6s_21_2_0_U186                                                    |myproject_mul_16s_6s_21_2_0_242                                            |     36|
|316   |    mul_16s_6s_21_2_0_U194                                                    |myproject_mul_16s_6s_21_2_0_243                                            |     51|
|317   |    mul_16s_6s_21_2_0_U198                                                    |myproject_mul_16s_6s_21_2_0_244                                            |     92|
|318   |    mul_16s_6s_21_2_0_U201                                                    |myproject_mul_16s_6s_21_2_0_245                                            |     23|
|319   |    mul_16s_6s_21_2_0_U207                                                    |myproject_mul_16s_6s_21_2_0_246                                            |     37|
|320   |    mul_16s_6s_21_2_0_U208                                                    |myproject_mul_16s_6s_21_2_0_247                                            |     23|
|321   |    mul_16s_6s_21_2_0_U210                                                    |myproject_mul_16s_6s_21_2_0_248                                            |     37|
|322   |    mul_16s_6s_21_2_0_U211                                                    |myproject_mul_16s_6s_21_2_0_249                                            |     51|
|323   |    mul_16s_6s_21_2_0_U212                                                    |myproject_mul_16s_6s_21_2_0_250                                            |     37|
|324   |    mul_16s_6s_21_2_0_U222                                                    |myproject_mul_16s_6s_21_2_0_251                                            |     21|
|325   |    mul_16s_6s_21_2_0_U225                                                    |myproject_mul_16s_6s_21_2_0_252                                            |     23|
|326   |    mul_16s_6s_21_2_0_U228                                                    |myproject_mul_16s_6s_21_2_0_253                                            |     37|
|327   |    mul_16s_6s_21_2_0_U229                                                    |myproject_mul_16s_6s_21_2_0_254                                            |    110|
|328   |    mul_16s_6s_21_2_0_U234                                                    |myproject_mul_16s_6s_21_2_0_255                                            |     37|
|329   |    mul_16s_6s_21_2_0_U235                                                    |myproject_mul_16s_6s_21_2_0_256                                            |     22|
|330   |    mul_16s_6s_21_2_0_U241                                                    |myproject_mul_16s_6s_21_2_0_257                                            |     36|
|331   |    mul_16s_6s_21_2_0_U249                                                    |myproject_mul_16s_6s_21_2_0_258                                            |     69|
|332   |    mul_16s_6s_21_2_0_U40                                                     |myproject_mul_16s_6s_21_2_0_259                                            |     51|
|333   |    mul_16s_6s_21_2_0_U43                                                     |myproject_mul_16s_6s_21_2_0_260                                            |     56|
|334   |    mul_16s_6s_21_2_0_U47                                                     |myproject_mul_16s_6s_21_2_0_261                                            |     23|
|335   |    mul_16s_6s_21_2_0_U50                                                     |myproject_mul_16s_6s_21_2_0_262                                            |     17|
|336   |    mul_16s_6s_21_2_0_U51                                                     |myproject_mul_16s_6s_21_2_0_263                                            |     23|
|337   |    mul_16s_6s_21_2_0_U52                                                     |myproject_mul_16s_6s_21_2_0_264                                            |     51|
|338   |    mul_16s_6s_21_2_0_U58                                                     |myproject_mul_16s_6s_21_2_0_265                                            |     37|
|339   |    mul_16s_6s_21_2_0_U67                                                     |myproject_mul_16s_6s_21_2_0_266                                            |     24|
|340   |    mul_16s_6s_21_2_0_U72                                                     |myproject_mul_16s_6s_21_2_0_267                                            |     37|
|341   |    mul_16s_6s_21_2_0_U75                                                     |myproject_mul_16s_6s_21_2_0_268                                            |     21|
|342   |    mul_16s_6s_21_2_0_U76                                                     |myproject_mul_16s_6s_21_2_0_269                                            |     22|
|343   |    mul_16s_6s_21_2_0_U92                                                     |myproject_mul_16s_6s_21_2_0_270                                            |     23|
|344   |    mul_16s_6s_21_2_0_U93                                                     |myproject_mul_16s_6s_21_2_0_271                                            |     22|
|345   |    mul_16s_6s_21_2_0_U96                                                     |myproject_mul_16s_6s_21_2_0_272                                            |     23|
|346   |    mul_16s_6s_21_2_0_U97                                                     |myproject_mul_16s_6s_21_2_0_273                                            |     36|
|347   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_740 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  37785|
|348   |    mul_8ns_5ns_12_1_0_U906                                                   |myproject_mul_8ns_5ns_12_1_0                                               |      5|
|349   |    mul_8ns_6ns_13_1_0_U907                                                   |myproject_mul_8ns_6ns_13_1_0_36                                            |     12|
|350   |    mul_8ns_5ns_12_1_0_U911                                                   |myproject_mul_8ns_5ns_12_1_0_0                                             |     15|
|351   |    mul_8ns_5ns_12_1_0_U914                                                   |myproject_mul_8ns_5ns_12_1_0_1                                             |     18|
|352   |    mul_8ns_5ns_12_1_0_U922                                                   |myproject_mul_8ns_5ns_12_1_0_2                                             |     18|
|353   |    mul_8ns_5ns_12_1_0_U924                                                   |myproject_mul_8ns_5ns_12_1_0_3                                             |     18|
|354   |    mul_8ns_5ns_12_1_0_U928                                                   |myproject_mul_8ns_5ns_12_1_0_4                                             |     15|
|355   |    mul_8ns_5ns_12_1_0_U930                                                   |myproject_mul_8ns_5ns_12_1_0_5                                             |     15|
|356   |    mul_8ns_5ns_12_1_0_U931                                                   |myproject_mul_8ns_5ns_12_1_0_6                                             |     15|
|357   |    mul_8ns_5ns_12_1_0_U934                                                   |myproject_mul_8ns_5ns_12_1_0_7                                             |     15|
|358   |    mul_8ns_5ns_12_1_0_U942                                                   |myproject_mul_8ns_5ns_12_1_0_8                                             |     15|
|359   |    mul_8ns_5ns_12_1_0_U947                                                   |myproject_mul_8ns_5ns_12_1_0_9                                             |     18|
|360   |    mul_8ns_5ns_12_1_0_U948                                                   |myproject_mul_8ns_5ns_12_1_0_10                                            |     18|
|361   |    mul_8ns_5ns_12_1_0_U960                                                   |myproject_mul_8ns_5ns_12_1_0_11                                            |     18|
|362   |    mul_8ns_5ns_12_1_0_U961                                                   |myproject_mul_8ns_5ns_12_1_0_12                                            |     15|
|363   |    mul_8ns_5ns_12_1_0_U964                                                   |myproject_mul_8ns_5ns_12_1_0_13                                            |     15|
|364   |    mul_8ns_5ns_12_1_0_U966                                                   |myproject_mul_8ns_5ns_12_1_0_14                                            |     15|
|365   |    mul_8ns_5s_13_1_0_U901                                                    |myproject_mul_8ns_5s_13_1_0_15                                             |     30|
|366   |    mul_8ns_5s_13_1_0_U903                                                    |myproject_mul_8ns_5s_13_1_0_16                                             |     30|
|367   |    mul_8ns_5s_13_1_0_U904                                                    |myproject_mul_8ns_5s_13_1_0_17                                             |     30|
|368   |    mul_8ns_5s_13_1_0_U905                                                    |myproject_mul_8ns_5s_13_1_0_18                                             |     30|
|369   |    mul_8ns_5s_13_1_0_U908                                                    |myproject_mul_8ns_5s_13_1_0_19                                             |     30|
|370   |    mul_8ns_5s_13_1_0_U909                                                    |myproject_mul_8ns_5s_13_1_0_20                                             |     30|
|371   |    mul_8ns_5s_13_1_0_U910                                                    |myproject_mul_8ns_5s_13_1_0_21                                             |     30|
|372   |    mul_8ns_5s_13_1_0_U913                                                    |myproject_mul_8ns_5s_13_1_0_22                                             |     30|
|373   |    mul_8ns_5s_13_1_0_U915                                                    |myproject_mul_8ns_5s_13_1_0_23                                             |     30|
|374   |    mul_8ns_5s_13_1_0_U917                                                    |myproject_mul_8ns_5s_13_1_0_24                                             |     30|
|375   |    mul_8ns_5s_13_1_0_U920                                                    |myproject_mul_8ns_5s_13_1_0_25                                             |     30|
|376   |    mul_8ns_5s_13_1_0_U926                                                    |myproject_mul_8ns_5s_13_1_0_26                                             |     30|
|377   |    mul_8ns_5s_13_1_0_U927                                                    |myproject_mul_8ns_5s_13_1_0_27                                             |     30|
|378   |    mul_8ns_5s_13_1_0_U929                                                    |myproject_mul_8ns_5s_13_1_0_28                                             |     30|
|379   |    mul_8ns_5s_13_1_0_U943                                                    |myproject_mul_8ns_5s_13_1_0_29                                             |     30|
|380   |    mul_8ns_5s_13_1_0_U949                                                    |myproject_mul_8ns_5s_13_1_0_30                                             |     30|
|381   |    mul_8ns_5s_13_1_0_U950                                                    |myproject_mul_8ns_5s_13_1_0_31                                             |     30|
|382   |    mul_8ns_5s_13_1_0_U951                                                    |myproject_mul_8ns_5s_13_1_0_32                                             |     30|
|383   |    mul_8ns_5s_13_1_0_U952                                                    |myproject_mul_8ns_5s_13_1_0_33                                             |     30|
|384   |    mul_8ns_5s_13_1_0_U953                                                    |myproject_mul_8ns_5s_13_1_0_34                                             |     30|
|385   |    mul_8ns_5s_13_1_0_U959                                                    |myproject_mul_8ns_5s_13_1_0_35                                             |     30|
|386   |    mul_8ns_6ns_13_1_0_U900                                                   |myproject_mul_8ns_6ns_13_1_0                                               |     18|
|387   |    mul_8ns_6ns_13_1_0_U912                                                   |myproject_mul_8ns_6ns_13_1_0_37                                            |     33|
|388   |    mul_8ns_6ns_13_1_0_U916                                                   |myproject_mul_8ns_6ns_13_1_0_38                                            |     23|
|389   |    mul_8ns_6ns_13_1_0_U918                                                   |myproject_mul_8ns_6ns_13_1_0_39                                            |     23|
|390   |    mul_8ns_6ns_13_1_0_U921                                                   |myproject_mul_8ns_6ns_13_1_0_40                                            |     24|
|391   |    mul_8ns_6ns_13_1_0_U925                                                   |myproject_mul_8ns_6ns_13_1_0_41                                            |     23|
|392   |    mul_8ns_6ns_13_1_0_U932                                                   |myproject_mul_8ns_6ns_13_1_0_42                                            |     18|
|393   |    mul_8ns_6ns_13_1_0_U936                                                   |myproject_mul_8ns_6ns_13_1_0_43                                            |     29|
|394   |    mul_8ns_6ns_13_1_0_U937                                                   |myproject_mul_8ns_6ns_13_1_0_44                                            |     18|
|395   |    mul_8ns_6ns_13_1_0_U938                                                   |myproject_mul_8ns_6ns_13_1_0_45                                            |     12|
|396   |    mul_8ns_6ns_13_1_0_U941                                                   |myproject_mul_8ns_6ns_13_1_0_46                                            |     23|
|397   |    mul_8ns_6ns_13_1_0_U945                                                   |myproject_mul_8ns_6ns_13_1_0_47                                            |     23|
|398   |    mul_8ns_6ns_13_1_0_U954                                                   |myproject_mul_8ns_6ns_13_1_0_48                                            |     29|
|399   |    mul_8ns_6ns_13_1_0_U956                                                   |myproject_mul_8ns_6ns_13_1_0_49                                            |     24|
|400   |    mul_8ns_6ns_13_1_0_U957                                                   |myproject_mul_8ns_6ns_13_1_0_50                                            |     23|
|401   |    mul_8ns_6ns_13_1_0_U958                                                   |myproject_mul_8ns_6ns_13_1_0_51                                            |     29|
|402   |    mul_8ns_6ns_13_1_0_U962                                                   |myproject_mul_8ns_6ns_13_1_0_52                                            |     29|
|403   |    mul_8ns_6s_14_1_0_U899                                                    |myproject_mul_8ns_6s_14_1_0_53                                             |     38|
|404   |    mul_8ns_6s_14_1_0_U902                                                    |myproject_mul_8ns_6s_14_1_0_54                                             |     30|
|405   |    mul_8ns_6s_14_1_0_U919                                                    |myproject_mul_8ns_6s_14_1_0_55                                             |     12|
|406   |    mul_8ns_6s_14_1_0_U923                                                    |myproject_mul_8ns_6s_14_1_0_56                                             |     30|
|407   |    mul_8ns_6s_14_1_0_U933                                                    |myproject_mul_8ns_6s_14_1_0_57                                             |     38|
|408   |    mul_8ns_6s_14_1_0_U935                                                    |myproject_mul_8ns_6s_14_1_0_58                                             |     29|
|409   |    mul_8ns_6s_14_1_0_U939                                                    |myproject_mul_8ns_6s_14_1_0_59                                             |     28|
|410   |    mul_8ns_6s_14_1_0_U940                                                    |myproject_mul_8ns_6s_14_1_0_60                                             |     29|
|411   |    mul_8ns_6s_14_1_0_U944                                                    |myproject_mul_8ns_6s_14_1_0_61                                             |     30|
|412   |    mul_8ns_6s_14_1_0_U946                                                    |myproject_mul_8ns_6s_14_1_0_62                                             |     38|
|413   |    mul_8ns_6s_14_1_0_U955                                                    |myproject_mul_8ns_6s_14_1_0_63                                             |     38|
|414   |    mul_8ns_6s_14_1_0_U963                                                    |myproject_mul_8ns_6s_14_1_0_64                                             |     29|
|415   |    mul_8ns_6s_14_1_0_U965                                                    |myproject_mul_8ns_6s_14_1_0_65                                             |     30|
|416   |    mul_8ns_6s_14_1_0_U967                                                    |myproject_mul_8ns_6s_14_1_0_66                                             |     22|
|417   |    mul_8ns_6s_14_1_0_U968                                                    |myproject_mul_8ns_6s_14_1_0_67                                             |     29|
|418   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_835 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    909|
|419   |    mul_8ns_5s_13_1_0_U1060                                                   |myproject_mul_8ns_5s_13_1_0                                                |     30|
|420   |    mul_8ns_6s_14_1_0_U1061                                                   |myproject_mul_8ns_6s_14_1_0                                                |     38|
|421   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   6146|
|422   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_376     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    384|
|423   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_668     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   3264|
|424   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_812     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    895|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:56 ; elapsed = 00:05:26 . Memory (MB): peak = 3863.465 ; gain = 2183.438 ; free physical = 72641 ; free virtual = 89949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:59 ; elapsed = 00:05:31 . Memory (MB): peak = 3867.375 ; gain = 2187.348 ; free physical = 78798 ; free virtual = 96106
Synthesis Optimization Complete : Time (s): cpu = 00:04:59 ; elapsed = 00:05:31 . Memory (MB): peak = 3867.375 ; gain = 2187.348 ; free physical = 78853 ; free virtual = 96105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3888.473 ; gain = 0.000 ; free physical = 77734 ; free virtual = 94987
INFO: [Netlist 29-17] Analyzing 55987 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4058.652 ; gain = 0.000 ; free physical = 79226 ; free virtual = 96458
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f7c5744a
INFO: [Common 17-83] Releasing license: Synthesis
276 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:10 ; elapsed = 00:06:39 . Memory (MB): peak = 4058.652 ; gain = 2384.633 ; free physical = 78909 ; free virtual = 96140
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8997.086; main = 2946.002; forked = 6327.701
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17778.707; main = 4058.656; forked = 13915.238
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 22:24:06 2026...
