{
  "module_name": "r8a779g0-cpg-mssr.h",
  "hash_id": "d807f5ba65fbce43a90098b5a162f1263ff3fa074bee6fb47edab97f49c3525a",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/r8a779g0-cpg-mssr.h",
  "human_readable_source": " \n \n#ifndef __DT_BINDINGS_CLOCK_R8A779G0_CPG_MSSR_H__\n#define __DT_BINDINGS_CLOCK_R8A779G0_CPG_MSSR_H__\n\n#include <dt-bindings/clock/renesas-cpg-mssr.h>\n\n \n\n#define R8A779G0_CLK_ZX\t\t\t0\n#define R8A779G0_CLK_ZS\t\t\t1\n#define R8A779G0_CLK_ZT\t\t\t2\n#define R8A779G0_CLK_ZTR\t\t3\n#define R8A779G0_CLK_S0D2\t\t4\n#define R8A779G0_CLK_S0D3\t\t5\n#define R8A779G0_CLK_S0D4\t\t6\n#define R8A779G0_CLK_S0D1_VIO\t\t7\n#define R8A779G0_CLK_S0D2_VIO\t\t8\n#define R8A779G0_CLK_S0D4_VIO\t\t9\n#define R8A779G0_CLK_S0D8_VIO\t\t10\n#define R8A779G0_CLK_S0D1_VC\t\t11\n#define R8A779G0_CLK_S0D2_VC\t\t12\n#define R8A779G0_CLK_S0D4_VC\t\t13\n#define R8A779G0_CLK_S0D2_MM\t\t14\n#define R8A779G0_CLK_S0D4_MM\t\t15\n#define R8A779G0_CLK_S0D2_U3DG\t\t16\n#define R8A779G0_CLK_S0D4_U3DG\t\t17\n#define R8A779G0_CLK_S0D2_RT\t\t18\n#define R8A779G0_CLK_S0D3_RT\t\t19\n#define R8A779G0_CLK_S0D4_RT\t\t20\n#define R8A779G0_CLK_S0D6_RT\t\t21\n#define R8A779G0_CLK_S0D24_RT\t\t22\n#define R8A779G0_CLK_S0D2_PER\t\t23\n#define R8A779G0_CLK_S0D3_PER\t\t24\n#define R8A779G0_CLK_S0D4_PER\t\t25\n#define R8A779G0_CLK_S0D6_PER\t\t26\n#define R8A779G0_CLK_S0D12_PER\t\t27\n#define R8A779G0_CLK_S0D24_PER\t\t28\n#define R8A779G0_CLK_S0D1_HSC\t\t29\n#define R8A779G0_CLK_S0D2_HSC\t\t30\n#define R8A779G0_CLK_S0D4_HSC\t\t31\n#define R8A779G0_CLK_S0D2_CC\t\t32\n#define R8A779G0_CLK_SVD1_IR\t\t33\n#define R8A779G0_CLK_SVD2_IR\t\t34\n#define R8A779G0_CLK_SVD1_VIP\t\t35\n#define R8A779G0_CLK_SVD2_VIP\t\t36\n#define R8A779G0_CLK_CL\t\t\t37\n#define R8A779G0_CLK_CL16M\t\t38\n#define R8A779G0_CLK_CL16M_MM\t\t39\n#define R8A779G0_CLK_CL16M_RT\t\t40\n#define R8A779G0_CLK_CL16M_PER\t\t41\n#define R8A779G0_CLK_CL16M_HSC\t\t42\n#define R8A779G0_CLK_Z0\t\t\t43\n#define R8A779G0_CLK_ZB3\t\t44\n#define R8A779G0_CLK_ZB3D2\t\t45\n#define R8A779G0_CLK_ZB3D4\t\t46\n#define R8A779G0_CLK_ZG\t\t\t47\n#define R8A779G0_CLK_SD0H\t\t48\n#define R8A779G0_CLK_SD0\t\t49\n#define R8A779G0_CLK_RPC\t\t50\n#define R8A779G0_CLK_RPCD2\t\t51\n#define R8A779G0_CLK_MSO\t\t52\n#define R8A779G0_CLK_CANFD\t\t53\n#define R8A779G0_CLK_CSI\t\t54\n#define R8A779G0_CLK_FRAY\t\t55\n#define R8A779G0_CLK_IPC\t\t56\n#define R8A779G0_CLK_SASYNCRT\t\t57\n#define R8A779G0_CLK_SASYNCPERD1\t58\n#define R8A779G0_CLK_SASYNCPERD2\t59\n#define R8A779G0_CLK_SASYNCPERD4\t60\n#define R8A779G0_CLK_VIOBUS\t\t61\n#define R8A779G0_CLK_VIOBUSD2\t\t62\n#define R8A779G0_CLK_VCBUS\t\t63\n#define R8A779G0_CLK_VCBUSD2\t\t64\n#define R8A779G0_CLK_DSIEXT\t\t65\n#define R8A779G0_CLK_DSIREF\t\t66\n#define R8A779G0_CLK_ADGH\t\t67\n#define R8A779G0_CLK_OSC\t\t68\n#define R8A779G0_CLK_ZR0\t\t69\n#define R8A779G0_CLK_ZR1\t\t70\n#define R8A779G0_CLK_ZR2\t\t71\n#define R8A779G0_CLK_IMPA\t\t72\n#define R8A779G0_CLK_IMPAD4\t\t73\n#define R8A779G0_CLK_CPEX\t\t74\n#define R8A779G0_CLK_CBFUSA\t\t75\n#define R8A779G0_CLK_R\t\t\t76\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}