{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559063535203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559063535203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 12:12:14 2019 " "Processing started: Tue May 28 12:12:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559063535203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559063535203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prueba3 -c prueba3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prueba3 -c prueba3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559063535203 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559063536047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavior " "Found design unit 1: divisor-behavior" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-Alu_arc " "Found design unit 1: Alu-Alu_arc" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alucontrol/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alucontrol/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluControl-arch_AluControl " "Found design unit 1: AluControl-arch_AluControl" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxAluSrcB-archMuxAluSrcB " "Found design unit 1: MuxAluSrcB-archMuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcB " "Found entity 1: MuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSrcA-archMuxScrA " "Found design unit 1: MuxSrcA-archMuxScrA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSrcA " "Found entity 1: MuxSrcA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-arch_RegFile " "Found design unit 1: RegFile-arch_RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxmemtoreg/muxmemtoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxmemtoreg/muxmemtoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxMemToReg-archMuxMemToReg " "Found design unit 1: MuxMemToReg-archMuxMemToReg" {  } { { "../MuxMemToReg/MuxMemToReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxMemToReg/MuxMemToReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Found entity 1: MuxMemToReg" {  } { { "../MuxMemToReg/MuxMemToReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxMemToReg/MuxMemToReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxregdst/muxregdst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxregdst/muxregdst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxRegDst-archMuxRegDst " "Found design unit 1: MuxRegDst-archMuxRegDst" {  } { { "../MuxRegDst/MuxRegDst.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxRegDst/MuxRegDst.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Found entity 1: MuxRegDst" {  } { { "../MuxRegDst/MuxRegDst.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxRegDst/MuxRegDst.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/registros/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/registros/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-arch_Registro " "Found design unit 1: Registro-arch_Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/instructionreg/instructionreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/instructionreg/instructionreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionReg-InstructionReg_arc " "Found design unit 1: InstructionReg-InstructionReg_arc" {  } { { "../InstructionReg/InstructionReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/InstructionReg/InstructionReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionReg " "Found entity 1: InstructionReg" {  } { { "../InstructionReg/InstructionReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/InstructionReg/InstructionReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba3-arch_prueba " "Found design unit 1: prueba3-arch_prueba" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba3 " "Found entity 1: prueba3" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063536921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prueba3 " "Elaborating entity \"prueba3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559063537203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sBrAlu prueba3.vhd(151) " "Verilog HDL or VHDL warning at prueba3.vhd(151): object \"sBrAlu\" assigned a value but never read" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559063537203 "|prueba3"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "salida 16 32 prueba3.vhd(241) " "VHDL Incomplete Partial Association warning at prueba3.vhd(241): port or argument \"salida\" has 16/32 unassociated elements" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 241 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1559063537203 "|prueba3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:decoder " "Elaborating entity \"divisor\" for hierarchy \"divisor:decoder\"" {  } { { "prueba3.vhd" "decoder" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionReg InstructionReg:IR " "Elaborating entity \"InstructionReg\" for hierarchy \"InstructionReg:IR\"" {  } { { "prueba3.vhd" "IR" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:muxMemReg " "Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:muxMemReg\"" {  } { { "prueba3.vhd" "muxMemReg" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:muxDST " "Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:muxDST\"" {  } { { "prueba3.vhd" "muxDST" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:registerFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:registerFile\"" {  } { { "prueba3.vhd" "registerFile" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:regA " "Elaborating entity \"Registro\" for hierarchy \"Registro:regA\"" {  } { { "prueba3.vhd" "regA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSrcA MuxSrcA:MuxAluSrcA " "Elaborating entity \"MuxSrcA\" for hierarchy \"MuxSrcA:MuxAluSrcA\"" {  } { { "prueba3.vhd" "MuxAluSrcA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcB MuxAluSrcB:aMuxAluSrcB " "Elaborating entity \"MuxAluSrcB\" for hierarchy \"MuxAluSrcB:aMuxAluSrcB\"" {  } { { "prueba3.vhd" "aMuxAluSrcB" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:aAluControl " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:aAluControl\"" {  } { { "prueba3.vhd" "aAluControl" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537250 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] AluControl.vhd(42) " "Inferred latch for \"operation\[0\]\" at AluControl.vhd(42)" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537250 "|prueba3|AluControl:aAluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] AluControl.vhd(42) " "Inferred latch for \"operation\[1\]\" at AluControl.vhd(42)" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537250 "|prueba3|AluControl:aAluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[2\] AluControl.vhd(42) " "Inferred latch for \"operation\[2\]\" at AluControl.vhd(42)" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537250 "|prueba3|AluControl:aAluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:aAlu " "Elaborating entity \"Alu\" for hierarchy \"Alu:aAlu\"" {  } { { "prueba3.vhd" "aAlu" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537265 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] Alu.vhd(18) " "Inferred latch for \"tmp\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] Alu.vhd(18) " "Inferred latch for \"tmp\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] Alu.vhd(18) " "Inferred latch for \"tmp\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] Alu.vhd(18) " "Inferred latch for \"tmp\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] Alu.vhd(18) " "Inferred latch for \"tmp\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] Alu.vhd(18) " "Inferred latch for \"tmp\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] Alu.vhd(18) " "Inferred latch for \"tmp\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] Alu.vhd(18) " "Inferred latch for \"tmp\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] Alu.vhd(18) " "Inferred latch for \"tmp\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] Alu.vhd(18) " "Inferred latch for \"tmp\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] Alu.vhd(18) " "Inferred latch for \"tmp\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] Alu.vhd(18) " "Inferred latch for \"tmp\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] Alu.vhd(18) " "Inferred latch for \"tmp\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] Alu.vhd(18) " "Inferred latch for \"tmp\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] Alu.vhd(18) " "Inferred latch for \"tmp\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] Alu.vhd(18) " "Inferred latch for \"tmp\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] Alu.vhd(18) " "Inferred latch for \"tmp\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537265 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] Alu.vhd(18) " "Inferred latch for \"tmp\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] Alu.vhd(18) " "Inferred latch for \"tmp\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] Alu.vhd(18) " "Inferred latch for \"tmp\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] Alu.vhd(18) " "Inferred latch for \"tmp\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] Alu.vhd(18) " "Inferred latch for \"tmp\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] Alu.vhd(18) " "Inferred latch for \"tmp\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] Alu.vhd(18) " "Inferred latch for \"tmp\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] Alu.vhd(18) " "Inferred latch for \"tmp\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] Alu.vhd(18) " "Inferred latch for \"tmp\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] Alu.vhd(18) " "Inferred latch for \"tmp\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] Alu.vhd(18) " "Inferred latch for \"tmp\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] Alu.vhd(18) " "Inferred latch for \"tmp\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] Alu.vhd(18) " "Inferred latch for \"tmp\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] Alu.vhd(18) " "Inferred latch for \"tmp\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] Alu.vhd(18) " "Inferred latch for \"tmp\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] Alu.vhd(18) " "Inferred latch for \"res\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] Alu.vhd(18) " "Inferred latch for \"res\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] Alu.vhd(18) " "Inferred latch for \"res\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] Alu.vhd(18) " "Inferred latch for \"res\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] Alu.vhd(18) " "Inferred latch for \"res\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] Alu.vhd(18) " "Inferred latch for \"res\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] Alu.vhd(18) " "Inferred latch for \"res\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] Alu.vhd(18) " "Inferred latch for \"res\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] Alu.vhd(18) " "Inferred latch for \"res\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] Alu.vhd(18) " "Inferred latch for \"res\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] Alu.vhd(18) " "Inferred latch for \"res\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] Alu.vhd(18) " "Inferred latch for \"res\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] Alu.vhd(18) " "Inferred latch for \"res\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] Alu.vhd(18) " "Inferred latch for \"res\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] Alu.vhd(18) " "Inferred latch for \"res\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] Alu.vhd(18) " "Inferred latch for \"res\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] Alu.vhd(18) " "Inferred latch for \"res\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] Alu.vhd(18) " "Inferred latch for \"res\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] Alu.vhd(18) " "Inferred latch for \"res\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] Alu.vhd(18) " "Inferred latch for \"res\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] Alu.vhd(18) " "Inferred latch for \"res\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] Alu.vhd(18) " "Inferred latch for \"res\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] Alu.vhd(18) " "Inferred latch for \"res\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] Alu.vhd(18) " "Inferred latch for \"res\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] Alu.vhd(18) " "Inferred latch for \"res\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] Alu.vhd(18) " "Inferred latch for \"res\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] Alu.vhd(18) " "Inferred latch for \"res\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] Alu.vhd(18) " "Inferred latch for \"res\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] Alu.vhd(18) " "Inferred latch for \"res\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] Alu.vhd(18) " "Inferred latch for \"res\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] Alu.vhd(18) " "Inferred latch for \"res\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] Alu.vhd(18) " "Inferred latch for \"res\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559063537281 "|prueba3|Alu:aAlu"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AluControl:aAluControl\|operation\[2\] " "LATCH primitive \"AluControl:aAluControl\|operation\[2\]\" is permanently disabled" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[0\] " "LATCH primitive \"Alu:aAlu\|res\[0\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[1\] " "LATCH primitive \"Alu:aAlu\|res\[1\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[2\] " "LATCH primitive \"Alu:aAlu\|res\[2\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[3\] " "LATCH primitive \"Alu:aAlu\|res\[3\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[4\] " "LATCH primitive \"Alu:aAlu\|res\[4\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[5\] " "LATCH primitive \"Alu:aAlu\|res\[5\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[6\] " "LATCH primitive \"Alu:aAlu\|res\[6\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[7\] " "LATCH primitive \"Alu:aAlu\|res\[7\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[8\] " "LATCH primitive \"Alu:aAlu\|res\[8\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[9\] " "LATCH primitive \"Alu:aAlu\|res\[9\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[10\] " "LATCH primitive \"Alu:aAlu\|res\[10\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[11\] " "LATCH primitive \"Alu:aAlu\|res\[11\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[12\] " "LATCH primitive \"Alu:aAlu\|res\[12\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[13\] " "LATCH primitive \"Alu:aAlu\|res\[13\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[14\] " "LATCH primitive \"Alu:aAlu\|res\[14\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[15\] " "LATCH primitive \"Alu:aAlu\|res\[15\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559063537437 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegFile:registerFile\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegFile:registerFile\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegFile:registerFile\|array_reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RegFile:registerFile\|array_reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559063537593 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1559063537593 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559063537593 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu:aAlu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu:aAlu\|Mod0\"" {  } { { "../Alu/Alu.vhd" "Mod0" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559063537593 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559063537593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegFile:registerFile\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegFile:registerFile\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063537765 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559063537765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sng1 " "Found entity 1: altsyncram_sng1" {  } { { "db/altsyncram_sng1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_sng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063537890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063537890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegFile:registerFile\|altsyncram:array_reg_rtl_1 " "Elaborated megafunction instantiation \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegFile:registerFile\|altsyncram:array_reg_rtl_1 " "Instantiated megafunction \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559063538187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:aAlu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_divide:Mod0\"" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559063538249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:aAlu\|lpm_divide:Mod0 " "Instantiated megafunction \"Alu:aAlu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559063538249 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559063538249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_28m " "Found entity 1: lpm_divide_28m" {  } { { "db/lpm_divide_28m.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/lpm_divide_28m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063538359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063538359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063538390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063538390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063538546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063538546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063538687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063538687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559063538812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559063538812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559063541639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559063541639 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eALUOp\[0\] " "No output dependent on input pin \"eALUOp\[0\]\"" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559063541811 "|prueba3|eALUOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eALUOp\[1\] " "No output dependent on input pin \"eALUOp\[1\]\"" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559063541811 "|prueba3|eALUOp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irWrite " "No output dependent on input pin \"irWrite\"" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559063541811 "|prueba3|irWrite"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1559063541811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1267 " "Implemented 1267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559063541811 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559063541811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1177 " "Implemented 1177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559063541811 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559063541811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559063541811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559063541858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 12:12:21 2019 " "Processing ended: Tue May 28 12:12:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559063541858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559063541858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559063541858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559063541858 ""}
