### CPU Simulators
- [gem5](http://gem5.org/)
  - A modular platform for computer-system architecture research, encompassing system-level architecture as well as processor microarchitecture.
- [MARSSx86](http://www.marss86.org/)
  - A tool for cycle accurate full system simulation of the x86-64 architecture, specifically multicore implementations.
- [Sniper](http://snipersim.org/)
  - A next generation parallel, high-speed and accurate x86 simulator.
- [zsim](https://github.com/s5z/zsim)
  - A fast and scalable x86-64 multicore simulator.
- [JADE](https://eexu.home.ece.ust.hk/JADE.html) (HKUST), under BSD 3-Clause License
  - Heterogeneous Multiprocessor Design Simulation Environment.
- [SESC](http://sesc.sourceforge.net/) (UIUC)
  - It models a very wide set of architectures: single processors, CMPs, PIMs, and thread level speculation.

### GPU Simulators
- [GPGPU-sim](http://www.gpgpu-sim.org/)
  - A detailed simulation model of a contemporary GPU (such as NVIDIA's Fermi and GT200 architectures) running CUDA and/or OpenCL workloads.
  - Includes an integrated (and validated) energy model, [GPUWattch](http://www.gpgpu-sim.org/gpuwattch/).

### Chiplet Simulators
+ [SCUT multi-chiplet system simulator](https://github.com/FCAS-SCUT) (SCUT)

### Accelerator Simulators
* [PARADE](https://github.com/cdsc-github/parade-ara-simulator) (UCLA), under [BSD 3-Clause License](https://github.com/cdsc-github/parade-ara-simulator/blob/master/LICENSE)
  - A cycle-accurate full-system simulation platform for accelerator-rich architectural design and exploration.
  - It extends the widely used gem5 simulator with high-level synthesis (HLS) support.
* [SCALE-Sim](https://github.com/ARM-software/SCALE-Sim) (ARM), under [MIT License](https://github.com/ARM-software/SCALE-Sim/blob/master/LICENSE)
  - SCALE sim is a CNN accelerator simulator, that provides cycle-accurate timing, power/energy, memory bandwidth and trace results for a specified accelerator configuration and neural network architecture.

### Accelerator Analyzers
- [ALADDIN](https://github.com/harvard-acc/ALADDIN) (Harvard), under [Apache License 2.0](https://github.com/harvard-acc/ALADDIN/blob/master/LICENSE.txt)
  - A pre-RTL, power-performance simulator for fixed-function accelerators.
- [Lin-Analyzer](https://github.com/zhguanw/lin-analyzer) (NUS), under [GNU General Public License v3.0](https://github.com/zhguanw/lin-analyzer/blob/master/LICENSE)
  - A high-level performance analysis tool for FPGA-based accelerator.
- [COMBA](https://github.com/zjru/COMBA) (HKUST), under [GNU General Public License v3.0](https://github.com/zjru/COMBA/blob/master/LICENSE)
  - A Model-Based Analysis Framework for High Level Synthesis on FPGAs.

### DRAM Simulators
- [Ramulator](https://github.com/CMU-SAFARI/ramulator) (CMU)
  - A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals.
- [DrSim](http://lph.ece.utexas.edu/public/Main/DrSim) (UT Austin)
  - A cycle-based DRAM system simulator.
