

================================================================
== Vitis HLS Report for 'fetching_decoding_ip'
================================================================
* Date:           Sun Sep  1 18:35:33 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        fetching_decoding_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.861 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=3 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                              |                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |           Module           |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fetch_fu_89                               |fetch                       |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
        |grp_decode_fu_96                              |decode                      |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
        |is_running_running_conditional_update_fu_102  |running_conditional_update  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |pc_1_execute_fu_108                           |execute                     |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |call_ret3_statistic_update_fu_115             |statistic_update            |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |        ?|        ?|         4|          3|          3|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      128|    -|     241|    565|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     74|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      128|    0|     315|    641|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       45|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                               |control_s_axi               |      128|   0|  192|  238|    0|
    |grp_decode_fu_96                              |decode                      |        0|   0|   47|   90|    0|
    |pc_1_execute_fu_108                           |execute                     |        0|   0|    0|  145|    0|
    |grp_fetch_fu_89                               |fetch                       |        0|   0|    2|   14|    0|
    |is_running_running_conditional_update_fu_102  |running_conditional_update  |        0|   0|    0|   39|    0|
    |call_ret3_statistic_update_fu_115             |statistic_update            |        0|   0|    0|   39|    0|
    +----------------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                                         |                            |      128|   0|  241|  565|    0|
    +----------------------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |pc_0_fu_68                        |   9|          2|   16|         32|
    |phi_ln40_fu_72                    |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  74|         16|   53|        108|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |grp_decode_fu_96_ap_start_reg     |   1|   0|    1|          0|
    |grp_fetch_fu_89_ap_start_reg      |   1|   0|    1|          0|
    |is_running_reg_187                |   1|   0|    1|          0|
    |pc_0_fu_68                        |  16|   0|   16|          0|
    |pc_0_load_reg_181                 |  16|   0|   16|          0|
    |phi_ln40_fu_72                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  74|   0|   74|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|         array|
|s_axi_control_AWADDR   |   in|   19|       s_axi|               control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|         array|
|s_axi_control_ARADDR   |   in|   19|       s_axi|               control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fetching_decoding_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fetching_decoding_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fetching_decoding_ip|  return value|
+-----------------------+-----+-----+------------+----------------------+--------------+

