set ::env(PROJECT_NAME) counter_4clk
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/counter_4clk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/counter_4clk/rtl/counter_4clk.v
set ::env(CLOCK_COUNT) 4
set ::env(DOMAIN) digital_design
