5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (include5.vcd) 2 -o (include5.cdd) 2 -v (include5.v) 2 -I (include) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 include5.v 10 28 1
1 a 1 12 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 12 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 13 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 z 4 13 60008 1 0 0 0 1 17 1 1 0 0 0 0
3 0 adder1 "main.foo" 0 include/adder1.v 1 18 1
2 1 1 15 f000f 1 1008 0 0 1 1 b
2 2 1 15 b000b 1 1004 0 0 1 1 a
2 3 2 15 b000f 1 1088 1 2 1 18 0 1 0 1 0 0
2 4 1 15 70007 0 1410 0 0 1 1 z
2 5 35 15 7000f 2 a 3 4
2 6 1 16 f000f 1 1008 0 0 1 1 b
2 7 1 16 b000b 1 1004 0 0 1 1 a
2 8 8 16 b000f 1 1084 6 7 1 18 0 1 1 0 0 0
2 9 1 16 70007 0 1410 0 0 1 1 c
2 10 35 16 7000f 2 6 8 9
1 a 5 8 7 1 0 0 0 1 17 1 1 0 0 0 0
1 b 6 9 7 1 0 0 0 1 17 1 1 0 0 0 0
1 c 7 10 20008 1 0 0 0 1 17 1 1 0 0 0 0
1 z 8 11 20009 1 0 0 0 1 17 1 1 0 0 0 0
4 5 15 7 f 5 5 5
4 10 16 7 f 10 10 10
3 1 main.$u0 "main.$u0" 0 include5.v 0 26 1
