
3_Mootoriga_Juhtmepunuja2.0.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800100  0000121a  000012ae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000121a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  00800152  00800152  00001300  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001300  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000135c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  0000139c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014bf  00000000  00000000  00001474  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c7c  00000000  00000000  00002933  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000946  00000000  00000000  000035af  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002bc  00000000  00000000  00003ef8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000795  00000000  00000000  000041b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000905  00000000  00000000  00004949  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  0000524e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
       4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
       8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
       c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      10:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      14:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      18:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      1c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      20:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      24:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      28:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      2c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      30:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      34:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      3c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      40:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      44:	0c 94 6f 02 	jmp	0x4de	; 0x4de <__vector_17>
      48:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      4c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      50:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      58:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      5c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      60:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      64:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      68:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      6c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      70:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      74:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      78:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      7c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      80:	0c 94 f0 02 	jmp	0x5e0	; 0x5e0 <__vector_32>
      84:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      88:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      8c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      90:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      94:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      98:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      9c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      a0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      a4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      a8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>

000000ac <__ctors_end>:
      ac:	11 24       	eor	r1, r1
      ae:	1f be       	out	0x3f, r1	; 63
      b0:	cf ef       	ldi	r28, 0xFF	; 255
      b2:	da e0       	ldi	r29, 0x0A	; 10
      b4:	de bf       	out	0x3e, r29	; 62
      b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
      b8:	11 e0       	ldi	r17, 0x01	; 1
      ba:	a0 e0       	ldi	r26, 0x00	; 0
      bc:	b1 e0       	ldi	r27, 0x01	; 1
      be:	ea e1       	ldi	r30, 0x1A	; 26
      c0:	f2 e1       	ldi	r31, 0x12	; 18
      c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
      c4:	05 90       	lpm	r0, Z+
      c6:	0d 92       	st	X+, r0
      c8:	a2 35       	cpi	r26, 0x52	; 82
      ca:	b1 07       	cpc	r27, r17
      cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>

000000ce <__do_clear_bss>:
      ce:	21 e0       	ldi	r18, 0x01	; 1
      d0:	a2 e5       	ldi	r26, 0x52	; 82
      d2:	b1 e0       	ldi	r27, 0x01	; 1
      d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
      d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
      d8:	a5 36       	cpi	r26, 0x65	; 101
      da:	b2 07       	cpc	r27, r18
      dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
      de:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <main>
      e2:	0c 94 0b 09 	jmp	0x1216	; 0x1216 <_exit>

000000e6 <__bad_interrupt>:
      e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ea <i2c_init>:
	// Optionally enable pull-up resistor if your button setup needs it
	// BUTTON_S2_PORT |= (1 << BUTTON_S2_PIN);
}

void setup_button_s3() {
	BUTTON_S3_DDR &= ~(1 << BUTTON_S3_PIN);  // Set PB0 as input
      ea:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
      ee:	88 e4       	ldi	r24, 0x48	; 72
      f0:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
      f4:	08 95       	ret

000000f6 <i2c_start>:
      f6:	ec eb       	ldi	r30, 0xBC	; 188
      f8:	f0 e0       	ldi	r31, 0x00	; 0
      fa:	10 82       	st	Z, r1
      fc:	94 ea       	ldi	r25, 0xA4	; 164
      fe:	90 83       	st	Z, r25
     100:	90 81       	ld	r25, Z
     102:	99 23       	and	r25, r25
     104:	ec f7       	brge	.-6      	; 0x100 <i2c_start+0xa>
     106:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     10a:	98 7f       	andi	r25, 0xF8	; 248
     10c:	98 30       	cpi	r25, 0x08	; 8
     10e:	a1 f4       	brne	.+40     	; 0x138 <i2c_start+0x42>
     110:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     114:	84 e8       	ldi	r24, 0x84	; 132
     116:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     11a:	ec eb       	ldi	r30, 0xBC	; 188
     11c:	f0 e0       	ldi	r31, 0x00	; 0
     11e:	80 81       	ld	r24, Z
     120:	88 23       	and	r24, r24
     122:	ec f7       	brge	.-6      	; 0x11e <i2c_start+0x28>
     124:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     128:	98 7f       	andi	r25, 0xF8	; 248
     12a:	98 31       	cpi	r25, 0x18	; 24
     12c:	39 f0       	breq	.+14     	; 0x13c <i2c_start+0x46>
     12e:	81 e0       	ldi	r24, 0x01	; 1
     130:	90 34       	cpi	r25, 0x40	; 64
     132:	29 f4       	brne	.+10     	; 0x13e <i2c_start+0x48>
     134:	80 e0       	ldi	r24, 0x00	; 0
     136:	08 95       	ret
     138:	81 e0       	ldi	r24, 0x01	; 1
     13a:	08 95       	ret
     13c:	80 e0       	ldi	r24, 0x00	; 0
     13e:	08 95       	ret

00000140 <i2c_stop>:
     140:	84 e9       	ldi	r24, 0x94	; 148
     142:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     146:	ec eb       	ldi	r30, 0xBC	; 188
     148:	f0 e0       	ldi	r31, 0x00	; 0
     14a:	80 81       	ld	r24, Z
     14c:	84 fd       	sbrc	r24, 4
     14e:	fd cf       	rjmp	.-6      	; 0x14a <i2c_stop+0xa>
     150:	08 95       	ret

00000152 <i2c_write>:
     152:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     156:	84 e8       	ldi	r24, 0x84	; 132
     158:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     15c:	ec eb       	ldi	r30, 0xBC	; 188
     15e:	f0 e0       	ldi	r31, 0x00	; 0
     160:	80 81       	ld	r24, Z
     162:	88 23       	and	r24, r24
     164:	ec f7       	brge	.-6      	; 0x160 <i2c_write+0xe>
     166:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     16a:	98 7f       	andi	r25, 0xF8	; 248
     16c:	81 e0       	ldi	r24, 0x01	; 1
     16e:	98 32       	cpi	r25, 0x28	; 40
     170:	09 f4       	brne	.+2      	; 0x174 <i2c_write+0x22>
     172:	80 e0       	ldi	r24, 0x00	; 0
     174:	08 95       	ret

00000176 <lcd_send_cmd>:
     176:	ef 92       	push	r14
     178:	ff 92       	push	r15
     17a:	0f 93       	push	r16
     17c:	1f 93       	push	r17
     17e:	cf 93       	push	r28
     180:	df 93       	push	r29
     182:	00 d0       	rcall	.+0      	; 0x184 <lcd_send_cmd+0xe>
     184:	00 d0       	rcall	.+0      	; 0x186 <lcd_send_cmd+0x10>
     186:	cd b7       	in	r28, 0x3d	; 61
     188:	de b7       	in	r29, 0x3e	; 62
     18a:	28 2f       	mov	r18, r24
     18c:	20 7f       	andi	r18, 0xF0	; 240
     18e:	30 e1       	ldi	r19, 0x10	; 16
     190:	83 9f       	mul	r24, r19
     192:	c0 01       	movw	r24, r0
     194:	11 24       	eor	r1, r1
     196:	92 2f       	mov	r25, r18
     198:	9c 60       	ori	r25, 0x0C	; 12
     19a:	99 83       	std	Y+1, r25	; 0x01
     19c:	28 60       	ori	r18, 0x08	; 8
     19e:	2a 83       	std	Y+2, r18	; 0x02
     1a0:	98 2f       	mov	r25, r24
     1a2:	9c 60       	ori	r25, 0x0C	; 12
     1a4:	9b 83       	std	Y+3, r25	; 0x03
     1a6:	88 60       	ori	r24, 0x08	; 8
     1a8:	8c 83       	std	Y+4, r24	; 0x04
     1aa:	8e e4       	ldi	r24, 0x4E	; 78
     1ac:	0e 94 7b 00 	call	0xf6	; 0xf6 <i2c_start>
     1b0:	8e 01       	movw	r16, r28
     1b2:	0f 5f       	subi	r16, 0xFF	; 255
     1b4:	1f 4f       	sbci	r17, 0xFF	; 255
     1b6:	7e 01       	movw	r14, r28
     1b8:	85 e0       	ldi	r24, 0x05	; 5
     1ba:	e8 0e       	add	r14, r24
     1bc:	f1 1c       	adc	r15, r1
     1be:	f8 01       	movw	r30, r16
     1c0:	81 91       	ld	r24, Z+
     1c2:	8f 01       	movw	r16, r30
     1c4:	0e 94 a9 00 	call	0x152	; 0x152 <i2c_write>
     1c8:	0e 15       	cp	r16, r14
     1ca:	1f 05       	cpc	r17, r15
     1cc:	c1 f7       	brne	.-16     	; 0x1be <lcd_send_cmd+0x48>
     1ce:	0e 94 a0 00 	call	0x140	; 0x140 <i2c_stop>
     1d2:	0f 90       	pop	r0
     1d4:	0f 90       	pop	r0
     1d6:	0f 90       	pop	r0
     1d8:	0f 90       	pop	r0
     1da:	df 91       	pop	r29
     1dc:	cf 91       	pop	r28
     1de:	1f 91       	pop	r17
     1e0:	0f 91       	pop	r16
     1e2:	ff 90       	pop	r15
     1e4:	ef 90       	pop	r14
     1e6:	08 95       	ret

000001e8 <lcd_send_data>:
     1e8:	ef 92       	push	r14
     1ea:	ff 92       	push	r15
     1ec:	0f 93       	push	r16
     1ee:	1f 93       	push	r17
     1f0:	cf 93       	push	r28
     1f2:	df 93       	push	r29
     1f4:	00 d0       	rcall	.+0      	; 0x1f6 <lcd_send_data+0xe>
     1f6:	00 d0       	rcall	.+0      	; 0x1f8 <lcd_send_data+0x10>
     1f8:	cd b7       	in	r28, 0x3d	; 61
     1fa:	de b7       	in	r29, 0x3e	; 62
     1fc:	28 2f       	mov	r18, r24
     1fe:	20 7f       	andi	r18, 0xF0	; 240
     200:	30 e1       	ldi	r19, 0x10	; 16
     202:	83 9f       	mul	r24, r19
     204:	c0 01       	movw	r24, r0
     206:	11 24       	eor	r1, r1
     208:	92 2f       	mov	r25, r18
     20a:	9d 60       	ori	r25, 0x0D	; 13
     20c:	99 83       	std	Y+1, r25	; 0x01
     20e:	29 60       	ori	r18, 0x09	; 9
     210:	2a 83       	std	Y+2, r18	; 0x02
     212:	98 2f       	mov	r25, r24
     214:	9d 60       	ori	r25, 0x0D	; 13
     216:	9b 83       	std	Y+3, r25	; 0x03
     218:	89 60       	ori	r24, 0x09	; 9
     21a:	8c 83       	std	Y+4, r24	; 0x04
     21c:	8e e4       	ldi	r24, 0x4E	; 78
     21e:	0e 94 7b 00 	call	0xf6	; 0xf6 <i2c_start>
     222:	8e 01       	movw	r16, r28
     224:	0f 5f       	subi	r16, 0xFF	; 255
     226:	1f 4f       	sbci	r17, 0xFF	; 255
     228:	7e 01       	movw	r14, r28
     22a:	85 e0       	ldi	r24, 0x05	; 5
     22c:	e8 0e       	add	r14, r24
     22e:	f1 1c       	adc	r15, r1
     230:	f8 01       	movw	r30, r16
     232:	81 91       	ld	r24, Z+
     234:	8f 01       	movw	r16, r30
     236:	0e 94 a9 00 	call	0x152	; 0x152 <i2c_write>
     23a:	0e 15       	cp	r16, r14
     23c:	1f 05       	cpc	r17, r15
     23e:	c1 f7       	brne	.-16     	; 0x230 <lcd_send_data+0x48>
     240:	0e 94 a0 00 	call	0x140	; 0x140 <i2c_stop>
     244:	0f 90       	pop	r0
     246:	0f 90       	pop	r0
     248:	0f 90       	pop	r0
     24a:	0f 90       	pop	r0
     24c:	df 91       	pop	r29
     24e:	cf 91       	pop	r28
     250:	1f 91       	pop	r17
     252:	0f 91       	pop	r16
     254:	ff 90       	pop	r15
     256:	ef 90       	pop	r14
     258:	08 95       	ret

0000025a <lcd_init>:
     25a:	82 e0       	ldi	r24, 0x02	; 2
     25c:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     260:	88 e2       	ldi	r24, 0x28	; 40
     262:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     266:	8c e0       	ldi	r24, 0x0C	; 12
     268:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     26c:	80 e8       	ldi	r24, 0x80	; 128
     26e:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     272:	08 95       	ret

00000274 <lcd_set_cursor>:
     274:	cf 93       	push	r28
     276:	df 93       	push	r29
     278:	00 d0       	rcall	.+0      	; 0x27a <lcd_set_cursor+0x6>
     27a:	cd b7       	in	r28, 0x3d	; 61
     27c:	de b7       	in	r29, 0x3e	; 62
     27e:	19 82       	std	Y+1, r1	; 0x01
     280:	20 e4       	ldi	r18, 0x40	; 64
     282:	2a 83       	std	Y+2, r18	; 0x02
     284:	8c 0f       	add	r24, r28
     286:	9d 1f       	adc	r25, r29
     288:	fc 01       	movw	r30, r24
     28a:	81 81       	ldd	r24, Z+1	; 0x01
     28c:	86 0f       	add	r24, r22
     28e:	80 68       	ori	r24, 0x80	; 128
     290:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     294:	0f 90       	pop	r0
     296:	0f 90       	pop	r0
     298:	df 91       	pop	r29
     29a:	cf 91       	pop	r28
     29c:	08 95       	ret

0000029e <lcd_write_text_wrapped>:
     29e:	ef 92       	push	r14
     2a0:	ff 92       	push	r15
     2a2:	0f 93       	push	r16
     2a4:	1f 93       	push	r17
     2a6:	cf 93       	push	r28
     2a8:	df 93       	push	r29
     2aa:	7c 01       	movw	r14, r24
     2ac:	60 e0       	ldi	r22, 0x00	; 0
     2ae:	70 e0       	ldi	r23, 0x00	; 0
     2b0:	80 e0       	ldi	r24, 0x00	; 0
     2b2:	90 e0       	ldi	r25, 0x00	; 0
     2b4:	0e 94 3a 01 	call	0x274	; 0x274 <lcd_set_cursor>
     2b8:	f7 01       	movw	r30, r14
     2ba:	80 81       	ld	r24, Z
     2bc:	88 23       	and	r24, r24
     2be:	21 f1       	breq	.+72     	; 0x308 <lcd_write_text_wrapped+0x6a>
     2c0:	87 01       	movw	r16, r14
     2c2:	0f 5f       	subi	r16, 0xFF	; 255
     2c4:	1f 4f       	sbci	r17, 0xFF	; 255
     2c6:	c0 e0       	ldi	r28, 0x00	; 0
     2c8:	d0 e0       	ldi	r29, 0x00	; 0
     2ca:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <lcd_send_data>
     2ce:	21 96       	adiw	r28, 0x01	; 1
     2d0:	f8 01       	movw	r30, r16
     2d2:	81 91       	ld	r24, Z+
     2d4:	8f 01       	movw	r16, r30
     2d6:	88 23       	and	r24, r24
     2d8:	b9 f0       	breq	.+46     	; 0x308 <lcd_write_text_wrapped+0x6a>
     2da:	c0 31       	cpi	r28, 0x10	; 16
     2dc:	d1 05       	cpc	r29, r1
     2de:	a9 f7       	brne	.-22     	; 0x2ca <lcd_write_text_wrapped+0x2c>
     2e0:	06 c0       	rjmp	.+12     	; 0x2ee <lcd_write_text_wrapped+0x50>
     2e2:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <lcd_send_data>
     2e6:	89 91       	ld	r24, Y+
     2e8:	81 11       	cpse	r24, r1
     2ea:	fb cf       	rjmp	.-10     	; 0x2e2 <lcd_write_text_wrapped+0x44>
     2ec:	0d c0       	rjmp	.+26     	; 0x308 <lcd_write_text_wrapped+0x6a>
     2ee:	60 e0       	ldi	r22, 0x00	; 0
     2f0:	70 e0       	ldi	r23, 0x00	; 0
     2f2:	81 e0       	ldi	r24, 0x01	; 1
     2f4:	90 e0       	ldi	r25, 0x00	; 0
     2f6:	0e 94 3a 01 	call	0x274	; 0x274 <lcd_set_cursor>
     2fa:	f7 01       	movw	r30, r14
     2fc:	80 89       	ldd	r24, Z+16	; 0x10
     2fe:	88 23       	and	r24, r24
     300:	19 f0       	breq	.+6      	; 0x308 <lcd_write_text_wrapped+0x6a>
     302:	e7 01       	movw	r28, r14
     304:	61 96       	adiw	r28, 0x11	; 17
     306:	ed cf       	rjmp	.-38     	; 0x2e2 <lcd_write_text_wrapped+0x44>
     308:	df 91       	pop	r29
     30a:	cf 91       	pop	r28
     30c:	1f 91       	pop	r17
     30e:	0f 91       	pop	r16
     310:	ff 90       	pop	r15
     312:	ef 90       	pop	r14
     314:	08 95       	ret

00000316 <update_lcd_diameter>:
     316:	0f 93       	push	r16
     318:	1f 93       	push	r17
     31a:	cf 93       	push	r28
     31c:	df 93       	push	r29
     31e:	cd b7       	in	r28, 0x3d	; 61
     320:	de b7       	in	r29, 0x3e	; 62
     322:	a8 97       	sbiw	r28, 0x28	; 40
     324:	0f b6       	in	r0, 0x3f	; 63
     326:	f8 94       	cli
     328:	de bf       	out	0x3e, r29	; 62
     32a:	0f be       	out	0x3f, r0	; 63
     32c:	cd bf       	out	0x3d, r28	; 61
     32e:	20 e0       	ldi	r18, 0x00	; 0
     330:	30 e0       	ldi	r19, 0x00	; 0
     332:	40 e2       	ldi	r20, 0x20	; 32
     334:	51 e4       	ldi	r21, 0x41	; 65
     336:	0e 94 68 05 	call	0xad0	; 0xad0 <__mulsf3>
     33a:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <__fixsfsi>
     33e:	cb 01       	movw	r24, r22
     340:	6a e0       	ldi	r22, 0x0A	; 10
     342:	70 e0       	ldi	r23, 0x00	; 0
     344:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <__divmodhi4>
     348:	9f 93       	push	r25
     34a:	8f 93       	push	r24
     34c:	7f 93       	push	r23
     34e:	6f 93       	push	r22
     350:	80 e0       	ldi	r24, 0x00	; 0
     352:	91 e0       	ldi	r25, 0x01	; 1
     354:	9f 93       	push	r25
     356:	8f 93       	push	r24
     358:	8e 01       	movw	r16, r28
     35a:	0f 5f       	subi	r16, 0xFF	; 255
     35c:	1f 4f       	sbci	r17, 0xFF	; 255
     35e:	1f 93       	push	r17
     360:	0f 93       	push	r16
     362:	0e 94 21 06 	call	0xc42	; 0xc42 <sprintf>
     366:	81 e0       	ldi	r24, 0x01	; 1
     368:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     36c:	c8 01       	movw	r24, r16
     36e:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_write_text_wrapped>
     372:	0f b6       	in	r0, 0x3f	; 63
     374:	f8 94       	cli
     376:	de bf       	out	0x3e, r29	; 62
     378:	0f be       	out	0x3f, r0	; 63
     37a:	cd bf       	out	0x3d, r28	; 61
     37c:	a8 96       	adiw	r28, 0x28	; 40
     37e:	0f b6       	in	r0, 0x3f	; 63
     380:	f8 94       	cli
     382:	de bf       	out	0x3e, r29	; 62
     384:	0f be       	out	0x3f, r0	; 63
     386:	cd bf       	out	0x3d, r28	; 61
     388:	df 91       	pop	r29
     38a:	cf 91       	pop	r28
     38c:	1f 91       	pop	r17
     38e:	0f 91       	pop	r16
     390:	08 95       	ret

00000392 <update_lcd_countdown>:
     392:	cf 93       	push	r28
     394:	df 93       	push	r29
     396:	cd b7       	in	r28, 0x3d	; 61
     398:	de b7       	in	r29, 0x3e	; 62
     39a:	a8 97       	sbiw	r28, 0x28	; 40
     39c:	0f b6       	in	r0, 0x3f	; 63
     39e:	f8 94       	cli
     3a0:	de bf       	out	0x3e, r29	; 62
     3a2:	0f be       	out	0x3f, r0	; 63
     3a4:	cd bf       	out	0x3d, r28	; 61
     3a6:	8a 30       	cpi	r24, 0x0A	; 10
     3a8:	91 05       	cpc	r25, r1
     3aa:	9c f4       	brge	.+38     	; 0x3d2 <update_lcd_countdown+0x40>
     3ac:	9f 93       	push	r25
     3ae:	8f 93       	push	r24
     3b0:	87 e1       	ldi	r24, 0x17	; 23
     3b2:	91 e0       	ldi	r25, 0x01	; 1
     3b4:	9f 93       	push	r25
     3b6:	8f 93       	push	r24
     3b8:	ce 01       	movw	r24, r28
     3ba:	01 96       	adiw	r24, 0x01	; 1
     3bc:	9f 93       	push	r25
     3be:	8f 93       	push	r24
     3c0:	0e 94 21 06 	call	0xc42	; 0xc42 <sprintf>
     3c4:	0f 90       	pop	r0
     3c6:	0f 90       	pop	r0
     3c8:	0f 90       	pop	r0
     3ca:	0f 90       	pop	r0
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
     3d0:	12 c0       	rjmp	.+36     	; 0x3f6 <update_lcd_countdown+0x64>
     3d2:	9f 93       	push	r25
     3d4:	8f 93       	push	r24
     3d6:	87 e1       	ldi	r24, 0x17	; 23
     3d8:	91 e0       	ldi	r25, 0x01	; 1
     3da:	9f 93       	push	r25
     3dc:	8f 93       	push	r24
     3de:	ce 01       	movw	r24, r28
     3e0:	01 96       	adiw	r24, 0x01	; 1
     3e2:	9f 93       	push	r25
     3e4:	8f 93       	push	r24
     3e6:	0e 94 21 06 	call	0xc42	; 0xc42 <sprintf>
     3ea:	0f 90       	pop	r0
     3ec:	0f 90       	pop	r0
     3ee:	0f 90       	pop	r0
     3f0:	0f 90       	pop	r0
     3f2:	0f 90       	pop	r0
     3f4:	0f 90       	pop	r0
     3f6:	81 e0       	ldi	r24, 0x01	; 1
     3f8:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     3fc:	ce 01       	movw	r24, r28
     3fe:	01 96       	adiw	r24, 0x01	; 1
     400:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_write_text_wrapped>
     404:	a8 96       	adiw	r28, 0x28	; 40
     406:	0f b6       	in	r0, 0x3f	; 63
     408:	f8 94       	cli
     40a:	de bf       	out	0x3e, r29	; 62
     40c:	0f be       	out	0x3f, r0	; 63
     40e:	cd bf       	out	0x3d, r28	; 61
     410:	df 91       	pop	r29
     412:	cf 91       	pop	r28
     414:	08 95       	ret

00000416 <update_lcd_length>:
     416:	0f 93       	push	r16
     418:	1f 93       	push	r17
     41a:	cf 93       	push	r28
     41c:	df 93       	push	r29
     41e:	cd b7       	in	r28, 0x3d	; 61
     420:	de b7       	in	r29, 0x3e	; 62
     422:	a8 97       	sbiw	r28, 0x28	; 40
     424:	0f b6       	in	r0, 0x3f	; 63
     426:	f8 94       	cli
     428:	de bf       	out	0x3e, r29	; 62
     42a:	0f be       	out	0x3f, r0	; 63
     42c:	cd bf       	out	0x3d, r28	; 61
     42e:	9f 93       	push	r25
     430:	8f 93       	push	r24
     432:	85 e2       	ldi	r24, 0x25	; 37
     434:	91 e0       	ldi	r25, 0x01	; 1
     436:	9f 93       	push	r25
     438:	8f 93       	push	r24
     43a:	8e 01       	movw	r16, r28
     43c:	0f 5f       	subi	r16, 0xFF	; 255
     43e:	1f 4f       	sbci	r17, 0xFF	; 255
     440:	1f 93       	push	r17
     442:	0f 93       	push	r16
     444:	0e 94 21 06 	call	0xc42	; 0xc42 <sprintf>
     448:	81 e0       	ldi	r24, 0x01	; 1
     44a:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     44e:	c8 01       	movw	r24, r16
     450:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_write_text_wrapped>
     454:	0f 90       	pop	r0
     456:	0f 90       	pop	r0
     458:	0f 90       	pop	r0
     45a:	0f 90       	pop	r0
     45c:	0f 90       	pop	r0
     45e:	0f 90       	pop	r0
     460:	a8 96       	adiw	r28, 0x28	; 40
     462:	0f b6       	in	r0, 0x3f	; 63
     464:	f8 94       	cli
     466:	de bf       	out	0x3e, r29	; 62
     468:	0f be       	out	0x3f, r0	; 63
     46a:	cd bf       	out	0x3d, r28	; 61
     46c:	df 91       	pop	r29
     46e:	cf 91       	pop	r28
     470:	1f 91       	pop	r17
     472:	0f 91       	pop	r16
     474:	08 95       	ret

00000476 <update_lcd_ready_to_start>:
     476:	81 e0       	ldi	r24, 0x01	; 1
     478:	0e 94 bb 00 	call	0x176	; 0x176 <lcd_send_cmd>
     47c:	87 e3       	ldi	r24, 0x37	; 55
     47e:	91 e0       	ldi	r25, 0x01	; 1
     480:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_write_text_wrapped>
     484:	08 95       	ret

00000486 <setup_button_s2>:
     486:	87 98       	cbi	0x10, 7	; 16
     488:	08 95       	ret

0000048a <setup_button_s4>:
	// Optionally enable pull-up resistor if your button setup needs it
	// BUTTON_S3_PORT |= (1 << BUTTON_S3_PIN);
}

void setup_button_s4() {
	BUTTON_S4_DDR &= ~(1 << BUTTON_S4_PIN);  // Set PD5 as input
     48a:	55 98       	cbi	0x0a, 5	; 10
     48c:	08 95       	ret

0000048e <setup_motor_pins>:


void setup_motor_pins() {
	//Mootor1 omad
	// Set STEP pin (PE6) as output
	DDRE |= (1 << STEP_PIN1);
     48e:	6e 9a       	sbi	0x0d, 6	; 13
	// Initialize STEP pin to low
	PORTE &= ~(1 << STEP_PIN1);
     490:	76 98       	cbi	0x0e, 6	; 14

	// Set DIR pin (PC7) as output
	DDRC |= (1 << DIR_PIN1);
     492:	3f 9a       	sbi	0x07, 7	; 7
	// Initialize DIR pin to low
	PORTC &= ~(1 << DIR_PIN1);
     494:	47 98       	cbi	0x08, 7	; 8

	// Set the additional motor control pin (PIND7) as output
	DDRD |= (1 << MOTOR_CONTROL_ADDITIONAL_PIN1);
     496:	57 9a       	sbi	0x0a, 7	; 10
	// Initialize the additional motor control pin to low
	PORTD &= ~(1 << MOTOR_CONTROL_ADDITIONAL_PIN1);
     498:	5f 98       	cbi	0x0b, 7	; 11
	
	//Mootor2 omad
	MOTOR_CONTROL_DDR |= (1 << STEP_PIN2) | (1 << DIR_PIN2);  // Set STEP and DIR pins as output
     49a:	8a b1       	in	r24, 0x0a	; 10
     49c:	80 65       	ori	r24, 0x50	; 80
     49e:	8a b9       	out	0x0a, r24	; 10
	MOTOR_CONTROL_PORT &= ~((1 << STEP_PIN2) | (1 << DIR_PIN2));  // Initialize pins to low
     4a0:	8b b1       	in	r24, 0x0b	; 11
     4a2:	8f 7a       	andi	r24, 0xAF	; 175
     4a4:	8b b9       	out	0x0b, r24	; 11
	
	//Mootor3 omad
	// Set STEP and DIR pins as output for Motor3
	MOTOR_CONTROL_DDR3 |= (1 << STEP_PIN3) | (1 << DIR_PIN3);
     4a6:	84 b1       	in	r24, 0x04	; 4
     4a8:	80 6c       	ori	r24, 0xC0	; 192
     4aa:	84 b9       	out	0x04, r24	; 4
	/// Set the DIR pin high to reverse the motor direction
	MOTOR_CONTROL_PORT3 |= (1 << DIR_PIN3);
     4ac:	2e 9a       	sbi	0x05, 6	; 5
	// Initialize STEP pin to low
	MOTOR_CONTROL_PORT3 &= ~(1 << STEP_PIN3);
     4ae:	2f 98       	cbi	0x05, 7	; 5
	// Set the additional motor control pin for Motor3 as output
	DDRB |= (1 << MOTOR_CONTROL_ADDITIONAL_PIN3);
     4b0:	24 9a       	sbi	0x04, 4	; 4
	// Initialize the additional motor control pin to low
	PORTB &= ~(1 << MOTOR_CONTROL_ADDITIONAL_PIN3);
     4b2:	2c 98       	cbi	0x05, 4	; 5
     4b4:	08 95       	ret

000004b6 <setup_timer1>:
volatile uint16_t TimetoReach = 0;
volatile uint16_t StartTime = 0;
volatile bool StopTime = false;

void setup_timer1() {
	TCCR1A = 0; // Set Timer1 to CTC mode
     4b6:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__DATA_REGION_ORIGIN__+0x20>
	TCCR1B = 0;
     4ba:	e1 e8       	ldi	r30, 0x81	; 129
     4bc:	f0 e0       	ldi	r31, 0x00	; 0
     4be:	10 82       	st	Z, r1
	//TCCR1B = (1 << WGM12) | (1 << CS11); // CTC mode, prescaler 8
	TCCR1B |= (1 << WGM12) | (1 << CS11) | (1 << CS10);
     4c0:	80 81       	ld	r24, Z
     4c2:	8b 60       	ori	r24, 0x0B	; 11
     4c4:	80 83       	st	Z, r24
	TCNT1 = 0;
     4c6:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
     4ca:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
	OCR1A = 40; // Compare value for base stepping rate, adjust as needed
     4ce:	88 e2       	ldi	r24, 0x28	; 40
     4d0:	90 e0       	ldi	r25, 0x00	; 0
     4d2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
     4d6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
	sei();
     4da:	78 94       	sei
     4dc:	08 95       	ret

000004de <__vector_17>:
}

ISR(TIMER1_COMPA_vect) {
     4de:	1f 92       	push	r1
     4e0:	0f 92       	push	r0
     4e2:	0f b6       	in	r0, 0x3f	; 63
     4e4:	0f 92       	push	r0
     4e6:	11 24       	eor	r1, r1
     4e8:	2f 93       	push	r18
     4ea:	3f 93       	push	r19
     4ec:	8f 93       	push	r24
     4ee:	9f 93       	push	r25
	PORTF ^= (1 << PINF4); // debug red LED
     4f0:	91 b3       	in	r25, 0x11	; 17
     4f2:	80 e1       	ldi	r24, 0x10	; 16
     4f4:	89 27       	eor	r24, r25
     4f6:	81 bb       	out	0x11, r24	; 17
	interval1++;
     4f8:	80 91 61 01 	lds	r24, 0x0161	; 0x800161 <interval1>
     4fc:	90 91 62 01 	lds	r25, 0x0162	; 0x800162 <interval1+0x1>
     500:	01 96       	adiw	r24, 0x01	; 1
     502:	90 93 62 01 	sts	0x0162, r25	; 0x800162 <interval1+0x1>
     506:	80 93 61 01 	sts	0x0161, r24	; 0x800161 <interval1>
	interval2++;
     50a:	80 91 5f 01 	lds	r24, 0x015F	; 0x80015f <interval2>
     50e:	90 91 60 01 	lds	r25, 0x0160	; 0x800160 <interval2+0x1>
     512:	01 96       	adiw	r24, 0x01	; 1
     514:	90 93 60 01 	sts	0x0160, r25	; 0x800160 <interval2+0x1>
     518:	80 93 5f 01 	sts	0x015F, r24	; 0x80015f <interval2>
	interval3++;
     51c:	80 91 5d 01 	lds	r24, 0x015D	; 0x80015d <interval3>
     520:	90 91 5e 01 	lds	r25, 0x015E	; 0x80015e <interval3+0x1>
     524:	01 96       	adiw	r24, 0x01	; 1
     526:	90 93 5e 01 	sts	0x015E, r25	; 0x80015e <interval3+0x1>
     52a:	80 93 5d 01 	sts	0x015D, r24	; 0x80015d <interval3>
	if (motor1Counter <= interval1){
     52e:	20 91 5b 01 	lds	r18, 0x015B	; 0x80015b <motor1Counter>
     532:	30 91 5c 01 	lds	r19, 0x015C	; 0x80015c <motor1Counter+0x1>
     536:	80 91 61 01 	lds	r24, 0x0161	; 0x800161 <interval1>
     53a:	90 91 62 01 	lds	r25, 0x0162	; 0x800162 <interval1+0x1>
     53e:	82 17       	cp	r24, r18
     540:	93 07       	cpc	r25, r19
     542:	40 f0       	brcs	.+16     	; 0x554 <__vector_17+0x76>
	PORTE ^= (1 << STEP_PIN1); // Toggle step pin for Motor 1
     544:	9e b1       	in	r25, 0x0e	; 14
     546:	80 e4       	ldi	r24, 0x40	; 64
     548:	89 27       	eor	r24, r25
     54a:	8e b9       	out	0x0e, r24	; 14
	interval1 = 0;
     54c:	10 92 62 01 	sts	0x0162, r1	; 0x800162 <interval1+0x1>
     550:	10 92 61 01 	sts	0x0161, r1	; 0x800161 <interval1>
	}
	if (motor2Counter <= interval2){
     554:	20 91 59 01 	lds	r18, 0x0159	; 0x800159 <motor2Counter>
     558:	30 91 5a 01 	lds	r19, 0x015A	; 0x80015a <motor2Counter+0x1>
     55c:	80 91 5f 01 	lds	r24, 0x015F	; 0x80015f <interval2>
     560:	90 91 60 01 	lds	r25, 0x0160	; 0x800160 <interval2+0x1>
     564:	82 17       	cp	r24, r18
     566:	93 07       	cpc	r25, r19
     568:	40 f0       	brcs	.+16     	; 0x57a <__vector_17+0x9c>
	MOTOR_CONTROL_PORT ^= (1 << STEP_PIN2); // Toggle step pin for Motor 2
     56a:	9b b1       	in	r25, 0x0b	; 11
     56c:	80 e4       	ldi	r24, 0x40	; 64
     56e:	89 27       	eor	r24, r25
     570:	8b b9       	out	0x0b, r24	; 11
	interval2 = 0;
     572:	10 92 60 01 	sts	0x0160, r1	; 0x800160 <interval2+0x1>
     576:	10 92 5f 01 	sts	0x015F, r1	; 0x80015f <interval2>
	}
	if (motor3Counter <= interval3){
     57a:	20 91 57 01 	lds	r18, 0x0157	; 0x800157 <motor3Counter>
     57e:	30 91 58 01 	lds	r19, 0x0158	; 0x800158 <motor3Counter+0x1>
     582:	80 91 5d 01 	lds	r24, 0x015D	; 0x80015d <interval3>
     586:	90 91 5e 01 	lds	r25, 0x015E	; 0x80015e <interval3+0x1>
     58a:	82 17       	cp	r24, r18
     58c:	93 07       	cpc	r25, r19
     58e:	38 f0       	brcs	.+14     	; 0x59e <__vector_17+0xc0>
	MOTOR_CONTROL_PORT3 ^= (1 << STEP_PIN3); // Toggle step pin for Motor 3
     590:	85 b1       	in	r24, 0x05	; 5
     592:	80 58       	subi	r24, 0x80	; 128
     594:	85 b9       	out	0x05, r24	; 5
	interval3 = 0;
     596:	10 92 5e 01 	sts	0x015E, r1	; 0x80015e <interval3+0x1>
     59a:	10 92 5d 01 	sts	0x015D, r1	; 0x80015d <interval3>
	}
}
     59e:	9f 91       	pop	r25
     5a0:	8f 91       	pop	r24
     5a2:	3f 91       	pop	r19
     5a4:	2f 91       	pop	r18
     5a6:	0f 90       	pop	r0
     5a8:	0f be       	out	0x3f, r0	; 63
     5aa:	0f 90       	pop	r0
     5ac:	1f 90       	pop	r1
     5ae:	18 95       	reti

000005b0 <setup_timer3>:

void setup_timer3() {
	TCCR3A = 0; // Ensure Control Register A is set to zero
     5b0:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__DATA_REGION_ORIGIN__+0x30>
	TCCR3B = 0; // Reset Control Register B
     5b4:	e1 e9       	ldi	r30, 0x91	; 145
     5b6:	f0 e0       	ldi	r31, 0x00	; 0
     5b8:	10 82       	st	Z, r1
	
	// Configure Timer3 for CTC mode with a prescaler
	// Example: Set CTC mode (WGM32 = 1) and prescaler (CS31 and CS30 for prescaler 64)
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);
     5ba:	80 81       	ld	r24, Z
     5bc:	8b 60       	ori	r24, 0x0B	; 11
     5be:	80 83       	st	Z, r24
	
	// Initialize Timer3 counter to zero
	TCNT3 = 0;
     5c0:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__DATA_REGION_ORIGIN__+0x35>
     5c4:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__DATA_REGION_ORIGIN__+0x34>
	
	// Set the Output Compare Register 3A (OCR3A)
	// This value determines the timer's top value and, consequently, its frequency
	OCR3A = 28200; // Example for a 1s interval at 16MHz clock with prescaler 64
     5c8:	88 e2       	ldi	r24, 0x28	; 40
     5ca:	9e e6       	ldi	r25, 0x6E	; 110
     5cc:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__DATA_REGION_ORIGIN__+0x39>
     5d0:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__DATA_REGION_ORIGIN__+0x38>
	//28235 APROX SEKUND
	// Enable Timer3 Compare A Match interrupt
	TIMSK3 |= (1 << OCIE3A);
     5d4:	e1 e7       	ldi	r30, 0x71	; 113
     5d6:	f0 e0       	ldi	r31, 0x00	; 0
     5d8:	80 81       	ld	r24, Z
     5da:	82 60       	ori	r24, 0x02	; 2
     5dc:	80 83       	st	Z, r24
     5de:	08 95       	ret

000005e0 <__vector_32>:
}

ISR(TIMER3_COMPA_vect) {
     5e0:	1f 92       	push	r1
     5e2:	0f 92       	push	r0
     5e4:	0f b6       	in	r0, 0x3f	; 63
     5e6:	0f 92       	push	r0
     5e8:	11 24       	eor	r1, r1
     5ea:	2f 93       	push	r18
     5ec:	3f 93       	push	r19
     5ee:	4f 93       	push	r20
     5f0:	5f 93       	push	r21
     5f2:	6f 93       	push	r22
     5f4:	7f 93       	push	r23
     5f6:	8f 93       	push	r24
     5f8:	9f 93       	push	r25
     5fa:	af 93       	push	r26
     5fc:	bf 93       	push	r27
     5fe:	ef 93       	push	r30
     600:	ff 93       	push	r31
	// Toggle an LED or perform another task
	// Example: Toggle a pin on PORTC
	//PORTC ^= (1 << PC7); // Assuming you have an LED connected to PC7
 // Enable Timer1 Compare A Match interrupt
	Countdown -= 1;
     602:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <Countdown>
     606:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <Countdown+0x1>
     60a:	01 97       	sbiw	r24, 0x01	; 1
     60c:	90 93 56 01 	sts	0x0156, r25	; 0x800156 <Countdown+0x1>
     610:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <Countdown>
	update_lcd_countdown(Countdown);
     614:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <Countdown>
     618:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <Countdown+0x1>
     61c:	0e 94 c9 01 	call	0x392	; 0x392 <update_lcd_countdown>

	
	// Update the LCD with the remaining time

	// Optionally, stop the operation if countdown reaches zero
	if (Countdown <= 0) {
     620:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <Countdown>
     624:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <Countdown+0x1>
     628:	18 16       	cp	r1, r24
     62a:	19 06       	cpc	r1, r25
     62c:	8c f0       	brlt	.+34     	; 0x650 <__vector_32+0x70>
		// Perform necessary actions when countdown reaches zero
		// For example, stop the motors and reset the state
		CurrentState = STATE_SELECTING_DIAMETER;
     62e:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <CurrentState+0x1>
     632:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <CurrentState>
		TIMSK3 &= ~(1 << OCIE3A); // Disable Timer3 Compare A Match interrupt
     636:	e1 e7       	ldi	r30, 0x71	; 113
     638:	f0 e0       	ldi	r31, 0x00	; 0
     63a:	80 81       	ld	r24, Z
     63c:	8d 7f       	andi	r24, 0xFD	; 253
     63e:	80 83       	st	Z, r24
		TIMSK1 &= ~(1 << OCIE1A); // Disable Timer1 Compare A Match interrupt
     640:	ef e6       	ldi	r30, 0x6F	; 111
     642:	f0 e0       	ldi	r31, 0x00	; 0
     644:	80 81       	ld	r24, Z
     646:	8d 7f       	andi	r24, 0xFD	; 253
     648:	80 83       	st	Z, r24
		StopTime = true;
     64a:	81 e0       	ldi	r24, 0x01	; 1
     64c:	80 93 52 01 	sts	0x0152, r24	; 0x800152 <__data_end>
	}
}
     650:	ff 91       	pop	r31
     652:	ef 91       	pop	r30
     654:	bf 91       	pop	r27
     656:	af 91       	pop	r26
     658:	9f 91       	pop	r25
     65a:	8f 91       	pop	r24
     65c:	7f 91       	pop	r23
     65e:	6f 91       	pop	r22
     660:	5f 91       	pop	r21
     662:	4f 91       	pop	r20
     664:	3f 91       	pop	r19
     666:	2f 91       	pop	r18
     668:	0f 90       	pop	r0
     66a:	0f be       	out	0x3f, r0	; 63
     66c:	0f 90       	pop	r0
     66e:	1f 90       	pop	r1
     670:	18 95       	reti

00000672 <start_motors>:



void start_motors(uint16_t speed1, uint16_t speed2, uint16_t speed3) {
	// Set target steps and speed for each motor
	motor1Counter = (100-speed1);
     672:	24 e6       	ldi	r18, 0x64	; 100
     674:	30 e0       	ldi	r19, 0x00	; 0
     676:	f9 01       	movw	r30, r18
     678:	e8 1b       	sub	r30, r24
     67a:	f9 0b       	sbc	r31, r25
     67c:	f0 93 5c 01 	sts	0x015C, r31	; 0x80015c <motor1Counter+0x1>
     680:	e0 93 5b 01 	sts	0x015B, r30	; 0x80015b <motor1Counter>
	motor2Counter = (100-speed2);
     684:	c9 01       	movw	r24, r18
     686:	86 1b       	sub	r24, r22
     688:	97 0b       	sbc	r25, r23
     68a:	90 93 5a 01 	sts	0x015A, r25	; 0x80015a <motor2Counter+0x1>
     68e:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <motor2Counter>
	motor3Counter = (100-speed3);
     692:	24 1b       	sub	r18, r20
     694:	35 0b       	sbc	r19, r21
     696:	30 93 58 01 	sts	0x0158, r19	; 0x800158 <motor3Counter+0x1>
     69a:	20 93 57 01 	sts	0x0157, r18	; 0x800157 <motor3Counter>

	// Activate additional control pins if necessary, for example, enable drivers
	// Motor 1
	MOTOR_CONTROL_PORT |= (1 << MOTOR_CONTROL_ADDITIONAL_PIN1);  // Activate additional control pin for the first motor
     69e:	5f 9a       	sbi	0x0b, 7	; 11

	// Motor 2
	// Adjust PORTx and MOTOR_CONTROL_ADDITIONAL_PIN2 to match your setup
	PORTD |= (1 << MOTOR_CONTROL_ADDITIONAL_PIN2);  // Activate additional control pin for the second motor
     6a0:	5a 9a       	sbi	0x0b, 2	; 11

	// Motor 3
	// Adjust PORTy and MOTOR_CONTROL_ADDITIONAL_PIN3 to match your setup
	PORTB |= (1 << MOTOR_CONTROL_ADDITIONAL_PIN3);  // Activate additional control pin for the third motor
     6a2:	2c 9a       	sbi	0x05, 4	; 5
     6a4:	08 95       	ret

000006a6 <disable_JTAG>:

}

void disable_JTAG(void) {
	MCUCR |= (1 << JTD);
     6a6:	85 b7       	in	r24, 0x35	; 53
     6a8:	80 68       	ori	r24, 0x80	; 128
     6aa:	85 bf       	out	0x35, r24	; 53
	MCUCR |= (1 << JTD);
     6ac:	85 b7       	in	r24, 0x35	; 53
     6ae:	80 68       	ori	r24, 0x80	; 128
     6b0:	85 bf       	out	0x35, r24	; 53
     6b2:	08 95       	ret

000006b4 <main>:
}

int main(void) {
	disable_JTAG();  // Disable JTAG interface
     6b4:	0e 94 53 03 	call	0x6a6	; 0x6a6 <disable_JTAG>
	i2c_init();  // Initialize I2C
     6b8:	0e 94 75 00 	call	0xea	; 0xea <i2c_init>
	lcd_init();  // Initialize LCD
     6bc:	0e 94 2d 01 	call	0x25a	; 0x25a <lcd_init>
	setup_button_s2(); // Initialize button S2
     6c0:	0e 94 43 02 	call	0x486	; 0x486 <setup_button_s2>
	setup_button_s4();  // Initialize button S4
     6c4:	0e 94 45 02 	call	0x48a	; 0x48a <setup_button_s4>
	setup_motor_pins();  // Initialize motor control pins
     6c8:	0e 94 47 02 	call	0x48e	; 0x48e <setup_motor_pins>
	setup_timer1(); // For motors
     6cc:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <setup_timer1>
	setup_timer3(); // For time
     6d0:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <setup_timer3>
	TIMSK3 = (0 << OCIE3A);
     6d4:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__DATA_REGION_ORIGIN__+0x11>
	TIMSK1 = (0 << OCIE1A);
     6d8:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__DATA_REGION_ORIGIN__+0xf>

	float wireDiameter = 0.1f;  // Starting diameter
	int wireLength = 10;  // Starting length in cm

	update_lcd_diameter(wireDiameter);  // Initial LCD update
     6dc:	6d ec       	ldi	r22, 0xCD	; 205
     6de:	7c ec       	ldi	r23, 0xCC	; 204
     6e0:	8c ec       	ldi	r24, 0xCC	; 204
     6e2:	9d e3       	ldi	r25, 0x3D	; 61
     6e4:	0e 94 8b 01 	call	0x316	; 0x316 <update_lcd_diameter>
	CurrentState = STATE_SELECTING_DIAMETER;
     6e8:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <CurrentState+0x1>
     6ec:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <CurrentState>
	
	// Set PF4 as an output
	DDRF |= (1 << PF4);
     6f0:	84 9a       	sbi	0x10, 4	; 16
	setup_timer3(); // For time
	TIMSK3 = (0 << OCIE3A);
	TIMSK1 = (0 << OCIE1A);

	float wireDiameter = 0.1f;  // Starting diameter
	int wireLength = 10;  // Starting length in cm
     6f2:	0f 2e       	mov	r0, r31
     6f4:	fa e0       	ldi	r31, 0x0A	; 10
     6f6:	ef 2e       	mov	r14, r31
     6f8:	f1 2c       	mov	r15, r1
     6fa:	f0 2d       	mov	r31, r0
	setup_timer1(); // For motors
	setup_timer3(); // For time
	TIMSK3 = (0 << OCIE3A);
	TIMSK1 = (0 << OCIE1A);

	float wireDiameter = 0.1f;  // Starting diameter
     6fc:	0f 2e       	mov	r0, r31
     6fe:	fd ec       	ldi	r31, 0xCD	; 205
     700:	4f 2e       	mov	r4, r31
     702:	fc ec       	ldi	r31, 0xCC	; 204
     704:	5f 2e       	mov	r5, r31
     706:	65 2c       	mov	r6, r5
     708:	fd e3       	ldi	r31, 0x3D	; 61
     70a:	7f 2e       	mov	r7, r31
     70c:	f0 2d       	mov	r31, r0
					_delay_ms(3);
					Countersmol++;;
				}	
				if (Countdown <= 0) {
					CurrentState = STATE_SELECTING_DIAMETER;
					TIMSK3 = (0 << OCIE3A);
     70e:	01 e7       	ldi	r16, 0x71	; 113
     710:	10 e0       	ldi	r17, 0x00	; 0
					TIMSK1 = (0 << OCIE1A);
     712:	cf e6       	ldi	r28, 0x6F	; 111
     714:	d0 e0       	ldi	r29, 0x00	; 0
					StopTime = true;
     716:	99 24       	eor	r9, r9
     718:	93 94       	inc	r9
				sei();
				// Optionally, reset to initial state after operation
				//CurrentState = STATE_SELECTING_DIAMETER;
				wireDiameter = 0.1f;  // Reset diameter
				wireLength = 10;  // Reset length
				CurrentState = STATE_RUNNING;
     71a:	0f 2e       	mov	r0, r31
     71c:	f3 e0       	ldi	r31, 0x03	; 3
     71e:	2f 2e       	mov	r2, r31
     720:	31 2c       	mov	r3, r1
     722:	f0 2d       	mov	r31, r0
			_delay_ms(250); // Delay for button debounce
			if (CurrentState == STATE_SELECTING_DIAMETER) {
				CurrentState = STATE_SELECTING_LENGTH;  // Move to selecting length
				update_lcd_length(wireLength);
				} else if (CurrentState == STATE_SELECTING_LENGTH) {
				CurrentState = STATE_READY_TO_START;  // Ready to start
     724:	68 94       	set
     726:	aa 24       	eor	r10, r10
     728:	a1 f8       	bld	r10, 1
     72a:	b1 2c       	mov	r11, r1
		}

		if (BUTTON_S2_PRESSED) {
			_delay_ms(250); // Delay for button debounce
			if (CurrentState == STATE_SELECTING_DIAMETER) {
				CurrentState = STATE_SELECTING_LENGTH;  // Move to selecting length
     72c:	cc 24       	eor	r12, r12
     72e:	c3 94       	inc	r12
     730:	d1 2c       	mov	r13, r1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     732:	83 ed       	ldi	r24, 0xD3	; 211
     734:	90 e3       	ldi	r25, 0x30	; 48
     736:	01 97       	sbiw	r24, 0x01	; 1
     738:	f1 f7       	brne	.-4      	; 0x736 <main+0x82>
     73a:	00 c0       	rjmp	.+0      	; 0x73c <main+0x88>
     73c:	00 00       	nop


	while (1) {
		//update_lcd_diameter(wireDiameter);  // Initial LCD update
		_delay_ms(50); // Debouncing delay
		if (CurrentState == STATE_RUNNING){
     73e:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <CurrentState>
     742:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <CurrentState+0x1>
     746:	03 97       	sbiw	r24, 0x03	; 3
     748:	99 f5       	brne	.+102    	; 0x7b0 <main+0xfc>
     74a:	24 c0       	rjmp	.+72     	; 0x794 <main+0xe0>
			uint16_t Countersmol = 0;
			//CurrentState = STATE_SELECTING_DIAMETER;
			while (StopTime == false) {
				if (Countersmol > 100) {
     74c:	85 36       	cpi	r24, 0x65	; 101
     74e:	91 05       	cpc	r25, r1
     750:	48 f0       	brcs	.+18     	; 0x764 <main+0xb0>
					update_lcd_countdown(Countdown);
     752:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <Countdown>
     756:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <Countdown+0x1>
     75a:	0e 94 c9 01 	call	0x392	; 0x392 <update_lcd_countdown>
					Countersmol = 0;
     75e:	80 e0       	ldi	r24, 0x00	; 0
     760:	90 e0       	ldi	r25, 0x00	; 0
     762:	07 c0       	rjmp	.+14     	; 0x772 <main+0xbe>
     764:	ed ee       	ldi	r30, 0xED	; 237
     766:	f2 e0       	ldi	r31, 0x02	; 2
     768:	31 97       	sbiw	r30, 0x01	; 1
     76a:	f1 f7       	brne	.-4      	; 0x768 <main+0xb4>
     76c:	00 c0       	rjmp	.+0      	; 0x76e <main+0xba>
     76e:	00 00       	nop
				} else {
					_delay_ms(3);
					Countersmol++;;
     770:	01 96       	adiw	r24, 0x01	; 1
				}	
				if (Countdown <= 0) {
     772:	20 91 55 01 	lds	r18, 0x0155	; 0x800155 <Countdown>
     776:	30 91 56 01 	lds	r19, 0x0156	; 0x800156 <Countdown+0x1>
     77a:	12 16       	cp	r1, r18
     77c:	13 06       	cpc	r1, r19
     77e:	64 f0       	brlt	.+24     	; 0x798 <main+0xe4>
					CurrentState = STATE_SELECTING_DIAMETER;
     780:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <CurrentState+0x1>
     784:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <CurrentState>
					TIMSK3 = (0 << OCIE3A);
     788:	f8 01       	movw	r30, r16
     78a:	10 82       	st	Z, r1
					TIMSK1 = (0 << OCIE1A);
     78c:	18 82       	st	Y, r1
					StopTime = true;
     78e:	90 92 52 01 	sts	0x0152, r9	; 0x800152 <__data_end>
     792:	02 c0       	rjmp	.+4      	; 0x798 <main+0xe4>
     794:	80 e0       	ldi	r24, 0x00	; 0
     796:	90 e0       	ldi	r25, 0x00	; 0
		//update_lcd_diameter(wireDiameter);  // Initial LCD update
		_delay_ms(50); // Debouncing delay
		if (CurrentState == STATE_RUNNING){
			uint16_t Countersmol = 0;
			//CurrentState = STATE_SELECTING_DIAMETER;
			while (StopTime == false) {
     798:	20 91 52 01 	lds	r18, 0x0152	; 0x800152 <__data_end>
     79c:	22 23       	and	r18, r18
     79e:	b1 f2       	breq	.-84     	; 0x74c <main+0x98>
					TIMSK3 = (0 << OCIE3A);
					TIMSK1 = (0 << OCIE1A);
					StopTime = true;
				}
			}
			CurrentState = STATE_SELECTING_DIAMETER;
     7a0:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <CurrentState+0x1>
     7a4:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <CurrentState>
			update_lcd_diameter(wireDiameter);  // Initial LCD update
     7a8:	c3 01       	movw	r24, r6
     7aa:	b2 01       	movw	r22, r4
     7ac:	0e 94 8b 01 	call	0x316	; 0x316 <update_lcd_diameter>
		}
		if (BUTTON_S4_PRESSED) {
     7b0:	4d 99       	sbic	0x09, 5	; 9
     7b2:	41 c0       	rjmp	.+130    	; 0x836 <main+0x182>
     7b4:	83 e2       	ldi	r24, 0x23	; 35
     7b6:	94 ef       	ldi	r25, 0xF4	; 244
     7b8:	01 97       	sbiw	r24, 0x01	; 1
     7ba:	f1 f7       	brne	.-4      	; 0x7b8 <main+0x104>
     7bc:	00 c0       	rjmp	.+0      	; 0x7be <main+0x10a>
     7be:	00 00       	nop
			_delay_ms(250); // Delay for button debounce
			if (CurrentState == STATE_SELECTING_DIAMETER) {
     7c0:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <CurrentState>
     7c4:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <CurrentState+0x1>
     7c8:	89 2b       	or	r24, r25
     7ca:	01 f5       	brne	.+64     	; 0x80c <main+0x158>
				wireDiameter += 0.1f;
     7cc:	2d ec       	ldi	r18, 0xCD	; 205
     7ce:	3c ec       	ldi	r19, 0xCC	; 204
     7d0:	4c ec       	ldi	r20, 0xCC	; 204
     7d2:	5d e3       	ldi	r21, 0x3D	; 61
     7d4:	c3 01       	movw	r24, r6
     7d6:	b2 01       	movw	r22, r4
     7d8:	0e 94 70 04 	call	0x8e0	; 0x8e0 <__addsf3>
     7dc:	2b 01       	movw	r4, r22
     7de:	3c 01       	movw	r6, r24
				if (wireDiameter > 2.5f) wireDiameter = 0.1f;  // Wrap around
     7e0:	20 e0       	ldi	r18, 0x00	; 0
     7e2:	30 e0       	ldi	r19, 0x00	; 0
     7e4:	40 e2       	ldi	r20, 0x20	; 32
     7e6:	50 e4       	ldi	r21, 0x40	; 64
     7e8:	0e 94 63 05 	call	0xac6	; 0xac6 <__gesf2>
     7ec:	18 16       	cp	r1, r24
     7ee:	4c f4       	brge	.+18     	; 0x802 <main+0x14e>
     7f0:	0f 2e       	mov	r0, r31
     7f2:	fd ec       	ldi	r31, 0xCD	; 205
     7f4:	4f 2e       	mov	r4, r31
     7f6:	fc ec       	ldi	r31, 0xCC	; 204
     7f8:	5f 2e       	mov	r5, r31
     7fa:	65 2c       	mov	r6, r5
     7fc:	fd e3       	ldi	r31, 0x3D	; 61
     7fe:	7f 2e       	mov	r7, r31
     800:	f0 2d       	mov	r31, r0
				update_lcd_diameter(wireDiameter);
     802:	c3 01       	movw	r24, r6
     804:	b2 01       	movw	r22, r4
     806:	0e 94 8b 01 	call	0x316	; 0x316 <update_lcd_diameter>
     80a:	15 c0       	rjmp	.+42     	; 0x836 <main+0x182>
				} else if (CurrentState == STATE_SELECTING_LENGTH) {
     80c:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <CurrentState>
     810:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <CurrentState+0x1>
     814:	01 97       	sbiw	r24, 0x01	; 1
     816:	79 f4       	brne	.+30     	; 0x836 <main+0x182>
				wireLength += 10;
     818:	9a e0       	ldi	r25, 0x0A	; 10
     81a:	e9 0e       	add	r14, r25
     81c:	f1 1c       	adc	r15, r1
				if (wireLength > 200) wireLength = 10;  // Wrap around
     81e:	e9 ec       	ldi	r30, 0xC9	; 201
     820:	ee 16       	cp	r14, r30
     822:	f1 04       	cpc	r15, r1
     824:	2c f0       	brlt	.+10     	; 0x830 <main+0x17c>
     826:	0f 2e       	mov	r0, r31
     828:	fa e0       	ldi	r31, 0x0A	; 10
     82a:	ef 2e       	mov	r14, r31
     82c:	f1 2c       	mov	r15, r1
     82e:	f0 2d       	mov	r31, r0
				update_lcd_length(wireLength);
     830:	c7 01       	movw	r24, r14
     832:	0e 94 0b 02 	call	0x416	; 0x416 <update_lcd_length>
			}
			// No action for STATE_READY_TO_START when S4 is pressed
		}

		if (BUTTON_S2_PRESSED) {
     836:	7f 99       	sbic	0x0f, 7	; 15
     838:	7c cf       	rjmp	.-264    	; 0x732 <main+0x7e>
     83a:	83 e2       	ldi	r24, 0x23	; 35
     83c:	94 ef       	ldi	r25, 0xF4	; 244
     83e:	01 97       	sbiw	r24, 0x01	; 1
     840:	f1 f7       	brne	.-4      	; 0x83e <main+0x18a>
     842:	00 c0       	rjmp	.+0      	; 0x844 <main+0x190>
     844:	00 00       	nop
			_delay_ms(250); // Delay for button debounce
			if (CurrentState == STATE_SELECTING_DIAMETER) {
     846:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <CurrentState>
     84a:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <CurrentState+0x1>
     84e:	89 2b       	or	r24, r25
     850:	41 f4       	brne	.+16     	; 0x862 <main+0x1ae>
				CurrentState = STATE_SELECTING_LENGTH;  // Move to selecting length
     852:	d0 92 64 01 	sts	0x0164, r13	; 0x800164 <CurrentState+0x1>
     856:	c0 92 63 01 	sts	0x0163, r12	; 0x800163 <CurrentState>
				update_lcd_length(wireLength);
     85a:	c7 01       	movw	r24, r14
     85c:	0e 94 0b 02 	call	0x416	; 0x416 <update_lcd_length>
     860:	68 cf       	rjmp	.-304    	; 0x732 <main+0x7e>
				} else if (CurrentState == STATE_SELECTING_LENGTH) {
     862:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <CurrentState>
     866:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <CurrentState+0x1>
     86a:	01 97       	sbiw	r24, 0x01	; 1
     86c:	39 f4       	brne	.+14     	; 0x87c <main+0x1c8>
				CurrentState = STATE_READY_TO_START;  // Ready to start
     86e:	b0 92 64 01 	sts	0x0164, r11	; 0x800164 <CurrentState+0x1>
     872:	a0 92 63 01 	sts	0x0163, r10	; 0x800163 <CurrentState>
				update_lcd_ready_to_start();
     876:	0e 94 3b 02 	call	0x476	; 0x476 <update_lcd_ready_to_start>
     87a:	5b cf       	rjmp	.-330    	; 0x732 <main+0x7e>
				} else if (CurrentState == STATE_READY_TO_START) {
     87c:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <CurrentState>
     880:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <CurrentState+0x1>
     884:	02 97       	sbiw	r24, 0x02	; 2
     886:	09 f0       	breq	.+2      	; 0x88a <main+0x1d6>
     888:	54 cf       	rjmp	.-344    	; 0x732 <main+0x7e>
				// Start motor operation with selected diameter and length
				//operate_motor_with(wireDiameter, wireLength);
				//_delay_ms(58000); / 30sek
				//TimetoReach = 20;
				Countdown = 5;
     88a:	e5 e0       	ldi	r30, 0x05	; 5
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	f0 93 56 01 	sts	0x0156, r31	; 0x800156 <Countdown+0x1>
     892:	e0 93 55 01 	sts	0x0155, r30	; 0x800155 <Countdown>
				StartTime = 0;
     896:	10 92 54 01 	sts	0x0154, r1	; 0x800154 <StartTime+0x1>
     89a:	10 92 53 01 	sts	0x0153, r1	; 0x800153 <StartTime>
				start_motors(100, 50, 0); // Example call
     89e:	40 e0       	ldi	r20, 0x00	; 0
     8a0:	50 e0       	ldi	r21, 0x00	; 0
     8a2:	62 e3       	ldi	r22, 0x32	; 50
     8a4:	70 e0       	ldi	r23, 0x00	; 0
     8a6:	84 e6       	ldi	r24, 0x64	; 100
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	0e 94 39 03 	call	0x672	; 0x672 <start_motors>
				TIMSK3 = (1 << OCIE3A);
     8ae:	82 e0       	ldi	r24, 0x02	; 2
     8b0:	f8 01       	movw	r30, r16
     8b2:	80 83       	st	Z, r24
				TIMSK1 = (1 << OCIE1A);
     8b4:	88 83       	st	Y, r24
				sei();
     8b6:	78 94       	sei
				// Optionally, reset to initial state after operation
				//CurrentState = STATE_SELECTING_DIAMETER;
				wireDiameter = 0.1f;  // Reset diameter
				wireLength = 10;  // Reset length
				CurrentState = STATE_RUNNING;
     8b8:	30 92 64 01 	sts	0x0164, r3	; 0x800164 <CurrentState+0x1>
     8bc:	20 92 63 01 	sts	0x0163, r2	; 0x800163 <CurrentState>
				TIMSK1 = (1 << OCIE1A);
				sei();
				// Optionally, reset to initial state after operation
				//CurrentState = STATE_SELECTING_DIAMETER;
				wireDiameter = 0.1f;  // Reset diameter
				wireLength = 10;  // Reset length
     8c0:	0f 2e       	mov	r0, r31
     8c2:	fa e0       	ldi	r31, 0x0A	; 10
     8c4:	ef 2e       	mov	r14, r31
     8c6:	f1 2c       	mov	r15, r1
     8c8:	f0 2d       	mov	r31, r0
				TIMSK3 = (1 << OCIE3A);
				TIMSK1 = (1 << OCIE1A);
				sei();
				// Optionally, reset to initial state after operation
				//CurrentState = STATE_SELECTING_DIAMETER;
				wireDiameter = 0.1f;  // Reset diameter
     8ca:	0f 2e       	mov	r0, r31
     8cc:	fd ec       	ldi	r31, 0xCD	; 205
     8ce:	4f 2e       	mov	r4, r31
     8d0:	fc ec       	ldi	r31, 0xCC	; 204
     8d2:	5f 2e       	mov	r5, r31
     8d4:	65 2c       	mov	r6, r5
     8d6:	fd e3       	ldi	r31, 0x3D	; 61
     8d8:	7f 2e       	mov	r7, r31
     8da:	f0 2d       	mov	r31, r0
     8dc:	2a cf       	rjmp	.-428    	; 0x732 <main+0x7e>

000008de <__subsf3>:
     8de:	50 58       	subi	r21, 0x80	; 128

000008e0 <__addsf3>:
     8e0:	bb 27       	eor	r27, r27
     8e2:	aa 27       	eor	r26, r26
     8e4:	0e 94 87 04 	call	0x90e	; 0x90e <__addsf3x>
     8e8:	0c 94 29 05 	jmp	0xa52	; 0xa52 <__fp_round>
     8ec:	0e 94 1b 05 	call	0xa36	; 0xa36 <__fp_pscA>
     8f0:	38 f0       	brcs	.+14     	; 0x900 <__addsf3+0x20>
     8f2:	0e 94 22 05 	call	0xa44	; 0xa44 <__fp_pscB>
     8f6:	20 f0       	brcs	.+8      	; 0x900 <__addsf3+0x20>
     8f8:	39 f4       	brne	.+14     	; 0x908 <__addsf3+0x28>
     8fa:	9f 3f       	cpi	r25, 0xFF	; 255
     8fc:	19 f4       	brne	.+6      	; 0x904 <__addsf3+0x24>
     8fe:	26 f4       	brtc	.+8      	; 0x908 <__addsf3+0x28>
     900:	0c 94 18 05 	jmp	0xa30	; 0xa30 <__fp_nan>
     904:	0e f4       	brtc	.+2      	; 0x908 <__addsf3+0x28>
     906:	e0 95       	com	r30
     908:	e7 fb       	bst	r30, 7
     90a:	0c 94 12 05 	jmp	0xa24	; 0xa24 <__fp_inf>

0000090e <__addsf3x>:
     90e:	e9 2f       	mov	r30, r25
     910:	0e 94 3a 05 	call	0xa74	; 0xa74 <__fp_split3>
     914:	58 f3       	brcs	.-42     	; 0x8ec <__addsf3+0xc>
     916:	ba 17       	cp	r27, r26
     918:	62 07       	cpc	r22, r18
     91a:	73 07       	cpc	r23, r19
     91c:	84 07       	cpc	r24, r20
     91e:	95 07       	cpc	r25, r21
     920:	20 f0       	brcs	.+8      	; 0x92a <__addsf3x+0x1c>
     922:	79 f4       	brne	.+30     	; 0x942 <__addsf3x+0x34>
     924:	a6 f5       	brtc	.+104    	; 0x98e <__addsf3x+0x80>
     926:	0c 94 5c 05 	jmp	0xab8	; 0xab8 <__fp_zero>
     92a:	0e f4       	brtc	.+2      	; 0x92e <__addsf3x+0x20>
     92c:	e0 95       	com	r30
     92e:	0b 2e       	mov	r0, r27
     930:	ba 2f       	mov	r27, r26
     932:	a0 2d       	mov	r26, r0
     934:	0b 01       	movw	r0, r22
     936:	b9 01       	movw	r22, r18
     938:	90 01       	movw	r18, r0
     93a:	0c 01       	movw	r0, r24
     93c:	ca 01       	movw	r24, r20
     93e:	a0 01       	movw	r20, r0
     940:	11 24       	eor	r1, r1
     942:	ff 27       	eor	r31, r31
     944:	59 1b       	sub	r21, r25
     946:	99 f0       	breq	.+38     	; 0x96e <__addsf3x+0x60>
     948:	59 3f       	cpi	r21, 0xF9	; 249
     94a:	50 f4       	brcc	.+20     	; 0x960 <__addsf3x+0x52>
     94c:	50 3e       	cpi	r21, 0xE0	; 224
     94e:	68 f1       	brcs	.+90     	; 0x9aa <__addsf3x+0x9c>
     950:	1a 16       	cp	r1, r26
     952:	f0 40       	sbci	r31, 0x00	; 0
     954:	a2 2f       	mov	r26, r18
     956:	23 2f       	mov	r18, r19
     958:	34 2f       	mov	r19, r20
     95a:	44 27       	eor	r20, r20
     95c:	58 5f       	subi	r21, 0xF8	; 248
     95e:	f3 cf       	rjmp	.-26     	; 0x946 <__addsf3x+0x38>
     960:	46 95       	lsr	r20
     962:	37 95       	ror	r19
     964:	27 95       	ror	r18
     966:	a7 95       	ror	r26
     968:	f0 40       	sbci	r31, 0x00	; 0
     96a:	53 95       	inc	r21
     96c:	c9 f7       	brne	.-14     	; 0x960 <__addsf3x+0x52>
     96e:	7e f4       	brtc	.+30     	; 0x98e <__addsf3x+0x80>
     970:	1f 16       	cp	r1, r31
     972:	ba 0b       	sbc	r27, r26
     974:	62 0b       	sbc	r22, r18
     976:	73 0b       	sbc	r23, r19
     978:	84 0b       	sbc	r24, r20
     97a:	ba f0       	brmi	.+46     	; 0x9aa <__addsf3x+0x9c>
     97c:	91 50       	subi	r25, 0x01	; 1
     97e:	a1 f0       	breq	.+40     	; 0x9a8 <__addsf3x+0x9a>
     980:	ff 0f       	add	r31, r31
     982:	bb 1f       	adc	r27, r27
     984:	66 1f       	adc	r22, r22
     986:	77 1f       	adc	r23, r23
     988:	88 1f       	adc	r24, r24
     98a:	c2 f7       	brpl	.-16     	; 0x97c <__addsf3x+0x6e>
     98c:	0e c0       	rjmp	.+28     	; 0x9aa <__addsf3x+0x9c>
     98e:	ba 0f       	add	r27, r26
     990:	62 1f       	adc	r22, r18
     992:	73 1f       	adc	r23, r19
     994:	84 1f       	adc	r24, r20
     996:	48 f4       	brcc	.+18     	; 0x9aa <__addsf3x+0x9c>
     998:	87 95       	ror	r24
     99a:	77 95       	ror	r23
     99c:	67 95       	ror	r22
     99e:	b7 95       	ror	r27
     9a0:	f7 95       	ror	r31
     9a2:	9e 3f       	cpi	r25, 0xFE	; 254
     9a4:	08 f0       	brcs	.+2      	; 0x9a8 <__addsf3x+0x9a>
     9a6:	b0 cf       	rjmp	.-160    	; 0x908 <__addsf3+0x28>
     9a8:	93 95       	inc	r25
     9aa:	88 0f       	add	r24, r24
     9ac:	08 f0       	brcs	.+2      	; 0x9b0 <__addsf3x+0xa2>
     9ae:	99 27       	eor	r25, r25
     9b0:	ee 0f       	add	r30, r30
     9b2:	97 95       	ror	r25
     9b4:	87 95       	ror	r24
     9b6:	08 95       	ret

000009b8 <__fixsfsi>:
     9b8:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixunssfsi>
     9bc:	68 94       	set
     9be:	b1 11       	cpse	r27, r1
     9c0:	0c 94 5d 05 	jmp	0xaba	; 0xaba <__fp_szero>
     9c4:	08 95       	ret

000009c6 <__fixunssfsi>:
     9c6:	0e 94 42 05 	call	0xa84	; 0xa84 <__fp_splitA>
     9ca:	88 f0       	brcs	.+34     	; 0x9ee <__fixunssfsi+0x28>
     9cc:	9f 57       	subi	r25, 0x7F	; 127
     9ce:	98 f0       	brcs	.+38     	; 0x9f6 <__fixunssfsi+0x30>
     9d0:	b9 2f       	mov	r27, r25
     9d2:	99 27       	eor	r25, r25
     9d4:	b7 51       	subi	r27, 0x17	; 23
     9d6:	b0 f0       	brcs	.+44     	; 0xa04 <__fixunssfsi+0x3e>
     9d8:	e1 f0       	breq	.+56     	; 0xa12 <__fixunssfsi+0x4c>
     9da:	66 0f       	add	r22, r22
     9dc:	77 1f       	adc	r23, r23
     9de:	88 1f       	adc	r24, r24
     9e0:	99 1f       	adc	r25, r25
     9e2:	1a f0       	brmi	.+6      	; 0x9ea <__fixunssfsi+0x24>
     9e4:	ba 95       	dec	r27
     9e6:	c9 f7       	brne	.-14     	; 0x9da <__fixunssfsi+0x14>
     9e8:	14 c0       	rjmp	.+40     	; 0xa12 <__fixunssfsi+0x4c>
     9ea:	b1 30       	cpi	r27, 0x01	; 1
     9ec:	91 f0       	breq	.+36     	; 0xa12 <__fixunssfsi+0x4c>
     9ee:	0e 94 5c 05 	call	0xab8	; 0xab8 <__fp_zero>
     9f2:	b1 e0       	ldi	r27, 0x01	; 1
     9f4:	08 95       	ret
     9f6:	0c 94 5c 05 	jmp	0xab8	; 0xab8 <__fp_zero>
     9fa:	67 2f       	mov	r22, r23
     9fc:	78 2f       	mov	r23, r24
     9fe:	88 27       	eor	r24, r24
     a00:	b8 5f       	subi	r27, 0xF8	; 248
     a02:	39 f0       	breq	.+14     	; 0xa12 <__fixunssfsi+0x4c>
     a04:	b9 3f       	cpi	r27, 0xF9	; 249
     a06:	cc f3       	brlt	.-14     	; 0x9fa <__fixunssfsi+0x34>
     a08:	86 95       	lsr	r24
     a0a:	77 95       	ror	r23
     a0c:	67 95       	ror	r22
     a0e:	b3 95       	inc	r27
     a10:	d9 f7       	brne	.-10     	; 0xa08 <__fixunssfsi+0x42>
     a12:	3e f4       	brtc	.+14     	; 0xa22 <__fixunssfsi+0x5c>
     a14:	90 95       	com	r25
     a16:	80 95       	com	r24
     a18:	70 95       	com	r23
     a1a:	61 95       	neg	r22
     a1c:	7f 4f       	sbci	r23, 0xFF	; 255
     a1e:	8f 4f       	sbci	r24, 0xFF	; 255
     a20:	9f 4f       	sbci	r25, 0xFF	; 255
     a22:	08 95       	ret

00000a24 <__fp_inf>:
     a24:	97 f9       	bld	r25, 7
     a26:	9f 67       	ori	r25, 0x7F	; 127
     a28:	80 e8       	ldi	r24, 0x80	; 128
     a2a:	70 e0       	ldi	r23, 0x00	; 0
     a2c:	60 e0       	ldi	r22, 0x00	; 0
     a2e:	08 95       	ret

00000a30 <__fp_nan>:
     a30:	9f ef       	ldi	r25, 0xFF	; 255
     a32:	80 ec       	ldi	r24, 0xC0	; 192
     a34:	08 95       	ret

00000a36 <__fp_pscA>:
     a36:	00 24       	eor	r0, r0
     a38:	0a 94       	dec	r0
     a3a:	16 16       	cp	r1, r22
     a3c:	17 06       	cpc	r1, r23
     a3e:	18 06       	cpc	r1, r24
     a40:	09 06       	cpc	r0, r25
     a42:	08 95       	ret

00000a44 <__fp_pscB>:
     a44:	00 24       	eor	r0, r0
     a46:	0a 94       	dec	r0
     a48:	12 16       	cp	r1, r18
     a4a:	13 06       	cpc	r1, r19
     a4c:	14 06       	cpc	r1, r20
     a4e:	05 06       	cpc	r0, r21
     a50:	08 95       	ret

00000a52 <__fp_round>:
     a52:	09 2e       	mov	r0, r25
     a54:	03 94       	inc	r0
     a56:	00 0c       	add	r0, r0
     a58:	11 f4       	brne	.+4      	; 0xa5e <__fp_round+0xc>
     a5a:	88 23       	and	r24, r24
     a5c:	52 f0       	brmi	.+20     	; 0xa72 <__fp_round+0x20>
     a5e:	bb 0f       	add	r27, r27
     a60:	40 f4       	brcc	.+16     	; 0xa72 <__fp_round+0x20>
     a62:	bf 2b       	or	r27, r31
     a64:	11 f4       	brne	.+4      	; 0xa6a <__fp_round+0x18>
     a66:	60 ff       	sbrs	r22, 0
     a68:	04 c0       	rjmp	.+8      	; 0xa72 <__fp_round+0x20>
     a6a:	6f 5f       	subi	r22, 0xFF	; 255
     a6c:	7f 4f       	sbci	r23, 0xFF	; 255
     a6e:	8f 4f       	sbci	r24, 0xFF	; 255
     a70:	9f 4f       	sbci	r25, 0xFF	; 255
     a72:	08 95       	ret

00000a74 <__fp_split3>:
     a74:	57 fd       	sbrc	r21, 7
     a76:	90 58       	subi	r25, 0x80	; 128
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	59 f0       	breq	.+22     	; 0xa94 <__fp_splitA+0x10>
     a7e:	5f 3f       	cpi	r21, 0xFF	; 255
     a80:	71 f0       	breq	.+28     	; 0xa9e <__fp_splitA+0x1a>
     a82:	47 95       	ror	r20

00000a84 <__fp_splitA>:
     a84:	88 0f       	add	r24, r24
     a86:	97 fb       	bst	r25, 7
     a88:	99 1f       	adc	r25, r25
     a8a:	61 f0       	breq	.+24     	; 0xaa4 <__fp_splitA+0x20>
     a8c:	9f 3f       	cpi	r25, 0xFF	; 255
     a8e:	79 f0       	breq	.+30     	; 0xaae <__fp_splitA+0x2a>
     a90:	87 95       	ror	r24
     a92:	08 95       	ret
     a94:	12 16       	cp	r1, r18
     a96:	13 06       	cpc	r1, r19
     a98:	14 06       	cpc	r1, r20
     a9a:	55 1f       	adc	r21, r21
     a9c:	f2 cf       	rjmp	.-28     	; 0xa82 <__fp_split3+0xe>
     a9e:	46 95       	lsr	r20
     aa0:	f1 df       	rcall	.-30     	; 0xa84 <__fp_splitA>
     aa2:	08 c0       	rjmp	.+16     	; 0xab4 <__fp_splitA+0x30>
     aa4:	16 16       	cp	r1, r22
     aa6:	17 06       	cpc	r1, r23
     aa8:	18 06       	cpc	r1, r24
     aaa:	99 1f       	adc	r25, r25
     aac:	f1 cf       	rjmp	.-30     	; 0xa90 <__fp_splitA+0xc>
     aae:	86 95       	lsr	r24
     ab0:	71 05       	cpc	r23, r1
     ab2:	61 05       	cpc	r22, r1
     ab4:	08 94       	sec
     ab6:	08 95       	ret

00000ab8 <__fp_zero>:
     ab8:	e8 94       	clt

00000aba <__fp_szero>:
     aba:	bb 27       	eor	r27, r27
     abc:	66 27       	eor	r22, r22
     abe:	77 27       	eor	r23, r23
     ac0:	cb 01       	movw	r24, r22
     ac2:	97 f9       	bld	r25, 7
     ac4:	08 95       	ret

00000ac6 <__gesf2>:
     ac6:	0e 94 d5 05 	call	0xbaa	; 0xbaa <__fp_cmp>
     aca:	08 f4       	brcc	.+2      	; 0xace <__gesf2+0x8>
     acc:	8f ef       	ldi	r24, 0xFF	; 255
     ace:	08 95       	ret

00000ad0 <__mulsf3>:
     ad0:	0e 94 7b 05 	call	0xaf6	; 0xaf6 <__mulsf3x>
     ad4:	0c 94 29 05 	jmp	0xa52	; 0xa52 <__fp_round>
     ad8:	0e 94 1b 05 	call	0xa36	; 0xa36 <__fp_pscA>
     adc:	38 f0       	brcs	.+14     	; 0xaec <__mulsf3+0x1c>
     ade:	0e 94 22 05 	call	0xa44	; 0xa44 <__fp_pscB>
     ae2:	20 f0       	brcs	.+8      	; 0xaec <__mulsf3+0x1c>
     ae4:	95 23       	and	r25, r21
     ae6:	11 f0       	breq	.+4      	; 0xaec <__mulsf3+0x1c>
     ae8:	0c 94 12 05 	jmp	0xa24	; 0xa24 <__fp_inf>
     aec:	0c 94 18 05 	jmp	0xa30	; 0xa30 <__fp_nan>
     af0:	11 24       	eor	r1, r1
     af2:	0c 94 5d 05 	jmp	0xaba	; 0xaba <__fp_szero>

00000af6 <__mulsf3x>:
     af6:	0e 94 3a 05 	call	0xa74	; 0xa74 <__fp_split3>
     afa:	70 f3       	brcs	.-36     	; 0xad8 <__mulsf3+0x8>

00000afc <__mulsf3_pse>:
     afc:	95 9f       	mul	r25, r21
     afe:	c1 f3       	breq	.-16     	; 0xaf0 <__mulsf3+0x20>
     b00:	95 0f       	add	r25, r21
     b02:	50 e0       	ldi	r21, 0x00	; 0
     b04:	55 1f       	adc	r21, r21
     b06:	62 9f       	mul	r22, r18
     b08:	f0 01       	movw	r30, r0
     b0a:	72 9f       	mul	r23, r18
     b0c:	bb 27       	eor	r27, r27
     b0e:	f0 0d       	add	r31, r0
     b10:	b1 1d       	adc	r27, r1
     b12:	63 9f       	mul	r22, r19
     b14:	aa 27       	eor	r26, r26
     b16:	f0 0d       	add	r31, r0
     b18:	b1 1d       	adc	r27, r1
     b1a:	aa 1f       	adc	r26, r26
     b1c:	64 9f       	mul	r22, r20
     b1e:	66 27       	eor	r22, r22
     b20:	b0 0d       	add	r27, r0
     b22:	a1 1d       	adc	r26, r1
     b24:	66 1f       	adc	r22, r22
     b26:	82 9f       	mul	r24, r18
     b28:	22 27       	eor	r18, r18
     b2a:	b0 0d       	add	r27, r0
     b2c:	a1 1d       	adc	r26, r1
     b2e:	62 1f       	adc	r22, r18
     b30:	73 9f       	mul	r23, r19
     b32:	b0 0d       	add	r27, r0
     b34:	a1 1d       	adc	r26, r1
     b36:	62 1f       	adc	r22, r18
     b38:	83 9f       	mul	r24, r19
     b3a:	a0 0d       	add	r26, r0
     b3c:	61 1d       	adc	r22, r1
     b3e:	22 1f       	adc	r18, r18
     b40:	74 9f       	mul	r23, r20
     b42:	33 27       	eor	r19, r19
     b44:	a0 0d       	add	r26, r0
     b46:	61 1d       	adc	r22, r1
     b48:	23 1f       	adc	r18, r19
     b4a:	84 9f       	mul	r24, r20
     b4c:	60 0d       	add	r22, r0
     b4e:	21 1d       	adc	r18, r1
     b50:	82 2f       	mov	r24, r18
     b52:	76 2f       	mov	r23, r22
     b54:	6a 2f       	mov	r22, r26
     b56:	11 24       	eor	r1, r1
     b58:	9f 57       	subi	r25, 0x7F	; 127
     b5a:	50 40       	sbci	r21, 0x00	; 0
     b5c:	9a f0       	brmi	.+38     	; 0xb84 <__stack+0x85>
     b5e:	f1 f0       	breq	.+60     	; 0xb9c <__stack+0x9d>
     b60:	88 23       	and	r24, r24
     b62:	4a f0       	brmi	.+18     	; 0xb76 <__stack+0x77>
     b64:	ee 0f       	add	r30, r30
     b66:	ff 1f       	adc	r31, r31
     b68:	bb 1f       	adc	r27, r27
     b6a:	66 1f       	adc	r22, r22
     b6c:	77 1f       	adc	r23, r23
     b6e:	88 1f       	adc	r24, r24
     b70:	91 50       	subi	r25, 0x01	; 1
     b72:	50 40       	sbci	r21, 0x00	; 0
     b74:	a9 f7       	brne	.-22     	; 0xb60 <__stack+0x61>
     b76:	9e 3f       	cpi	r25, 0xFE	; 254
     b78:	51 05       	cpc	r21, r1
     b7a:	80 f0       	brcs	.+32     	; 0xb9c <__stack+0x9d>
     b7c:	0c 94 12 05 	jmp	0xa24	; 0xa24 <__fp_inf>
     b80:	0c 94 5d 05 	jmp	0xaba	; 0xaba <__fp_szero>
     b84:	5f 3f       	cpi	r21, 0xFF	; 255
     b86:	e4 f3       	brlt	.-8      	; 0xb80 <__stack+0x81>
     b88:	98 3e       	cpi	r25, 0xE8	; 232
     b8a:	d4 f3       	brlt	.-12     	; 0xb80 <__stack+0x81>
     b8c:	86 95       	lsr	r24
     b8e:	77 95       	ror	r23
     b90:	67 95       	ror	r22
     b92:	b7 95       	ror	r27
     b94:	f7 95       	ror	r31
     b96:	e7 95       	ror	r30
     b98:	9f 5f       	subi	r25, 0xFF	; 255
     b9a:	c1 f7       	brne	.-16     	; 0xb8c <__stack+0x8d>
     b9c:	fe 2b       	or	r31, r30
     b9e:	88 0f       	add	r24, r24
     ba0:	91 1d       	adc	r25, r1
     ba2:	96 95       	lsr	r25
     ba4:	87 95       	ror	r24
     ba6:	97 f9       	bld	r25, 7
     ba8:	08 95       	ret

00000baa <__fp_cmp>:
     baa:	99 0f       	add	r25, r25
     bac:	00 08       	sbc	r0, r0
     bae:	55 0f       	add	r21, r21
     bb0:	aa 0b       	sbc	r26, r26
     bb2:	e0 e8       	ldi	r30, 0x80	; 128
     bb4:	fe ef       	ldi	r31, 0xFE	; 254
     bb6:	16 16       	cp	r1, r22
     bb8:	17 06       	cpc	r1, r23
     bba:	e8 07       	cpc	r30, r24
     bbc:	f9 07       	cpc	r31, r25
     bbe:	c0 f0       	brcs	.+48     	; 0xbf0 <__fp_cmp+0x46>
     bc0:	12 16       	cp	r1, r18
     bc2:	13 06       	cpc	r1, r19
     bc4:	e4 07       	cpc	r30, r20
     bc6:	f5 07       	cpc	r31, r21
     bc8:	98 f0       	brcs	.+38     	; 0xbf0 <__fp_cmp+0x46>
     bca:	62 1b       	sub	r22, r18
     bcc:	73 0b       	sbc	r23, r19
     bce:	84 0b       	sbc	r24, r20
     bd0:	95 0b       	sbc	r25, r21
     bd2:	39 f4       	brne	.+14     	; 0xbe2 <__fp_cmp+0x38>
     bd4:	0a 26       	eor	r0, r26
     bd6:	61 f0       	breq	.+24     	; 0xbf0 <__fp_cmp+0x46>
     bd8:	23 2b       	or	r18, r19
     bda:	24 2b       	or	r18, r20
     bdc:	25 2b       	or	r18, r21
     bde:	21 f4       	brne	.+8      	; 0xbe8 <__fp_cmp+0x3e>
     be0:	08 95       	ret
     be2:	0a 26       	eor	r0, r26
     be4:	09 f4       	brne	.+2      	; 0xbe8 <__fp_cmp+0x3e>
     be6:	a1 40       	sbci	r26, 0x01	; 1
     be8:	a6 95       	lsr	r26
     bea:	8f ef       	ldi	r24, 0xFF	; 255
     bec:	81 1d       	adc	r24, r1
     bee:	81 1d       	adc	r24, r1
     bf0:	08 95       	ret

00000bf2 <__divmodhi4>:
     bf2:	97 fb       	bst	r25, 7
     bf4:	07 2e       	mov	r0, r23
     bf6:	16 f4       	brtc	.+4      	; 0xbfc <__divmodhi4+0xa>
     bf8:	00 94       	com	r0
     bfa:	07 d0       	rcall	.+14     	; 0xc0a <__divmodhi4_neg1>
     bfc:	77 fd       	sbrc	r23, 7
     bfe:	09 d0       	rcall	.+18     	; 0xc12 <__divmodhi4_neg2>
     c00:	0e 94 0d 06 	call	0xc1a	; 0xc1a <__udivmodhi4>
     c04:	07 fc       	sbrc	r0, 7
     c06:	05 d0       	rcall	.+10     	; 0xc12 <__divmodhi4_neg2>
     c08:	3e f4       	brtc	.+14     	; 0xc18 <__divmodhi4_exit>

00000c0a <__divmodhi4_neg1>:
     c0a:	90 95       	com	r25
     c0c:	81 95       	neg	r24
     c0e:	9f 4f       	sbci	r25, 0xFF	; 255
     c10:	08 95       	ret

00000c12 <__divmodhi4_neg2>:
     c12:	70 95       	com	r23
     c14:	61 95       	neg	r22
     c16:	7f 4f       	sbci	r23, 0xFF	; 255

00000c18 <__divmodhi4_exit>:
     c18:	08 95       	ret

00000c1a <__udivmodhi4>:
     c1a:	aa 1b       	sub	r26, r26
     c1c:	bb 1b       	sub	r27, r27
     c1e:	51 e1       	ldi	r21, 0x11	; 17
     c20:	07 c0       	rjmp	.+14     	; 0xc30 <__udivmodhi4_ep>

00000c22 <__udivmodhi4_loop>:
     c22:	aa 1f       	adc	r26, r26
     c24:	bb 1f       	adc	r27, r27
     c26:	a6 17       	cp	r26, r22
     c28:	b7 07       	cpc	r27, r23
     c2a:	10 f0       	brcs	.+4      	; 0xc30 <__udivmodhi4_ep>
     c2c:	a6 1b       	sub	r26, r22
     c2e:	b7 0b       	sbc	r27, r23

00000c30 <__udivmodhi4_ep>:
     c30:	88 1f       	adc	r24, r24
     c32:	99 1f       	adc	r25, r25
     c34:	5a 95       	dec	r21
     c36:	a9 f7       	brne	.-22     	; 0xc22 <__udivmodhi4_loop>
     c38:	80 95       	com	r24
     c3a:	90 95       	com	r25
     c3c:	bc 01       	movw	r22, r24
     c3e:	cd 01       	movw	r24, r26
     c40:	08 95       	ret

00000c42 <sprintf>:
     c42:	ae e0       	ldi	r26, 0x0E	; 14
     c44:	b0 e0       	ldi	r27, 0x00	; 0
     c46:	e7 e2       	ldi	r30, 0x27	; 39
     c48:	f6 e0       	ldi	r31, 0x06	; 6
     c4a:	0c 94 e2 08 	jmp	0x11c4	; 0x11c4 <__prologue_saves__+0x1c>
     c4e:	0d 89       	ldd	r16, Y+21	; 0x15
     c50:	1e 89       	ldd	r17, Y+22	; 0x16
     c52:	86 e0       	ldi	r24, 0x06	; 6
     c54:	8c 83       	std	Y+4, r24	; 0x04
     c56:	1a 83       	std	Y+2, r17	; 0x02
     c58:	09 83       	std	Y+1, r16	; 0x01
     c5a:	8f ef       	ldi	r24, 0xFF	; 255
     c5c:	9f e7       	ldi	r25, 0x7F	; 127
     c5e:	9e 83       	std	Y+6, r25	; 0x06
     c60:	8d 83       	std	Y+5, r24	; 0x05
     c62:	ae 01       	movw	r20, r28
     c64:	47 5e       	subi	r20, 0xE7	; 231
     c66:	5f 4f       	sbci	r21, 0xFF	; 255
     c68:	6f 89       	ldd	r22, Y+23	; 0x17
     c6a:	78 8d       	ldd	r23, Y+24	; 0x18
     c6c:	ce 01       	movw	r24, r28
     c6e:	01 96       	adiw	r24, 0x01	; 1
     c70:	0e 94 43 06 	call	0xc86	; 0xc86 <vfprintf>
     c74:	ef 81       	ldd	r30, Y+7	; 0x07
     c76:	f8 85       	ldd	r31, Y+8	; 0x08
     c78:	e0 0f       	add	r30, r16
     c7a:	f1 1f       	adc	r31, r17
     c7c:	10 82       	st	Z, r1
     c7e:	2e 96       	adiw	r28, 0x0e	; 14
     c80:	e4 e0       	ldi	r30, 0x04	; 4
     c82:	0c 94 fe 08 	jmp	0x11fc	; 0x11fc <__epilogue_restores__+0x1c>

00000c86 <vfprintf>:
     c86:	ab e0       	ldi	r26, 0x0B	; 11
     c88:	b0 e0       	ldi	r27, 0x00	; 0
     c8a:	e9 e4       	ldi	r30, 0x49	; 73
     c8c:	f6 e0       	ldi	r31, 0x06	; 6
     c8e:	0c 94 d4 08 	jmp	0x11a8	; 0x11a8 <__prologue_saves__>
     c92:	6c 01       	movw	r12, r24
     c94:	7b 01       	movw	r14, r22
     c96:	8a 01       	movw	r16, r20
     c98:	fc 01       	movw	r30, r24
     c9a:	17 82       	std	Z+7, r1	; 0x07
     c9c:	16 82       	std	Z+6, r1	; 0x06
     c9e:	83 81       	ldd	r24, Z+3	; 0x03
     ca0:	81 ff       	sbrs	r24, 1
     ca2:	cc c1       	rjmp	.+920    	; 0x103c <vfprintf+0x3b6>
     ca4:	ce 01       	movw	r24, r28
     ca6:	01 96       	adiw	r24, 0x01	; 1
     ca8:	3c 01       	movw	r6, r24
     caa:	f6 01       	movw	r30, r12
     cac:	93 81       	ldd	r25, Z+3	; 0x03
     cae:	f7 01       	movw	r30, r14
     cb0:	93 fd       	sbrc	r25, 3
     cb2:	85 91       	lpm	r24, Z+
     cb4:	93 ff       	sbrs	r25, 3
     cb6:	81 91       	ld	r24, Z+
     cb8:	7f 01       	movw	r14, r30
     cba:	88 23       	and	r24, r24
     cbc:	09 f4       	brne	.+2      	; 0xcc0 <vfprintf+0x3a>
     cbe:	ba c1       	rjmp	.+884    	; 0x1034 <vfprintf+0x3ae>
     cc0:	85 32       	cpi	r24, 0x25	; 37
     cc2:	39 f4       	brne	.+14     	; 0xcd2 <vfprintf+0x4c>
     cc4:	93 fd       	sbrc	r25, 3
     cc6:	85 91       	lpm	r24, Z+
     cc8:	93 ff       	sbrs	r25, 3
     cca:	81 91       	ld	r24, Z+
     ccc:	7f 01       	movw	r14, r30
     cce:	85 32       	cpi	r24, 0x25	; 37
     cd0:	29 f4       	brne	.+10     	; 0xcdc <vfprintf+0x56>
     cd2:	b6 01       	movw	r22, r12
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
     cda:	e7 cf       	rjmp	.-50     	; 0xcaa <vfprintf+0x24>
     cdc:	91 2c       	mov	r9, r1
     cde:	21 2c       	mov	r2, r1
     ce0:	31 2c       	mov	r3, r1
     ce2:	ff e1       	ldi	r31, 0x1F	; 31
     ce4:	f3 15       	cp	r31, r3
     ce6:	d8 f0       	brcs	.+54     	; 0xd1e <vfprintf+0x98>
     ce8:	8b 32       	cpi	r24, 0x2B	; 43
     cea:	79 f0       	breq	.+30     	; 0xd0a <vfprintf+0x84>
     cec:	38 f4       	brcc	.+14     	; 0xcfc <vfprintf+0x76>
     cee:	80 32       	cpi	r24, 0x20	; 32
     cf0:	79 f0       	breq	.+30     	; 0xd10 <vfprintf+0x8a>
     cf2:	83 32       	cpi	r24, 0x23	; 35
     cf4:	a1 f4       	brne	.+40     	; 0xd1e <vfprintf+0x98>
     cf6:	23 2d       	mov	r18, r3
     cf8:	20 61       	ori	r18, 0x10	; 16
     cfa:	1d c0       	rjmp	.+58     	; 0xd36 <vfprintf+0xb0>
     cfc:	8d 32       	cpi	r24, 0x2D	; 45
     cfe:	61 f0       	breq	.+24     	; 0xd18 <vfprintf+0x92>
     d00:	80 33       	cpi	r24, 0x30	; 48
     d02:	69 f4       	brne	.+26     	; 0xd1e <vfprintf+0x98>
     d04:	23 2d       	mov	r18, r3
     d06:	21 60       	ori	r18, 0x01	; 1
     d08:	16 c0       	rjmp	.+44     	; 0xd36 <vfprintf+0xb0>
     d0a:	83 2d       	mov	r24, r3
     d0c:	82 60       	ori	r24, 0x02	; 2
     d0e:	38 2e       	mov	r3, r24
     d10:	e3 2d       	mov	r30, r3
     d12:	e4 60       	ori	r30, 0x04	; 4
     d14:	3e 2e       	mov	r3, r30
     d16:	2a c0       	rjmp	.+84     	; 0xd6c <vfprintf+0xe6>
     d18:	f3 2d       	mov	r31, r3
     d1a:	f8 60       	ori	r31, 0x08	; 8
     d1c:	1d c0       	rjmp	.+58     	; 0xd58 <vfprintf+0xd2>
     d1e:	37 fc       	sbrc	r3, 7
     d20:	2d c0       	rjmp	.+90     	; 0xd7c <vfprintf+0xf6>
     d22:	20 ed       	ldi	r18, 0xD0	; 208
     d24:	28 0f       	add	r18, r24
     d26:	2a 30       	cpi	r18, 0x0A	; 10
     d28:	40 f0       	brcs	.+16     	; 0xd3a <vfprintf+0xb4>
     d2a:	8e 32       	cpi	r24, 0x2E	; 46
     d2c:	b9 f4       	brne	.+46     	; 0xd5c <vfprintf+0xd6>
     d2e:	36 fc       	sbrc	r3, 6
     d30:	81 c1       	rjmp	.+770    	; 0x1034 <vfprintf+0x3ae>
     d32:	23 2d       	mov	r18, r3
     d34:	20 64       	ori	r18, 0x40	; 64
     d36:	32 2e       	mov	r3, r18
     d38:	19 c0       	rjmp	.+50     	; 0xd6c <vfprintf+0xe6>
     d3a:	36 fe       	sbrs	r3, 6
     d3c:	06 c0       	rjmp	.+12     	; 0xd4a <vfprintf+0xc4>
     d3e:	8a e0       	ldi	r24, 0x0A	; 10
     d40:	98 9e       	mul	r9, r24
     d42:	20 0d       	add	r18, r0
     d44:	11 24       	eor	r1, r1
     d46:	92 2e       	mov	r9, r18
     d48:	11 c0       	rjmp	.+34     	; 0xd6c <vfprintf+0xe6>
     d4a:	ea e0       	ldi	r30, 0x0A	; 10
     d4c:	2e 9e       	mul	r2, r30
     d4e:	20 0d       	add	r18, r0
     d50:	11 24       	eor	r1, r1
     d52:	22 2e       	mov	r2, r18
     d54:	f3 2d       	mov	r31, r3
     d56:	f0 62       	ori	r31, 0x20	; 32
     d58:	3f 2e       	mov	r3, r31
     d5a:	08 c0       	rjmp	.+16     	; 0xd6c <vfprintf+0xe6>
     d5c:	8c 36       	cpi	r24, 0x6C	; 108
     d5e:	21 f4       	brne	.+8      	; 0xd68 <vfprintf+0xe2>
     d60:	83 2d       	mov	r24, r3
     d62:	80 68       	ori	r24, 0x80	; 128
     d64:	38 2e       	mov	r3, r24
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <vfprintf+0xe6>
     d68:	88 36       	cpi	r24, 0x68	; 104
     d6a:	41 f4       	brne	.+16     	; 0xd7c <vfprintf+0xf6>
     d6c:	f7 01       	movw	r30, r14
     d6e:	93 fd       	sbrc	r25, 3
     d70:	85 91       	lpm	r24, Z+
     d72:	93 ff       	sbrs	r25, 3
     d74:	81 91       	ld	r24, Z+
     d76:	7f 01       	movw	r14, r30
     d78:	81 11       	cpse	r24, r1
     d7a:	b3 cf       	rjmp	.-154    	; 0xce2 <vfprintf+0x5c>
     d7c:	98 2f       	mov	r25, r24
     d7e:	9f 7d       	andi	r25, 0xDF	; 223
     d80:	95 54       	subi	r25, 0x45	; 69
     d82:	93 30       	cpi	r25, 0x03	; 3
     d84:	28 f4       	brcc	.+10     	; 0xd90 <vfprintf+0x10a>
     d86:	0c 5f       	subi	r16, 0xFC	; 252
     d88:	1f 4f       	sbci	r17, 0xFF	; 255
     d8a:	9f e3       	ldi	r25, 0x3F	; 63
     d8c:	99 83       	std	Y+1, r25	; 0x01
     d8e:	0d c0       	rjmp	.+26     	; 0xdaa <vfprintf+0x124>
     d90:	83 36       	cpi	r24, 0x63	; 99
     d92:	31 f0       	breq	.+12     	; 0xda0 <vfprintf+0x11a>
     d94:	83 37       	cpi	r24, 0x73	; 115
     d96:	71 f0       	breq	.+28     	; 0xdb4 <vfprintf+0x12e>
     d98:	83 35       	cpi	r24, 0x53	; 83
     d9a:	09 f0       	breq	.+2      	; 0xd9e <vfprintf+0x118>
     d9c:	59 c0       	rjmp	.+178    	; 0xe50 <vfprintf+0x1ca>
     d9e:	21 c0       	rjmp	.+66     	; 0xde2 <vfprintf+0x15c>
     da0:	f8 01       	movw	r30, r16
     da2:	80 81       	ld	r24, Z
     da4:	89 83       	std	Y+1, r24	; 0x01
     da6:	0e 5f       	subi	r16, 0xFE	; 254
     da8:	1f 4f       	sbci	r17, 0xFF	; 255
     daa:	88 24       	eor	r8, r8
     dac:	83 94       	inc	r8
     dae:	91 2c       	mov	r9, r1
     db0:	53 01       	movw	r10, r6
     db2:	13 c0       	rjmp	.+38     	; 0xdda <vfprintf+0x154>
     db4:	28 01       	movw	r4, r16
     db6:	f2 e0       	ldi	r31, 0x02	; 2
     db8:	4f 0e       	add	r4, r31
     dba:	51 1c       	adc	r5, r1
     dbc:	f8 01       	movw	r30, r16
     dbe:	a0 80       	ld	r10, Z
     dc0:	b1 80       	ldd	r11, Z+1	; 0x01
     dc2:	36 fe       	sbrs	r3, 6
     dc4:	03 c0       	rjmp	.+6      	; 0xdcc <vfprintf+0x146>
     dc6:	69 2d       	mov	r22, r9
     dc8:	70 e0       	ldi	r23, 0x00	; 0
     dca:	02 c0       	rjmp	.+4      	; 0xdd0 <vfprintf+0x14a>
     dcc:	6f ef       	ldi	r22, 0xFF	; 255
     dce:	7f ef       	ldi	r23, 0xFF	; 255
     dd0:	c5 01       	movw	r24, r10
     dd2:	0e 94 2f 08 	call	0x105e	; 0x105e <strnlen>
     dd6:	4c 01       	movw	r8, r24
     dd8:	82 01       	movw	r16, r4
     dda:	f3 2d       	mov	r31, r3
     ddc:	ff 77       	andi	r31, 0x7F	; 127
     dde:	3f 2e       	mov	r3, r31
     de0:	16 c0       	rjmp	.+44     	; 0xe0e <vfprintf+0x188>
     de2:	28 01       	movw	r4, r16
     de4:	22 e0       	ldi	r18, 0x02	; 2
     de6:	42 0e       	add	r4, r18
     de8:	51 1c       	adc	r5, r1
     dea:	f8 01       	movw	r30, r16
     dec:	a0 80       	ld	r10, Z
     dee:	b1 80       	ldd	r11, Z+1	; 0x01
     df0:	36 fe       	sbrs	r3, 6
     df2:	03 c0       	rjmp	.+6      	; 0xdfa <vfprintf+0x174>
     df4:	69 2d       	mov	r22, r9
     df6:	70 e0       	ldi	r23, 0x00	; 0
     df8:	02 c0       	rjmp	.+4      	; 0xdfe <vfprintf+0x178>
     dfa:	6f ef       	ldi	r22, 0xFF	; 255
     dfc:	7f ef       	ldi	r23, 0xFF	; 255
     dfe:	c5 01       	movw	r24, r10
     e00:	0e 94 24 08 	call	0x1048	; 0x1048 <strnlen_P>
     e04:	4c 01       	movw	r8, r24
     e06:	f3 2d       	mov	r31, r3
     e08:	f0 68       	ori	r31, 0x80	; 128
     e0a:	3f 2e       	mov	r3, r31
     e0c:	82 01       	movw	r16, r4
     e0e:	33 fc       	sbrc	r3, 3
     e10:	1b c0       	rjmp	.+54     	; 0xe48 <vfprintf+0x1c2>
     e12:	82 2d       	mov	r24, r2
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	88 16       	cp	r8, r24
     e18:	99 06       	cpc	r9, r25
     e1a:	b0 f4       	brcc	.+44     	; 0xe48 <vfprintf+0x1c2>
     e1c:	b6 01       	movw	r22, r12
     e1e:	80 e2       	ldi	r24, 0x20	; 32
     e20:	90 e0       	ldi	r25, 0x00	; 0
     e22:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
     e26:	2a 94       	dec	r2
     e28:	f4 cf       	rjmp	.-24     	; 0xe12 <vfprintf+0x18c>
     e2a:	f5 01       	movw	r30, r10
     e2c:	37 fc       	sbrc	r3, 7
     e2e:	85 91       	lpm	r24, Z+
     e30:	37 fe       	sbrs	r3, 7
     e32:	81 91       	ld	r24, Z+
     e34:	5f 01       	movw	r10, r30
     e36:	b6 01       	movw	r22, r12
     e38:	90 e0       	ldi	r25, 0x00	; 0
     e3a:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
     e3e:	21 10       	cpse	r2, r1
     e40:	2a 94       	dec	r2
     e42:	21 e0       	ldi	r18, 0x01	; 1
     e44:	82 1a       	sub	r8, r18
     e46:	91 08       	sbc	r9, r1
     e48:	81 14       	cp	r8, r1
     e4a:	91 04       	cpc	r9, r1
     e4c:	71 f7       	brne	.-36     	; 0xe2a <vfprintf+0x1a4>
     e4e:	e8 c0       	rjmp	.+464    	; 0x1020 <vfprintf+0x39a>
     e50:	84 36       	cpi	r24, 0x64	; 100
     e52:	11 f0       	breq	.+4      	; 0xe58 <vfprintf+0x1d2>
     e54:	89 36       	cpi	r24, 0x69	; 105
     e56:	41 f5       	brne	.+80     	; 0xea8 <vfprintf+0x222>
     e58:	f8 01       	movw	r30, r16
     e5a:	37 fe       	sbrs	r3, 7
     e5c:	07 c0       	rjmp	.+14     	; 0xe6c <vfprintf+0x1e6>
     e5e:	60 81       	ld	r22, Z
     e60:	71 81       	ldd	r23, Z+1	; 0x01
     e62:	82 81       	ldd	r24, Z+2	; 0x02
     e64:	93 81       	ldd	r25, Z+3	; 0x03
     e66:	0c 5f       	subi	r16, 0xFC	; 252
     e68:	1f 4f       	sbci	r17, 0xFF	; 255
     e6a:	08 c0       	rjmp	.+16     	; 0xe7c <vfprintf+0x1f6>
     e6c:	60 81       	ld	r22, Z
     e6e:	71 81       	ldd	r23, Z+1	; 0x01
     e70:	07 2e       	mov	r0, r23
     e72:	00 0c       	add	r0, r0
     e74:	88 0b       	sbc	r24, r24
     e76:	99 0b       	sbc	r25, r25
     e78:	0e 5f       	subi	r16, 0xFE	; 254
     e7a:	1f 4f       	sbci	r17, 0xFF	; 255
     e7c:	f3 2d       	mov	r31, r3
     e7e:	ff 76       	andi	r31, 0x6F	; 111
     e80:	3f 2e       	mov	r3, r31
     e82:	97 ff       	sbrs	r25, 7
     e84:	09 c0       	rjmp	.+18     	; 0xe98 <vfprintf+0x212>
     e86:	90 95       	com	r25
     e88:	80 95       	com	r24
     e8a:	70 95       	com	r23
     e8c:	61 95       	neg	r22
     e8e:	7f 4f       	sbci	r23, 0xFF	; 255
     e90:	8f 4f       	sbci	r24, 0xFF	; 255
     e92:	9f 4f       	sbci	r25, 0xFF	; 255
     e94:	f0 68       	ori	r31, 0x80	; 128
     e96:	3f 2e       	mov	r3, r31
     e98:	2a e0       	ldi	r18, 0x0A	; 10
     e9a:	30 e0       	ldi	r19, 0x00	; 0
     e9c:	a3 01       	movw	r20, r6
     e9e:	0e 94 76 08 	call	0x10ec	; 0x10ec <__ultoa_invert>
     ea2:	88 2e       	mov	r8, r24
     ea4:	86 18       	sub	r8, r6
     ea6:	45 c0       	rjmp	.+138    	; 0xf32 <vfprintf+0x2ac>
     ea8:	85 37       	cpi	r24, 0x75	; 117
     eaa:	31 f4       	brne	.+12     	; 0xeb8 <vfprintf+0x232>
     eac:	23 2d       	mov	r18, r3
     eae:	2f 7e       	andi	r18, 0xEF	; 239
     eb0:	b2 2e       	mov	r11, r18
     eb2:	2a e0       	ldi	r18, 0x0A	; 10
     eb4:	30 e0       	ldi	r19, 0x00	; 0
     eb6:	25 c0       	rjmp	.+74     	; 0xf02 <vfprintf+0x27c>
     eb8:	93 2d       	mov	r25, r3
     eba:	99 7f       	andi	r25, 0xF9	; 249
     ebc:	b9 2e       	mov	r11, r25
     ebe:	8f 36       	cpi	r24, 0x6F	; 111
     ec0:	c1 f0       	breq	.+48     	; 0xef2 <vfprintf+0x26c>
     ec2:	18 f4       	brcc	.+6      	; 0xeca <vfprintf+0x244>
     ec4:	88 35       	cpi	r24, 0x58	; 88
     ec6:	79 f0       	breq	.+30     	; 0xee6 <vfprintf+0x260>
     ec8:	b5 c0       	rjmp	.+362    	; 0x1034 <vfprintf+0x3ae>
     eca:	80 37       	cpi	r24, 0x70	; 112
     ecc:	19 f0       	breq	.+6      	; 0xed4 <vfprintf+0x24e>
     ece:	88 37       	cpi	r24, 0x78	; 120
     ed0:	21 f0       	breq	.+8      	; 0xeda <vfprintf+0x254>
     ed2:	b0 c0       	rjmp	.+352    	; 0x1034 <vfprintf+0x3ae>
     ed4:	e9 2f       	mov	r30, r25
     ed6:	e0 61       	ori	r30, 0x10	; 16
     ed8:	be 2e       	mov	r11, r30
     eda:	b4 fe       	sbrs	r11, 4
     edc:	0d c0       	rjmp	.+26     	; 0xef8 <vfprintf+0x272>
     ede:	fb 2d       	mov	r31, r11
     ee0:	f4 60       	ori	r31, 0x04	; 4
     ee2:	bf 2e       	mov	r11, r31
     ee4:	09 c0       	rjmp	.+18     	; 0xef8 <vfprintf+0x272>
     ee6:	34 fe       	sbrs	r3, 4
     ee8:	0a c0       	rjmp	.+20     	; 0xefe <vfprintf+0x278>
     eea:	29 2f       	mov	r18, r25
     eec:	26 60       	ori	r18, 0x06	; 6
     eee:	b2 2e       	mov	r11, r18
     ef0:	06 c0       	rjmp	.+12     	; 0xefe <vfprintf+0x278>
     ef2:	28 e0       	ldi	r18, 0x08	; 8
     ef4:	30 e0       	ldi	r19, 0x00	; 0
     ef6:	05 c0       	rjmp	.+10     	; 0xf02 <vfprintf+0x27c>
     ef8:	20 e1       	ldi	r18, 0x10	; 16
     efa:	30 e0       	ldi	r19, 0x00	; 0
     efc:	02 c0       	rjmp	.+4      	; 0xf02 <vfprintf+0x27c>
     efe:	20 e1       	ldi	r18, 0x10	; 16
     f00:	32 e0       	ldi	r19, 0x02	; 2
     f02:	f8 01       	movw	r30, r16
     f04:	b7 fe       	sbrs	r11, 7
     f06:	07 c0       	rjmp	.+14     	; 0xf16 <vfprintf+0x290>
     f08:	60 81       	ld	r22, Z
     f0a:	71 81       	ldd	r23, Z+1	; 0x01
     f0c:	82 81       	ldd	r24, Z+2	; 0x02
     f0e:	93 81       	ldd	r25, Z+3	; 0x03
     f10:	0c 5f       	subi	r16, 0xFC	; 252
     f12:	1f 4f       	sbci	r17, 0xFF	; 255
     f14:	06 c0       	rjmp	.+12     	; 0xf22 <vfprintf+0x29c>
     f16:	60 81       	ld	r22, Z
     f18:	71 81       	ldd	r23, Z+1	; 0x01
     f1a:	80 e0       	ldi	r24, 0x00	; 0
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	0e 5f       	subi	r16, 0xFE	; 254
     f20:	1f 4f       	sbci	r17, 0xFF	; 255
     f22:	a3 01       	movw	r20, r6
     f24:	0e 94 76 08 	call	0x10ec	; 0x10ec <__ultoa_invert>
     f28:	88 2e       	mov	r8, r24
     f2a:	86 18       	sub	r8, r6
     f2c:	fb 2d       	mov	r31, r11
     f2e:	ff 77       	andi	r31, 0x7F	; 127
     f30:	3f 2e       	mov	r3, r31
     f32:	36 fe       	sbrs	r3, 6
     f34:	0d c0       	rjmp	.+26     	; 0xf50 <vfprintf+0x2ca>
     f36:	23 2d       	mov	r18, r3
     f38:	2e 7f       	andi	r18, 0xFE	; 254
     f3a:	a2 2e       	mov	r10, r18
     f3c:	89 14       	cp	r8, r9
     f3e:	58 f4       	brcc	.+22     	; 0xf56 <vfprintf+0x2d0>
     f40:	34 fe       	sbrs	r3, 4
     f42:	0b c0       	rjmp	.+22     	; 0xf5a <vfprintf+0x2d4>
     f44:	32 fc       	sbrc	r3, 2
     f46:	09 c0       	rjmp	.+18     	; 0xf5a <vfprintf+0x2d4>
     f48:	83 2d       	mov	r24, r3
     f4a:	8e 7e       	andi	r24, 0xEE	; 238
     f4c:	a8 2e       	mov	r10, r24
     f4e:	05 c0       	rjmp	.+10     	; 0xf5a <vfprintf+0x2d4>
     f50:	b8 2c       	mov	r11, r8
     f52:	a3 2c       	mov	r10, r3
     f54:	03 c0       	rjmp	.+6      	; 0xf5c <vfprintf+0x2d6>
     f56:	b8 2c       	mov	r11, r8
     f58:	01 c0       	rjmp	.+2      	; 0xf5c <vfprintf+0x2d6>
     f5a:	b9 2c       	mov	r11, r9
     f5c:	a4 fe       	sbrs	r10, 4
     f5e:	0f c0       	rjmp	.+30     	; 0xf7e <vfprintf+0x2f8>
     f60:	fe 01       	movw	r30, r28
     f62:	e8 0d       	add	r30, r8
     f64:	f1 1d       	adc	r31, r1
     f66:	80 81       	ld	r24, Z
     f68:	80 33       	cpi	r24, 0x30	; 48
     f6a:	21 f4       	brne	.+8      	; 0xf74 <vfprintf+0x2ee>
     f6c:	9a 2d       	mov	r25, r10
     f6e:	99 7e       	andi	r25, 0xE9	; 233
     f70:	a9 2e       	mov	r10, r25
     f72:	09 c0       	rjmp	.+18     	; 0xf86 <vfprintf+0x300>
     f74:	a2 fe       	sbrs	r10, 2
     f76:	06 c0       	rjmp	.+12     	; 0xf84 <vfprintf+0x2fe>
     f78:	b3 94       	inc	r11
     f7a:	b3 94       	inc	r11
     f7c:	04 c0       	rjmp	.+8      	; 0xf86 <vfprintf+0x300>
     f7e:	8a 2d       	mov	r24, r10
     f80:	86 78       	andi	r24, 0x86	; 134
     f82:	09 f0       	breq	.+2      	; 0xf86 <vfprintf+0x300>
     f84:	b3 94       	inc	r11
     f86:	a3 fc       	sbrc	r10, 3
     f88:	11 c0       	rjmp	.+34     	; 0xfac <vfprintf+0x326>
     f8a:	a0 fe       	sbrs	r10, 0
     f8c:	06 c0       	rjmp	.+12     	; 0xf9a <vfprintf+0x314>
     f8e:	b2 14       	cp	r11, r2
     f90:	88 f4       	brcc	.+34     	; 0xfb4 <vfprintf+0x32e>
     f92:	28 0c       	add	r2, r8
     f94:	92 2c       	mov	r9, r2
     f96:	9b 18       	sub	r9, r11
     f98:	0e c0       	rjmp	.+28     	; 0xfb6 <vfprintf+0x330>
     f9a:	b2 14       	cp	r11, r2
     f9c:	60 f4       	brcc	.+24     	; 0xfb6 <vfprintf+0x330>
     f9e:	b6 01       	movw	r22, r12
     fa0:	80 e2       	ldi	r24, 0x20	; 32
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
     fa8:	b3 94       	inc	r11
     faa:	f7 cf       	rjmp	.-18     	; 0xf9a <vfprintf+0x314>
     fac:	b2 14       	cp	r11, r2
     fae:	18 f4       	brcc	.+6      	; 0xfb6 <vfprintf+0x330>
     fb0:	2b 18       	sub	r2, r11
     fb2:	02 c0       	rjmp	.+4      	; 0xfb8 <vfprintf+0x332>
     fb4:	98 2c       	mov	r9, r8
     fb6:	21 2c       	mov	r2, r1
     fb8:	a4 fe       	sbrs	r10, 4
     fba:	10 c0       	rjmp	.+32     	; 0xfdc <vfprintf+0x356>
     fbc:	b6 01       	movw	r22, r12
     fbe:	80 e3       	ldi	r24, 0x30	; 48
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
     fc6:	a2 fe       	sbrs	r10, 2
     fc8:	17 c0       	rjmp	.+46     	; 0xff8 <vfprintf+0x372>
     fca:	a1 fc       	sbrc	r10, 1
     fcc:	03 c0       	rjmp	.+6      	; 0xfd4 <vfprintf+0x34e>
     fce:	88 e7       	ldi	r24, 0x78	; 120
     fd0:	90 e0       	ldi	r25, 0x00	; 0
     fd2:	02 c0       	rjmp	.+4      	; 0xfd8 <vfprintf+0x352>
     fd4:	88 e5       	ldi	r24, 0x58	; 88
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	b6 01       	movw	r22, r12
     fda:	0c c0       	rjmp	.+24     	; 0xff4 <vfprintf+0x36e>
     fdc:	8a 2d       	mov	r24, r10
     fde:	86 78       	andi	r24, 0x86	; 134
     fe0:	59 f0       	breq	.+22     	; 0xff8 <vfprintf+0x372>
     fe2:	a1 fe       	sbrs	r10, 1
     fe4:	02 c0       	rjmp	.+4      	; 0xfea <vfprintf+0x364>
     fe6:	8b e2       	ldi	r24, 0x2B	; 43
     fe8:	01 c0       	rjmp	.+2      	; 0xfec <vfprintf+0x366>
     fea:	80 e2       	ldi	r24, 0x20	; 32
     fec:	a7 fc       	sbrc	r10, 7
     fee:	8d e2       	ldi	r24, 0x2D	; 45
     ff0:	b6 01       	movw	r22, r12
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
     ff8:	89 14       	cp	r8, r9
     ffa:	38 f4       	brcc	.+14     	; 0x100a <vfprintf+0x384>
     ffc:	b6 01       	movw	r22, r12
     ffe:	80 e3       	ldi	r24, 0x30	; 48
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
    1006:	9a 94       	dec	r9
    1008:	f7 cf       	rjmp	.-18     	; 0xff8 <vfprintf+0x372>
    100a:	8a 94       	dec	r8
    100c:	f3 01       	movw	r30, r6
    100e:	e8 0d       	add	r30, r8
    1010:	f1 1d       	adc	r31, r1
    1012:	80 81       	ld	r24, Z
    1014:	b6 01       	movw	r22, r12
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
    101c:	81 10       	cpse	r8, r1
    101e:	f5 cf       	rjmp	.-22     	; 0x100a <vfprintf+0x384>
    1020:	22 20       	and	r2, r2
    1022:	09 f4       	brne	.+2      	; 0x1026 <vfprintf+0x3a0>
    1024:	42 ce       	rjmp	.-892    	; 0xcaa <vfprintf+0x24>
    1026:	b6 01       	movw	r22, r12
    1028:	80 e2       	ldi	r24, 0x20	; 32
    102a:	90 e0       	ldi	r25, 0x00	; 0
    102c:	0e 94 3a 08 	call	0x1074	; 0x1074 <fputc>
    1030:	2a 94       	dec	r2
    1032:	f6 cf       	rjmp	.-20     	; 0x1020 <vfprintf+0x39a>
    1034:	f6 01       	movw	r30, r12
    1036:	86 81       	ldd	r24, Z+6	; 0x06
    1038:	97 81       	ldd	r25, Z+7	; 0x07
    103a:	02 c0       	rjmp	.+4      	; 0x1040 <vfprintf+0x3ba>
    103c:	8f ef       	ldi	r24, 0xFF	; 255
    103e:	9f ef       	ldi	r25, 0xFF	; 255
    1040:	2b 96       	adiw	r28, 0x0b	; 11
    1042:	e2 e1       	ldi	r30, 0x12	; 18
    1044:	0c 94 f0 08 	jmp	0x11e0	; 0x11e0 <__epilogue_restores__>

00001048 <strnlen_P>:
    1048:	fc 01       	movw	r30, r24
    104a:	05 90       	lpm	r0, Z+
    104c:	61 50       	subi	r22, 0x01	; 1
    104e:	70 40       	sbci	r23, 0x00	; 0
    1050:	01 10       	cpse	r0, r1
    1052:	d8 f7       	brcc	.-10     	; 0x104a <strnlen_P+0x2>
    1054:	80 95       	com	r24
    1056:	90 95       	com	r25
    1058:	8e 0f       	add	r24, r30
    105a:	9f 1f       	adc	r25, r31
    105c:	08 95       	ret

0000105e <strnlen>:
    105e:	fc 01       	movw	r30, r24
    1060:	61 50       	subi	r22, 0x01	; 1
    1062:	70 40       	sbci	r23, 0x00	; 0
    1064:	01 90       	ld	r0, Z+
    1066:	01 10       	cpse	r0, r1
    1068:	d8 f7       	brcc	.-10     	; 0x1060 <strnlen+0x2>
    106a:	80 95       	com	r24
    106c:	90 95       	com	r25
    106e:	8e 0f       	add	r24, r30
    1070:	9f 1f       	adc	r25, r31
    1072:	08 95       	ret

00001074 <fputc>:
    1074:	0f 93       	push	r16
    1076:	1f 93       	push	r17
    1078:	cf 93       	push	r28
    107a:	df 93       	push	r29
    107c:	fb 01       	movw	r30, r22
    107e:	23 81       	ldd	r18, Z+3	; 0x03
    1080:	21 fd       	sbrc	r18, 1
    1082:	03 c0       	rjmp	.+6      	; 0x108a <fputc+0x16>
    1084:	8f ef       	ldi	r24, 0xFF	; 255
    1086:	9f ef       	ldi	r25, 0xFF	; 255
    1088:	2c c0       	rjmp	.+88     	; 0x10e2 <fputc+0x6e>
    108a:	22 ff       	sbrs	r18, 2
    108c:	16 c0       	rjmp	.+44     	; 0x10ba <fputc+0x46>
    108e:	46 81       	ldd	r20, Z+6	; 0x06
    1090:	57 81       	ldd	r21, Z+7	; 0x07
    1092:	24 81       	ldd	r18, Z+4	; 0x04
    1094:	35 81       	ldd	r19, Z+5	; 0x05
    1096:	42 17       	cp	r20, r18
    1098:	53 07       	cpc	r21, r19
    109a:	44 f4       	brge	.+16     	; 0x10ac <fputc+0x38>
    109c:	a0 81       	ld	r26, Z
    109e:	b1 81       	ldd	r27, Z+1	; 0x01
    10a0:	9d 01       	movw	r18, r26
    10a2:	2f 5f       	subi	r18, 0xFF	; 255
    10a4:	3f 4f       	sbci	r19, 0xFF	; 255
    10a6:	31 83       	std	Z+1, r19	; 0x01
    10a8:	20 83       	st	Z, r18
    10aa:	8c 93       	st	X, r24
    10ac:	26 81       	ldd	r18, Z+6	; 0x06
    10ae:	37 81       	ldd	r19, Z+7	; 0x07
    10b0:	2f 5f       	subi	r18, 0xFF	; 255
    10b2:	3f 4f       	sbci	r19, 0xFF	; 255
    10b4:	37 83       	std	Z+7, r19	; 0x07
    10b6:	26 83       	std	Z+6, r18	; 0x06
    10b8:	14 c0       	rjmp	.+40     	; 0x10e2 <fputc+0x6e>
    10ba:	8b 01       	movw	r16, r22
    10bc:	ec 01       	movw	r28, r24
    10be:	fb 01       	movw	r30, r22
    10c0:	00 84       	ldd	r0, Z+8	; 0x08
    10c2:	f1 85       	ldd	r31, Z+9	; 0x09
    10c4:	e0 2d       	mov	r30, r0
    10c6:	09 95       	icall
    10c8:	89 2b       	or	r24, r25
    10ca:	e1 f6       	brne	.-72     	; 0x1084 <fputc+0x10>
    10cc:	d8 01       	movw	r26, r16
    10ce:	16 96       	adiw	r26, 0x06	; 6
    10d0:	8d 91       	ld	r24, X+
    10d2:	9c 91       	ld	r25, X
    10d4:	17 97       	sbiw	r26, 0x07	; 7
    10d6:	01 96       	adiw	r24, 0x01	; 1
    10d8:	17 96       	adiw	r26, 0x07	; 7
    10da:	9c 93       	st	X, r25
    10dc:	8e 93       	st	-X, r24
    10de:	16 97       	sbiw	r26, 0x06	; 6
    10e0:	ce 01       	movw	r24, r28
    10e2:	df 91       	pop	r29
    10e4:	cf 91       	pop	r28
    10e6:	1f 91       	pop	r17
    10e8:	0f 91       	pop	r16
    10ea:	08 95       	ret

000010ec <__ultoa_invert>:
    10ec:	fa 01       	movw	r30, r20
    10ee:	aa 27       	eor	r26, r26
    10f0:	28 30       	cpi	r18, 0x08	; 8
    10f2:	51 f1       	breq	.+84     	; 0x1148 <__ultoa_invert+0x5c>
    10f4:	20 31       	cpi	r18, 0x10	; 16
    10f6:	81 f1       	breq	.+96     	; 0x1158 <__ultoa_invert+0x6c>
    10f8:	e8 94       	clt
    10fa:	6f 93       	push	r22
    10fc:	6e 7f       	andi	r22, 0xFE	; 254
    10fe:	6e 5f       	subi	r22, 0xFE	; 254
    1100:	7f 4f       	sbci	r23, 0xFF	; 255
    1102:	8f 4f       	sbci	r24, 0xFF	; 255
    1104:	9f 4f       	sbci	r25, 0xFF	; 255
    1106:	af 4f       	sbci	r26, 0xFF	; 255
    1108:	b1 e0       	ldi	r27, 0x01	; 1
    110a:	3e d0       	rcall	.+124    	; 0x1188 <__ultoa_invert+0x9c>
    110c:	b4 e0       	ldi	r27, 0x04	; 4
    110e:	3c d0       	rcall	.+120    	; 0x1188 <__ultoa_invert+0x9c>
    1110:	67 0f       	add	r22, r23
    1112:	78 1f       	adc	r23, r24
    1114:	89 1f       	adc	r24, r25
    1116:	9a 1f       	adc	r25, r26
    1118:	a1 1d       	adc	r26, r1
    111a:	68 0f       	add	r22, r24
    111c:	79 1f       	adc	r23, r25
    111e:	8a 1f       	adc	r24, r26
    1120:	91 1d       	adc	r25, r1
    1122:	a1 1d       	adc	r26, r1
    1124:	6a 0f       	add	r22, r26
    1126:	71 1d       	adc	r23, r1
    1128:	81 1d       	adc	r24, r1
    112a:	91 1d       	adc	r25, r1
    112c:	a1 1d       	adc	r26, r1
    112e:	20 d0       	rcall	.+64     	; 0x1170 <__ultoa_invert+0x84>
    1130:	09 f4       	brne	.+2      	; 0x1134 <__ultoa_invert+0x48>
    1132:	68 94       	set
    1134:	3f 91       	pop	r19
    1136:	2a e0       	ldi	r18, 0x0A	; 10
    1138:	26 9f       	mul	r18, r22
    113a:	11 24       	eor	r1, r1
    113c:	30 19       	sub	r19, r0
    113e:	30 5d       	subi	r19, 0xD0	; 208
    1140:	31 93       	st	Z+, r19
    1142:	de f6       	brtc	.-74     	; 0x10fa <__ultoa_invert+0xe>
    1144:	cf 01       	movw	r24, r30
    1146:	08 95       	ret
    1148:	46 2f       	mov	r20, r22
    114a:	47 70       	andi	r20, 0x07	; 7
    114c:	40 5d       	subi	r20, 0xD0	; 208
    114e:	41 93       	st	Z+, r20
    1150:	b3 e0       	ldi	r27, 0x03	; 3
    1152:	0f d0       	rcall	.+30     	; 0x1172 <__ultoa_invert+0x86>
    1154:	c9 f7       	brne	.-14     	; 0x1148 <__ultoa_invert+0x5c>
    1156:	f6 cf       	rjmp	.-20     	; 0x1144 <__ultoa_invert+0x58>
    1158:	46 2f       	mov	r20, r22
    115a:	4f 70       	andi	r20, 0x0F	; 15
    115c:	40 5d       	subi	r20, 0xD0	; 208
    115e:	4a 33       	cpi	r20, 0x3A	; 58
    1160:	18 f0       	brcs	.+6      	; 0x1168 <__ultoa_invert+0x7c>
    1162:	49 5d       	subi	r20, 0xD9	; 217
    1164:	31 fd       	sbrc	r19, 1
    1166:	40 52       	subi	r20, 0x20	; 32
    1168:	41 93       	st	Z+, r20
    116a:	02 d0       	rcall	.+4      	; 0x1170 <__ultoa_invert+0x84>
    116c:	a9 f7       	brne	.-22     	; 0x1158 <__ultoa_invert+0x6c>
    116e:	ea cf       	rjmp	.-44     	; 0x1144 <__ultoa_invert+0x58>
    1170:	b4 e0       	ldi	r27, 0x04	; 4
    1172:	a6 95       	lsr	r26
    1174:	97 95       	ror	r25
    1176:	87 95       	ror	r24
    1178:	77 95       	ror	r23
    117a:	67 95       	ror	r22
    117c:	ba 95       	dec	r27
    117e:	c9 f7       	brne	.-14     	; 0x1172 <__ultoa_invert+0x86>
    1180:	00 97       	sbiw	r24, 0x00	; 0
    1182:	61 05       	cpc	r22, r1
    1184:	71 05       	cpc	r23, r1
    1186:	08 95       	ret
    1188:	9b 01       	movw	r18, r22
    118a:	ac 01       	movw	r20, r24
    118c:	0a 2e       	mov	r0, r26
    118e:	06 94       	lsr	r0
    1190:	57 95       	ror	r21
    1192:	47 95       	ror	r20
    1194:	37 95       	ror	r19
    1196:	27 95       	ror	r18
    1198:	ba 95       	dec	r27
    119a:	c9 f7       	brne	.-14     	; 0x118e <__ultoa_invert+0xa2>
    119c:	62 0f       	add	r22, r18
    119e:	73 1f       	adc	r23, r19
    11a0:	84 1f       	adc	r24, r20
    11a2:	95 1f       	adc	r25, r21
    11a4:	a0 1d       	adc	r26, r0
    11a6:	08 95       	ret

000011a8 <__prologue_saves__>:
    11a8:	2f 92       	push	r2
    11aa:	3f 92       	push	r3
    11ac:	4f 92       	push	r4
    11ae:	5f 92       	push	r5
    11b0:	6f 92       	push	r6
    11b2:	7f 92       	push	r7
    11b4:	8f 92       	push	r8
    11b6:	9f 92       	push	r9
    11b8:	af 92       	push	r10
    11ba:	bf 92       	push	r11
    11bc:	cf 92       	push	r12
    11be:	df 92       	push	r13
    11c0:	ef 92       	push	r14
    11c2:	ff 92       	push	r15
    11c4:	0f 93       	push	r16
    11c6:	1f 93       	push	r17
    11c8:	cf 93       	push	r28
    11ca:	df 93       	push	r29
    11cc:	cd b7       	in	r28, 0x3d	; 61
    11ce:	de b7       	in	r29, 0x3e	; 62
    11d0:	ca 1b       	sub	r28, r26
    11d2:	db 0b       	sbc	r29, r27
    11d4:	0f b6       	in	r0, 0x3f	; 63
    11d6:	f8 94       	cli
    11d8:	de bf       	out	0x3e, r29	; 62
    11da:	0f be       	out	0x3f, r0	; 63
    11dc:	cd bf       	out	0x3d, r28	; 61
    11de:	09 94       	ijmp

000011e0 <__epilogue_restores__>:
    11e0:	2a 88       	ldd	r2, Y+18	; 0x12
    11e2:	39 88       	ldd	r3, Y+17	; 0x11
    11e4:	48 88       	ldd	r4, Y+16	; 0x10
    11e6:	5f 84       	ldd	r5, Y+15	; 0x0f
    11e8:	6e 84       	ldd	r6, Y+14	; 0x0e
    11ea:	7d 84       	ldd	r7, Y+13	; 0x0d
    11ec:	8c 84       	ldd	r8, Y+12	; 0x0c
    11ee:	9b 84       	ldd	r9, Y+11	; 0x0b
    11f0:	aa 84       	ldd	r10, Y+10	; 0x0a
    11f2:	b9 84       	ldd	r11, Y+9	; 0x09
    11f4:	c8 84       	ldd	r12, Y+8	; 0x08
    11f6:	df 80       	ldd	r13, Y+7	; 0x07
    11f8:	ee 80       	ldd	r14, Y+6	; 0x06
    11fa:	fd 80       	ldd	r15, Y+5	; 0x05
    11fc:	0c 81       	ldd	r16, Y+4	; 0x04
    11fe:	1b 81       	ldd	r17, Y+3	; 0x03
    1200:	aa 81       	ldd	r26, Y+2	; 0x02
    1202:	b9 81       	ldd	r27, Y+1	; 0x01
    1204:	ce 0f       	add	r28, r30
    1206:	d1 1d       	adc	r29, r1
    1208:	0f b6       	in	r0, 0x3f	; 63
    120a:	f8 94       	cli
    120c:	de bf       	out	0x3e, r29	; 62
    120e:	0f be       	out	0x3f, r0	; 63
    1210:	cd bf       	out	0x3d, r28	; 61
    1212:	ed 01       	movw	r28, r26
    1214:	08 95       	ret

00001216 <_exit>:
    1216:	f8 94       	cli

00001218 <__stop_program>:
    1218:	ff cf       	rjmp	.-2      	; 0x1218 <__stop_program>
