
DHT11_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031a0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08003330  08003330  00004330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033a0  080033a0  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080033a0  080033a0  000043a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080033a8  080033a8  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033a8  080033a8  000043a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080033ac  080033ac  000043ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080033b0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          000001c8  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000224  20000224  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000759d  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001738  00000000  00000000  0000c629  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000790  00000000  00000000  0000dd68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005bd  00000000  00000000  0000e4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002079c  00000000  00000000  0000eab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a50c  00000000  00000000  0002f251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2f83  00000000  00000000  0003975d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fc6e0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000230c  00000000  00000000  000fc724  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  000fea30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003318 	.word	0x08003318

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08003318 	.word	0x08003318

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <lcd_i2c_send_nibble>:
 *
 * LCD reads data when EN pin changes
 * from HIGH → LOW (falling edge).
 * ------------------------------------------------------------- */
HAL_StatusTypeDef lcd_i2c_send_nibble(uint8_t nibble_with_flags)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af02      	add	r7, sp, #8
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
    uint8_t i2cData[2];

    /* Step 1: EN = HIGH (prepare LCD to read data) */
    i2cData[0] = nibble_with_flags + LCD_EN;
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	3304      	adds	r3, #4
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	733b      	strb	r3, [r7, #12]

    /* Step 2: EN = LOW (LCD latches data here) */
    i2cData[1] = nibble_with_flags;
 80005ae:	79fb      	ldrb	r3, [r7, #7]
 80005b0:	737b      	strb	r3, [r7, #13]

    /* Step 3: Send both bytes through I2C */
    return HAL_I2C_Master_Transmit(lcd16x2_i2cHandle,LCD_I2C_SLAVE_ADDRESS,i2cData, 2,  200);
 80005b2:	4b08      	ldr	r3, [pc, #32]	@ (80005d4 <lcd_i2c_send_nibble+0x38>)
 80005b4:	6818      	ldr	r0, [r3, #0]
 80005b6:	4b08      	ldr	r3, [pc, #32]	@ (80005d8 <lcd_i2c_send_nibble+0x3c>)
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	4619      	mov	r1, r3
 80005bc:	f107 020c 	add.w	r2, r7, #12
 80005c0:	23c8      	movs	r3, #200	@ 0xc8
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	2302      	movs	r3, #2
 80005c6:	f001 f8fb 	bl	80017c0 <HAL_I2C_Master_Transmit>
 80005ca:	4603      	mov	r3, r0
//                lcd16x2_i2cHandle,     -> I2C handle
//                LCD_I2C_SLAVE_ADDRESS, -> LCD I2C address
//                i2cData,               -> data buffer
//                2,                     -> number of bytes
//                200                    -> timeout (ms)
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20000078 	.word	0x20000078
 80005d8:	2000007c 	.word	0x2000007c

080005dc <lcd16x2_i2c_sendCommand>:
 * Send an 8-bit COMMAND to LCD in 4-bit mode.
 *
 * RS = 0 → Command mode
 * ------------------------------------------------------------- */
void lcd16x2_i2c_sendCommand(uint8_t command)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble;
    uint8_t low_nibble;

    /* Extract upper 4 bits (D7–D4) */
    high_nibble = command & 0xF0;
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	f023 030f 	bic.w	r3, r3, #15
 80005ec:	73fb      	strb	r3, [r7, #15]

    /* Extract lower 4 bits and shift them to upper position */
    low_nibble = (command << 4);
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	011b      	lsls	r3, r3, #4
 80005f2:	73bb      	strb	r3, [r7, #14]
    low_nibble = low_nibble & 0xF0;
 80005f4:	7bbb      	ldrb	r3, [r7, #14]
 80005f6:	f023 030f 	bic.w	r3, r3, #15
 80005fa:	73bb      	strb	r3, [r7, #14]

    /* Send upper nibble first */
    lcd_i2c_send_nibble(high_nibble + LCD_BK_LIGHT);
 80005fc:	7bfb      	ldrb	r3, [r7, #15]
 80005fe:	3308      	adds	r3, #8
 8000600:	b2db      	uxtb	r3, r3
 8000602:	4618      	mov	r0, r3
 8000604:	f7ff ffca 	bl	800059c <lcd_i2c_send_nibble>

    /* Then send lower nibble */
    lcd_i2c_send_nibble(low_nibble + LCD_BK_LIGHT);
 8000608:	7bbb      	ldrb	r3, [r7, #14]
 800060a:	3308      	adds	r3, #8
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ffc4 	bl	800059c <lcd_i2c_send_nibble>
}
 8000614:	bf00      	nop
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}

0800061c <lcd16x2_i2c_sendData>:
 * Send one CHARACTER to LCD.
 *
 * RS = 1 → Data mode
 * ------------------------------------------------------------- */
void lcd16x2_i2c_sendData(uint8_t data)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble;
    uint8_t low_nibble;

    /* Upper 4 bits */
    high_nibble = data & 0xF0;
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	f023 030f 	bic.w	r3, r3, #15
 800062c:	73fb      	strb	r3, [r7, #15]

    /* Lower 4 bits shifted to upper position */
    low_nibble = (data << 4);
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	011b      	lsls	r3, r3, #4
 8000632:	73bb      	strb	r3, [r7, #14]
    low_nibble = low_nibble & 0xF0;
 8000634:	7bbb      	ldrb	r3, [r7, #14]
 8000636:	f023 030f 	bic.w	r3, r3, #15
 800063a:	73bb      	strb	r3, [r7, #14]

    /* Send upper nibble with RS = 1 */
    lcd_i2c_send_nibble(high_nibble + LCD_BK_LIGHT + LCD_RS);
 800063c:	7bfb      	ldrb	r3, [r7, #15]
 800063e:	3309      	adds	r3, #9
 8000640:	b2db      	uxtb	r3, r3
 8000642:	4618      	mov	r0, r3
 8000644:	f7ff ffaa 	bl	800059c <lcd_i2c_send_nibble>

    /* Send lower nibble with RS = 1 */
    lcd_i2c_send_nibble(low_nibble + LCD_BK_LIGHT + LCD_RS);
 8000648:	7bbb      	ldrb	r3, [r7, #14]
 800064a:	3309      	adds	r3, #9
 800064c:	b2db      	uxtb	r3, r3
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff ffa4 	bl	800059c <lcd_i2c_send_nibble>
}
 8000654:	bf00      	nop
 8000656:	3710      	adds	r7, #16
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}

0800065c <lcd16x2_i2c_init>:
 * Returns:
 * true  → LCD found and initialized
 * false → LCD not detected
 * ------------------------------------------------------------- */
bool lcd16x2_i2c_init(I2C_HandleTypeDef *pI2cHandle)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
    /* Store I2C handle */
    lcd16x2_i2cHandle = pI2cHandle;
 8000664:	4a2a      	ldr	r2, [pc, #168]	@ (8000710 <lcd16x2_i2c_init+0xb4>)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6013      	str	r3, [r2, #0]

    /* Give time for LCD power-up */
    HAL_Delay(100);
 800066a:	2064      	movs	r0, #100	@ 0x64
 800066c:	f000 fc8c 	bl	8000f88 <HAL_Delay>

    /* Check first possible I2C address */
    if (HAL_I2C_IsDeviceReady( lcd16x2_i2cHandle,LCD_I2C_SLAVE_ADDRESS_0, 3,100) == HAL_OK)
 8000670:	4b27      	ldr	r3, [pc, #156]	@ (8000710 <lcd16x2_i2c_init+0xb4>)
 8000672:	6818      	ldr	r0, [r3, #0]
 8000674:	2364      	movs	r3, #100	@ 0x64
 8000676:	2203      	movs	r2, #3
 8000678:	214e      	movs	r1, #78	@ 0x4e
 800067a:	f001 f99f 	bl	80019bc <HAL_I2C_IsDeviceReady>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d103      	bne.n	800068c <lcd16x2_i2c_init+0x30>
    {
        LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_0;
 8000684:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <lcd16x2_i2c_init+0xb8>)
 8000686:	224e      	movs	r2, #78	@ 0x4e
 8000688:	701a      	strb	r2, [r3, #0]
 800068a:	e00f      	b.n	80006ac <lcd16x2_i2c_init+0x50>
    }
    /* Check second possible I2C address */
    else if (HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle,LCD_I2C_SLAVE_ADDRESS_1, 3,100) == HAL_OK)
 800068c:	4b20      	ldr	r3, [pc, #128]	@ (8000710 <lcd16x2_i2c_init+0xb4>)
 800068e:	6818      	ldr	r0, [r3, #0]
 8000690:	2364      	movs	r3, #100	@ 0x64
 8000692:	2203      	movs	r2, #3
 8000694:	217e      	movs	r1, #126	@ 0x7e
 8000696:	f001 f991 	bl	80019bc <HAL_I2C_IsDeviceReady>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d103      	bne.n	80006a8 <lcd16x2_i2c_init+0x4c>
    {
        LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_1;
 80006a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000714 <lcd16x2_i2c_init+0xb8>)
 80006a2:	227e      	movs	r2, #126	@ 0x7e
 80006a4:	701a      	strb	r2, [r3, #0]
 80006a6:	e001      	b.n	80006ac <lcd16x2_i2c_init+0x50>
    }
    else
    {
        /* LCD not detected */
        return false;
 80006a8:	2300      	movs	r3, #0
 80006aa:	e02d      	b.n	8000708 <lcd16x2_i2c_init+0xac>
    }

    /* LCD initialization delay */
    HAL_Delay(45);
 80006ac:	202d      	movs	r0, #45	@ 0x2d
 80006ae:	f000 fc6b 	bl	8000f88 <HAL_Delay>

    /* Force LCD into 8-bit mode (as per datasheet) */
    lcd16x2_i2c_sendCommand(0x30);
 80006b2:	2030      	movs	r0, #48	@ 0x30
 80006b4:	f7ff ff92 	bl	80005dc <lcd16x2_i2c_sendCommand>
    HAL_Delay(5);
 80006b8:	2005      	movs	r0, #5
 80006ba:	f000 fc65 	bl	8000f88 <HAL_Delay>

    lcd16x2_i2c_sendCommand(0x30);
 80006be:	2030      	movs	r0, #48	@ 0x30
 80006c0:	f7ff ff8c 	bl	80005dc <lcd16x2_i2c_sendCommand>
    HAL_Delay(1);
 80006c4:	2001      	movs	r0, #1
 80006c6:	f000 fc5f 	bl	8000f88 <HAL_Delay>

    lcd16x2_i2c_sendCommand(0x30);
 80006ca:	2030      	movs	r0, #48	@ 0x30
 80006cc:	f7ff ff86 	bl	80005dc <lcd16x2_i2c_sendCommand>
    HAL_Delay(1);
 80006d0:	2001      	movs	r0, #1
 80006d2:	f000 fc59 	bl	8000f88 <HAL_Delay>

    /* Switch LCD to 4-bit mode */
    lcd16x2_i2c_sendCommand(0x20);
 80006d6:	2020      	movs	r0, #32
 80006d8:	f7ff ff80 	bl	80005dc <lcd16x2_i2c_sendCommand>
    HAL_Delay(1);
 80006dc:	2001      	movs	r0, #1
 80006de:	f000 fc53 	bl	8000f88 <HAL_Delay>

    /* Function set: 4-bit, 2-line display */
    lcd16x2_i2c_sendCommand(LCD_FUNCTIONSET + LCD_FUNCTION_N);
 80006e2:	2028      	movs	r0, #40	@ 0x28
 80006e4:	f7ff ff7a 	bl	80005dc <lcd16x2_i2c_sendCommand>

    /* Display OFF */
    lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL);
 80006e8:	2008      	movs	r0, #8
 80006ea:	f7ff ff77 	bl	80005dc <lcd16x2_i2c_sendCommand>

    /* Clear display */
    lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 80006ee:	2001      	movs	r0, #1
 80006f0:	f7ff ff74 	bl	80005dc <lcd16x2_i2c_sendCommand>
    HAL_Delay(2);
 80006f4:	2002      	movs	r0, #2
 80006f6:	f000 fc47 	bl	8000f88 <HAL_Delay>

    /* Entry mode: cursor moves right */
    lcd16x2_i2c_sendCommand(LCD_ENTRYMODESET + LCD_ENTRY_ID);
 80006fa:	2006      	movs	r0, #6
 80006fc:	f7ff ff6e 	bl	80005dc <lcd16x2_i2c_sendCommand>

    /* Display ON, cursor OFF */
    lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL + LCD_DISPLAY_D);
 8000700:	200c      	movs	r0, #12
 8000702:	f7ff ff6b 	bl	80005dc <lcd16x2_i2c_sendCommand>

    return true;
 8000706:	2301      	movs	r3, #1
}
 8000708:	4618      	mov	r0, r3
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000078 	.word	0x20000078
 8000714:	2000007c 	.word	0x2000007c

08000718 <lcd16x2_i2c_setCursor>:
 * -------------------------------------------------------------
 * Purpose:
 * Move cursor to specified row and column.
 * ------------------------------------------------------------- */
void lcd16x2_i2c_setCursor(uint8_t row, uint8_t col)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	460a      	mov	r2, r1
 8000722:	71fb      	strb	r3, [r7, #7]
 8000724:	4613      	mov	r3, r2
 8000726:	71bb      	strb	r3, [r7, #6]
    uint8_t address;

    /* Limit column to 0–15 */
    if (col > 15)
 8000728:	79bb      	ldrb	r3, [r7, #6]
 800072a:	2b0f      	cmp	r3, #15
 800072c:	d901      	bls.n	8000732 <lcd16x2_i2c_setCursor+0x1a>
        col = 15;
 800072e:	230f      	movs	r3, #15
 8000730:	71bb      	strb	r3, [r7, #6]

    /* Calculate DDRAM address */
    if (row == 0)
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d103      	bne.n	8000740 <lcd16x2_i2c_setCursor+0x28>
        address = 0x80 + col;   // First line
 8000738:	79bb      	ldrb	r3, [r7, #6]
 800073a:	3b80      	subs	r3, #128	@ 0x80
 800073c:	73fb      	strb	r3, [r7, #15]
 800073e:	e002      	b.n	8000746 <lcd16x2_i2c_setCursor+0x2e>
    else
        address = 0xC0 + col;   // Second line
 8000740:	79bb      	ldrb	r3, [r7, #6]
 8000742:	3b40      	subs	r3, #64	@ 0x40
 8000744:	73fb      	strb	r3, [r7, #15]

    lcd16x2_i2c_sendCommand(address);
 8000746:	7bfb      	ldrb	r3, [r7, #15]
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ff47 	bl	80005dc <lcd16x2_i2c_sendCommand>
}
 800074e:	bf00      	nop
 8000750:	3710      	adds	r7, #16
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <lcd16x2_i2c_clear>:
/* -------------------------------------------------------------
 * LCD Utility Functions
 * ------------------------------------------------------------- */

void lcd16x2_i2c_clear(void)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	af00      	add	r7, sp, #0
    lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 800075a:	2001      	movs	r0, #1
 800075c:	f7ff ff3e 	bl	80005dc <lcd16x2_i2c_sendCommand>
    HAL_Delay(3);
 8000760:	2003      	movs	r0, #3
 8000762:	f000 fc11 	bl	8000f88 <HAL_Delay>
}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}

0800076a <lcd16x2_i2c_printf>:
 * -------------------------------------------------------------
 * Purpose:
 * Print formatted text on LCD (like printf)
 * ------------------------------------------------------------- */
void lcd16x2_i2c_printf(const char* str)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b084      	sub	sp, #16
 800076e:	af00      	add	r7, sp, #0
 8000770:	6078      	str	r0, [r7, #4]
	    uint8_t i = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	73fb      	strb	r3, [r7, #15]

	    while (str[i] != '\0')
 8000776:	e009      	b.n	800078c <lcd16x2_i2c_printf+0x22>
	    {
	        lcd16x2_i2c_sendData(str[i]);
 8000778:	7bfb      	ldrb	r3, [r7, #15]
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	4413      	add	r3, r2
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ff4b 	bl	800061c <lcd16x2_i2c_sendData>
	        i++;
 8000786:	7bfb      	ldrb	r3, [r7, #15]
 8000788:	3301      	adds	r3, #1
 800078a:	73fb      	strb	r3, [r7, #15]
	    while (str[i] != '\0')
 800078c:	7bfb      	ldrb	r3, [r7, #15]
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	4413      	add	r3, r2
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1ef      	bne.n	8000778 <lcd16x2_i2c_printf+0xe>
	    }
}
 8000798:	bf00      	nop
 800079a:	bf00      	nop
 800079c:	3710      	adds	r7, #16
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <DWT_Delay_Init>:
#include "main.h"

/* ---------- Microsecond delay using DWT ---------- */

static int DWT_Delay_Init(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80007a8:	4b14      	ldr	r3, [pc, #80]	@ (80007fc <DWT_Delay_Init+0x58>)
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	4a13      	ldr	r2, [pc, #76]	@ (80007fc <DWT_Delay_Init+0x58>)
 80007ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80007b2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80007b4:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <DWT_Delay_Init+0x58>)
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	4a10      	ldr	r2, [pc, #64]	@ (80007fc <DWT_Delay_Init+0x58>)
 80007ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80007be:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80007c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <DWT_Delay_Init+0x5c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a0e      	ldr	r2, [pc, #56]	@ (8000800 <DWT_Delay_Init+0x5c>)
 80007c6:	f023 0301 	bic.w	r3, r3, #1
 80007ca:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80007cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <DWT_Delay_Init+0x5c>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000800 <DWT_Delay_Init+0x5c>)
 80007d2:	f043 0301 	orr.w	r3, r3, #1
 80007d6:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80007d8:	4b09      	ldr	r3, [pc, #36]	@ (8000800 <DWT_Delay_Init+0x5c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80007de:	bf00      	nop
    __ASM volatile ("NOP");
 80007e0:	bf00      	nop
    __ASM volatile ("NOP");
 80007e2:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80007e4:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <DWT_Delay_Init+0x5c>)
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	bf0c      	ite	eq
 80007ec:	2301      	moveq	r3, #1
 80007ee:	2300      	movne	r3, #0
 80007f0:	b2db      	uxtb	r3, r3
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	e000edf0 	.word	0xe000edf0
 8000800:	e0001000 	.word	0xe0001000

08000804 <delay_us>:

void delay_us(uint32_t us)
{
 8000804:	b480      	push	{r7}
 8000806:	b085      	sub	sp, #20
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 800080c:	4b0e      	ldr	r3, [pc, #56]	@ (8000848 <delay_us+0x44>)
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000000);
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <delay_us+0x48>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a0e      	ldr	r2, [pc, #56]	@ (8000850 <delay_us+0x4c>)
 8000818:	fba2 2303 	umull	r2, r3, r2, r3
 800081c:	0c9b      	lsrs	r3, r3, #18
 800081e:	60bb      	str	r3, [r7, #8]
	us *= ticks;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	fb02 f303 	mul.w	r3, r2, r3
 8000828:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < us);
 800082a:	bf00      	nop
 800082c:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <delay_us+0x44>)
 800082e:	685a      	ldr	r2, [r3, #4]
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	429a      	cmp	r2, r3
 8000838:	d8f8      	bhi.n	800082c <delay_us+0x28>
}
 800083a:	bf00      	nop
 800083c:	bf00      	nop
 800083e:	3714      	adds	r7, #20
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	e0001000 	.word	0xe0001000
 800084c:	20000000 	.word	0x20000000
 8000850:	431bde83 	.word	0x431bde83

08000854 <DHT11_Pin_Output>:

/* ---------- GPIO direction control ---------- */
static void DHT11_Pin_Output(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000868:	2301      	movs	r3, #1
 800086a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800086c:	2311      	movs	r3, #17
 800086e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000874:	2302      	movs	r3, #2
 8000876:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	4619      	mov	r1, r3
 800087c:	4803      	ldr	r0, [pc, #12]	@ (800088c <DHT11_Pin_Output+0x38>)
 800087e:	f000 fc8d 	bl	800119c <HAL_GPIO_Init>
}
 8000882:	bf00      	nop
 8000884:	3718      	adds	r7, #24
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40020000 	.word	0x40020000

08000890 <DHT11_Pin_Input>:

static void DHT11_Pin_Input(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 80008a4:	2301      	movs	r3, #1
 80008a6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a8:	2300      	movs	r3, #0
 80008aa:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	4619      	mov	r1, r3
 80008b4:	4803      	ldr	r0, [pc, #12]	@ (80008c4 <DHT11_Pin_Input+0x34>)
 80008b6:	f000 fc71 	bl	800119c <HAL_GPIO_Init>
}
 80008ba:	bf00      	nop
 80008bc:	3718      	adds	r7, #24
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40020000 	.word	0x40020000

080008c8 <DHT11_Init>:

/* ---------- Initialization ---------- */

void DHT11_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 80008cc:	f7ff ff6a 	bl	80007a4 <DWT_Delay_Init>
}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <DHT11_ReadByte>:
/* ---------- Read one byte ---------- */
static uint8_t DHT11_ReadByte(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
    uint8_t i, byte = 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	71bb      	strb	r3, [r7, #6]

    for (i = 0; i < 8; i++)
 80008de:	2300      	movs	r3, #0
 80008e0:	71fb      	strb	r3, [r7, #7]
 80008e2:	e028      	b.n	8000936 <DHT11_ReadByte+0x62>
    {
        while (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)); // wait HIGH
 80008e4:	bf00      	nop
 80008e6:	2101      	movs	r1, #1
 80008e8:	4817      	ldr	r0, [pc, #92]	@ (8000948 <DHT11_ReadByte+0x74>)
 80008ea:	f000 fdf3 	bl	80014d4 <HAL_GPIO_ReadPin>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d0f8      	beq.n	80008e6 <DHT11_ReadByte+0x12>
        delay_us(40);
 80008f4:	2028      	movs	r0, #40	@ 0x28
 80008f6:	f7ff ff85 	bl	8000804 <delay_us>

        if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 80008fa:	2101      	movs	r1, #1
 80008fc:	4812      	ldr	r0, [pc, #72]	@ (8000948 <DHT11_ReadByte+0x74>)
 80008fe:	f000 fde9 	bl	80014d4 <HAL_GPIO_ReadPin>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d013      	beq.n	8000930 <DHT11_ReadByte+0x5c>
        {
            byte |= (1 << (7 - i)); // bit = 1
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	f1c3 0307 	rsb	r3, r3, #7
 800090e:	2201      	movs	r2, #1
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	b25a      	sxtb	r2, r3
 8000916:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800091a:	4313      	orrs	r3, r2
 800091c:	b25b      	sxtb	r3, r3
 800091e:	71bb      	strb	r3, [r7, #6]
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 8000920:	bf00      	nop
 8000922:	2101      	movs	r1, #1
 8000924:	4808      	ldr	r0, [pc, #32]	@ (8000948 <DHT11_ReadByte+0x74>)
 8000926:	f000 fdd5 	bl	80014d4 <HAL_GPIO_ReadPin>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d1f8      	bne.n	8000922 <DHT11_ReadByte+0x4e>
    for (i = 0; i < 8; i++)
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	3301      	adds	r3, #1
 8000934:	71fb      	strb	r3, [r7, #7]
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	2b07      	cmp	r3, #7
 800093a:	d9d3      	bls.n	80008e4 <DHT11_ReadByte+0x10>
        }
    }
    return byte;
 800093c:	79bb      	ldrb	r3, [r7, #6]
}
 800093e:	4618      	mov	r0, r3
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40020000 	.word	0x40020000

0800094c <DHT11_Read>:

/* ---------- Main Read Function ---------- */
uint8_t DHT11_Read(uint8_t *temperature, uint8_t *humidity)
{
 800094c:	b590      	push	{r4, r7, lr}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
    uint8_t data[5];

    /* Start signal */
    DHT11_Pin_Output();
 8000956:	f7ff ff7d 	bl	8000854 <DHT11_Pin_Output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	2101      	movs	r1, #1
 800095e:	4828      	ldr	r0, [pc, #160]	@ (8000a00 <DHT11_Read+0xb4>)
 8000960:	f000 fdd0 	bl	8001504 <HAL_GPIO_WritePin>
    HAL_Delay(18);
 8000964:	2012      	movs	r0, #18
 8000966:	f000 fb0f 	bl	8000f88 <HAL_Delay>
    //HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
    //delay_us(30);
    DHT11_Pin_Input();
 800096a:	f7ff ff91 	bl	8000890 <DHT11_Pin_Input>
    delay_us(30);
 800096e:	201e      	movs	r0, #30
 8000970:	f7ff ff48 	bl	8000804 <delay_us>

    /* Sensor response */
    if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8000974:	2101      	movs	r1, #1
 8000976:	4822      	ldr	r0, [pc, #136]	@ (8000a00 <DHT11_Read+0xb4>)
 8000978:	f000 fdac 	bl	80014d4 <HAL_GPIO_ReadPin>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <DHT11_Read+0x3a>
    	return 1;
 8000982:	2301      	movs	r3, #1
 8000984:	e037      	b.n	80009f6 <DHT11_Read+0xaa>
    while (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 8000986:	bf00      	nop
 8000988:	2101      	movs	r1, #1
 800098a:	481d      	ldr	r0, [pc, #116]	@ (8000a00 <DHT11_Read+0xb4>)
 800098c:	f000 fda2 	bl	80014d4 <HAL_GPIO_ReadPin>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d0f8      	beq.n	8000988 <DHT11_Read+0x3c>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 8000996:	bf00      	nop
 8000998:	2101      	movs	r1, #1
 800099a:	4819      	ldr	r0, [pc, #100]	@ (8000a00 <DHT11_Read+0xb4>)
 800099c:	f000 fd9a 	bl	80014d4 <HAL_GPIO_ReadPin>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d1f8      	bne.n	8000998 <DHT11_Read+0x4c>

    /* Read 5 bytes */
    for (uint8_t i = 0; i < 5; i++)
 80009a6:	2300      	movs	r3, #0
 80009a8:	73fb      	strb	r3, [r7, #15]
 80009aa:	e00c      	b.n	80009c6 <DHT11_Read+0x7a>
        data[i] = DHT11_ReadByte();
 80009ac:	7bfc      	ldrb	r4, [r7, #15]
 80009ae:	f7ff ff91 	bl	80008d4 <DHT11_ReadByte>
 80009b2:	4603      	mov	r3, r0
 80009b4:	461a      	mov	r2, r3
 80009b6:	f104 0310 	add.w	r3, r4, #16
 80009ba:	443b      	add	r3, r7
 80009bc:	f803 2c08 	strb.w	r2, [r3, #-8]
    for (uint8_t i = 0; i < 5; i++)
 80009c0:	7bfb      	ldrb	r3, [r7, #15]
 80009c2:	3301      	adds	r3, #1
 80009c4:	73fb      	strb	r3, [r7, #15]
 80009c6:	7bfb      	ldrb	r3, [r7, #15]
 80009c8:	2b04      	cmp	r3, #4
 80009ca:	d9ef      	bls.n	80009ac <DHT11_Read+0x60>

    /* Checksum */
    if (data[4] != (data[0] + data[1] + data[2] + data[3]))
 80009cc:	7b3b      	ldrb	r3, [r7, #12]
 80009ce:	461a      	mov	r2, r3
 80009d0:	7a3b      	ldrb	r3, [r7, #8]
 80009d2:	4619      	mov	r1, r3
 80009d4:	7a7b      	ldrb	r3, [r7, #9]
 80009d6:	440b      	add	r3, r1
 80009d8:	7ab9      	ldrb	r1, [r7, #10]
 80009da:	440b      	add	r3, r1
 80009dc:	7af9      	ldrb	r1, [r7, #11]
 80009de:	440b      	add	r3, r1
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d001      	beq.n	80009e8 <DHT11_Read+0x9c>
        return 2;
 80009e4:	2302      	movs	r3, #2
 80009e6:	e006      	b.n	80009f6 <DHT11_Read+0xaa>

    *humidity = data[0];
 80009e8:	7a3a      	ldrb	r2, [r7, #8]
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	701a      	strb	r2, [r3, #0]
    *temperature = data[2];
 80009ee:	7aba      	ldrb	r2, [r7, #10]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	701a      	strb	r2, [r3, #0]

    return 0; // success
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3714      	adds	r7, #20
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd90      	pop	{r4, r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40020000 	.word	0x40020000

08000a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08e      	sub	sp, #56	@ 0x38
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint8_t temperature1 = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
		uint8_t humidity1 = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a16:	f000 fa45 	bl	8000ea4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a1a:	f000 f843 	bl	8000aa4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  DHT11_Init();
 8000a1e:	f7ff ff53 	bl	80008c8 <DHT11_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a22:	f000 f8d7 	bl	8000bd4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a26:	f000 f8a7 	bl	8000b78 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  if(!lcd16x2_i2c_init(&hi2c1))
 8000a2a:	481b      	ldr	r0, [pc, #108]	@ (8000a98 <main+0x94>)
 8000a2c:	f7ff fe16 	bl	800065c <lcd16x2_i2c_init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	f083 0301 	eor.w	r3, r3, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <main+0x3c>
      	  	  {
      		  	  while(1);
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <main+0x38>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  uint8_t HUM_TEMP = DHT11_Read(&temperature1 ,&humidity1);
 8000a40:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8000a44:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 8000a48:	4611      	mov	r1, r2
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff ff7e 	bl	800094c <DHT11_Read>
 8000a50:	4603      	mov	r3, r0
 8000a52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    /* USER CODE END WHILE */

    	 if (HUM_TEMP == 0)
 8000a56:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d1f0      	bne.n	8000a40 <main+0x3c>
    	 {

	             lcd16x2_i2c_clear();          // clear once per update
 8000a5e:	f7ff fe7a 	bl	8000756 <lcd16x2_i2c_clear>

	           	 lcd16x2_i2c_setCursor(0, 1); // Row 0, Column 0
 8000a62:	2101      	movs	r1, #1
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff fe57 	bl	8000718 <lcd16x2_i2c_setCursor>
	           	 lcd16x2_i2c_printf("HUMIDITY AND TEMPERATURE");
 8000a6a:	480c      	ldr	r0, [pc, #48]	@ (8000a9c <main+0x98>)
 8000a6c:	f7ff fe7d 	bl	800076a <lcd16x2_i2c_printf>

	           	 lcd16x2_i2c_setCursor(1, 0); // Row 1, Column 0
 8000a70:	2100      	movs	r1, #0
 8000a72:	2001      	movs	r0, #1
 8000a74:	f7ff fe50 	bl	8000718 <lcd16x2_i2c_setCursor>
	           	 sprintf(str, "%d%d",HUM_TEMP);
 8000a78:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000a7c:	463b      	mov	r3, r7
 8000a7e:	4908      	ldr	r1, [pc, #32]	@ (8000aa0 <main+0x9c>)
 8000a80:	4618      	mov	r0, r3
 8000a82:	f001 ffa9 	bl	80029d8 <siprintf>
	           	 lcd16x2_i2c_printf(str);
 8000a86:	463b      	mov	r3, r7
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fe6e 	bl	800076a <lcd16x2_i2c_printf>

	           	 HAL_Delay(1000);
 8000a8e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a92:	f000 fa79 	bl	8000f88 <HAL_Delay>
  {
 8000a96:	e7d3      	b.n	8000a40 <main+0x3c>
 8000a98:	20000080 	.word	0x20000080
 8000a9c:	08003330 	.word	0x08003330
 8000aa0:	0800334c 	.word	0x0800334c

08000aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b094      	sub	sp, #80	@ 0x50
 8000aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aaa:	f107 0320 	add.w	r3, r7, #32
 8000aae:	2230      	movs	r2, #48	@ 0x30
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f001 ffb2 	bl	8002a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	4b28      	ldr	r3, [pc, #160]	@ (8000b70 <SystemClock_Config+0xcc>)
 8000ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad0:	4a27      	ldr	r2, [pc, #156]	@ (8000b70 <SystemClock_Config+0xcc>)
 8000ad2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ad6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad8:	4b25      	ldr	r3, [pc, #148]	@ (8000b70 <SystemClock_Config+0xcc>)
 8000ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ae0:	60bb      	str	r3, [r7, #8]
 8000ae2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	4b22      	ldr	r3, [pc, #136]	@ (8000b74 <SystemClock_Config+0xd0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a21      	ldr	r2, [pc, #132]	@ (8000b74 <SystemClock_Config+0xd0>)
 8000aee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000af2:	6013      	str	r3, [r2, #0]
 8000af4:	4b1f      	ldr	r3, [pc, #124]	@ (8000b74 <SystemClock_Config+0xd0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000afc:	607b      	str	r3, [r7, #4]
 8000afe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b00:	2302      	movs	r3, #2
 8000b02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b04:	2301      	movs	r3, #1
 8000b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b08:	2310      	movs	r3, #16
 8000b0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b10:	2300      	movs	r3, #0
 8000b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b14:	2308      	movs	r3, #8
 8000b16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000b18:	2332      	movs	r3, #50	@ 0x32
 8000b1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b1c:	2304      	movs	r3, #4
 8000b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b20:	2307      	movs	r3, #7
 8000b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b24:	f107 0320 	add.w	r3, r7, #32
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f001 fad1 	bl	80020d0 <HAL_RCC_OscConfig>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b34:	f000 f89e 	bl	8000c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b38:	230f      	movs	r3, #15
 8000b3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b44:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b4e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b50:	f107 030c 	add.w	r3, r7, #12
 8000b54:	2100      	movs	r1, #0
 8000b56:	4618      	mov	r0, r3
 8000b58:	f001 fd32 	bl	80025c0 <HAL_RCC_ClockConfig>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b62:	f000 f887 	bl	8000c74 <Error_Handler>
  }
}
 8000b66:	bf00      	nop
 8000b68:	3750      	adds	r7, #80	@ 0x50
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800
 8000b74:	40007000 	.word	0x40007000

08000b78 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b7c:	4b12      	ldr	r3, [pc, #72]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000b7e:	4a13      	ldr	r2, [pc, #76]	@ (8000bcc <MX_I2C1_Init+0x54>)
 8000b80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b82:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000b84:	4a12      	ldr	r2, [pc, #72]	@ (8000bd0 <MX_I2C1_Init+0x58>)
 8000b86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b88:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b94:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000b96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b9a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ba2:	4b09      	ldr	r3, [pc, #36]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ba8:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bae:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bb4:	4804      	ldr	r0, [pc, #16]	@ (8000bc8 <MX_I2C1_Init+0x50>)
 8000bb6:	f000 fcbf 	bl	8001538 <HAL_I2C_Init>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bc0:	f000 f858 	bl	8000c74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000080 	.word	0x20000080
 8000bcc:	40005400 	.word	0x40005400
 8000bd0:	000186a0 	.word	0x000186a0

08000bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b088      	sub	sp, #32
 8000bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bda:	f107 030c 	add.w	r3, r7, #12
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	4b1f      	ldr	r3, [pc, #124]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	4a1e      	ldr	r2, [pc, #120]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c02:	60bb      	str	r3, [r7, #8]
 8000c04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	4b18      	ldr	r3, [pc, #96]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4a17      	ldr	r2, [pc, #92]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c16:	4b15      	ldr	r3, [pc, #84]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	4b11      	ldr	r3, [pc, #68]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a10      	ldr	r2, [pc, #64]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000c2c:	f043 0302 	orr.w	r3, r3, #2
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b0e      	ldr	r3, [pc, #56]	@ (8000c6c <MX_GPIO_Init+0x98>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0302 	and.w	r3, r3, #2
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2101      	movs	r1, #1
 8000c42:	480b      	ldr	r0, [pc, #44]	@ (8000c70 <MX_GPIO_Init+0x9c>)
 8000c44:	f000 fc5e 	bl	8001504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4804      	ldr	r0, [pc, #16]	@ (8000c70 <MX_GPIO_Init+0x9c>)
 8000c60:	f000 fa9c 	bl	800119c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c64:	bf00      	nop
 8000c66:	3720      	adds	r7, #32
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40020000 	.word	0x40020000

08000c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c78:	b672      	cpsid	i
}
 8000c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <Error_Handler+0x8>

08000c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ccc <HAL_MspInit+0x4c>)
 8000c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c8e:	4a0f      	ldr	r2, [pc, #60]	@ (8000ccc <HAL_MspInit+0x4c>)
 8000c90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c96:	4b0d      	ldr	r3, [pc, #52]	@ (8000ccc <HAL_MspInit+0x4c>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	603b      	str	r3, [r7, #0]
 8000ca6:	4b09      	ldr	r3, [pc, #36]	@ (8000ccc <HAL_MspInit+0x4c>)
 8000ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000caa:	4a08      	ldr	r2, [pc, #32]	@ (8000ccc <HAL_MspInit+0x4c>)
 8000cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <HAL_MspInit+0x4c>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cba:	603b      	str	r3, [r7, #0]
 8000cbc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cbe:	2007      	movs	r0, #7
 8000cc0:	f000 fa38 	bl	8001134 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cc4:	bf00      	nop
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40023800 	.word	0x40023800

08000cd0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08a      	sub	sp, #40	@ 0x28
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a19      	ldr	r2, [pc, #100]	@ (8000d54 <HAL_I2C_MspInit+0x84>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d12b      	bne.n	8000d4a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	613b      	str	r3, [r7, #16]
 8000cf6:	4b18      	ldr	r3, [pc, #96]	@ (8000d58 <HAL_I2C_MspInit+0x88>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfa:	4a17      	ldr	r2, [pc, #92]	@ (8000d58 <HAL_I2C_MspInit+0x88>)
 8000cfc:	f043 0302 	orr.w	r3, r3, #2
 8000d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <HAL_I2C_MspInit+0x88>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	613b      	str	r3, [r7, #16]
 8000d0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d0e:	23c0      	movs	r3, #192	@ 0xc0
 8000d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d12:	2312      	movs	r3, #18
 8000d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d1e:	2304      	movs	r3, #4
 8000d20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	480c      	ldr	r0, [pc, #48]	@ (8000d5c <HAL_I2C_MspInit+0x8c>)
 8000d2a:	f000 fa37 	bl	800119c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	4b09      	ldr	r3, [pc, #36]	@ (8000d58 <HAL_I2C_MspInit+0x88>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d36:	4a08      	ldr	r2, [pc, #32]	@ (8000d58 <HAL_I2C_MspInit+0x88>)
 8000d38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d3e:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <HAL_I2C_MspInit+0x88>)
 8000d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000d4a:	bf00      	nop
 8000d4c:	3728      	adds	r7, #40	@ 0x28
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40005400 	.word	0x40005400
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	40020400 	.word	0x40020400

08000d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <NMI_Handler+0x4>

08000d68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <HardFault_Handler+0x4>

08000d70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <MemManage_Handler+0x4>

08000d78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <BusFault_Handler+0x4>

08000d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <UsageFault_Handler+0x4>

08000d88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d96:	b480      	push	{r7}
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db6:	f000 f8c7 	bl	8000f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc8:	4a14      	ldr	r2, [pc, #80]	@ (8000e1c <_sbrk+0x5c>)
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <_sbrk+0x60>)
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd4:	4b13      	ldr	r3, [pc, #76]	@ (8000e24 <_sbrk+0x64>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d102      	bne.n	8000de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ddc:	4b11      	ldr	r3, [pc, #68]	@ (8000e24 <_sbrk+0x64>)
 8000dde:	4a12      	ldr	r2, [pc, #72]	@ (8000e28 <_sbrk+0x68>)
 8000de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000de2:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <_sbrk+0x64>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d207      	bcs.n	8000e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000df0:	f001 fe1c 	bl	8002a2c <__errno>
 8000df4:	4603      	mov	r3, r0
 8000df6:	220c      	movs	r2, #12
 8000df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfe:	e009      	b.n	8000e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e00:	4b08      	ldr	r3, [pc, #32]	@ (8000e24 <_sbrk+0x64>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e06:	4b07      	ldr	r3, [pc, #28]	@ (8000e24 <_sbrk+0x64>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	4a05      	ldr	r2, [pc, #20]	@ (8000e24 <_sbrk+0x64>)
 8000e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e12:	68fb      	ldr	r3, [r7, #12]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3718      	adds	r7, #24
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20020000 	.word	0x20020000
 8000e20:	00000400 	.word	0x00000400
 8000e24:	200000d4 	.word	0x200000d4
 8000e28:	20000228 	.word	0x20000228

08000e2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e30:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <SystemInit+0x20>)
 8000e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e36:	4a05      	ldr	r2, [pc, #20]	@ (8000e4c <SystemInit+0x20>)
 8000e38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e54:	f7ff ffea 	bl	8000e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e58:	480c      	ldr	r0, [pc, #48]	@ (8000e8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e5a:	490d      	ldr	r1, [pc, #52]	@ (8000e90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e60:	e002      	b.n	8000e68 <LoopCopyDataInit>

08000e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e66:	3304      	adds	r3, #4

08000e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e6c:	d3f9      	bcc.n	8000e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e70:	4c0a      	ldr	r4, [pc, #40]	@ (8000e9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e74:	e001      	b.n	8000e7a <LoopFillZerobss>

08000e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e78:	3204      	adds	r2, #4

08000e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e7c:	d3fb      	bcc.n	8000e76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e7e:	f001 fddb 	bl	8002a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e82:	f7ff fdbf 	bl	8000a04 <main>
  bx  lr    
 8000e86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e90:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e94:	080033b0 	.word	0x080033b0
  ldr r2, =_sbss
 8000e98:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e9c:	20000224 	.word	0x20000224

08000ea0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ea0:	e7fe      	b.n	8000ea0 <ADC_IRQHandler>
	...

08000ea4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee4 <HAL_Init+0x40>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee4 <HAL_Init+0x40>)
 8000eae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000eb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee4 <HAL_Init+0x40>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee4 <HAL_Init+0x40>)
 8000eba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ebe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ec0:	4b08      	ldr	r3, [pc, #32]	@ (8000ee4 <HAL_Init+0x40>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a07      	ldr	r2, [pc, #28]	@ (8000ee4 <HAL_Init+0x40>)
 8000ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ecc:	2003      	movs	r0, #3
 8000ece:	f000 f931 	bl	8001134 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	f000 f808 	bl	8000ee8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ed8:	f7ff fed2 	bl	8000c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40023c00 	.word	0x40023c00

08000ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ef0:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <HAL_InitTick+0x54>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b12      	ldr	r3, [pc, #72]	@ (8000f40 <HAL_InitTick+0x58>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	4619      	mov	r1, r3
 8000efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000efe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 f93b 	bl	8001182 <HAL_SYSTICK_Config>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e00e      	b.n	8000f34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2b0f      	cmp	r3, #15
 8000f1a:	d80a      	bhi.n	8000f32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	6879      	ldr	r1, [r7, #4]
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295
 8000f24:	f000 f911 	bl	800114a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f28:	4a06      	ldr	r2, [pc, #24]	@ (8000f44 <HAL_InitTick+0x5c>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e000      	b.n	8000f34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	20000008 	.word	0x20000008
 8000f44:	20000004 	.word	0x20000004

08000f48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f4c:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_IncTick+0x20>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	461a      	mov	r2, r3
 8000f52:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <HAL_IncTick+0x24>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4413      	add	r3, r2
 8000f58:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <HAL_IncTick+0x24>)
 8000f5a:	6013      	str	r3, [r2, #0]
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	20000008 	.word	0x20000008
 8000f6c:	200000d8 	.word	0x200000d8

08000f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return uwTick;
 8000f74:	4b03      	ldr	r3, [pc, #12]	@ (8000f84 <HAL_GetTick+0x14>)
 8000f76:	681b      	ldr	r3, [r3, #0]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	200000d8 	.word	0x200000d8

08000f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f90:	f7ff ffee 	bl	8000f70 <HAL_GetTick>
 8000f94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fa0:	d005      	beq.n	8000fae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <HAL_Delay+0x44>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	4413      	add	r3, r2
 8000fac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fae:	bf00      	nop
 8000fb0:	f7ff ffde 	bl	8000f70 <HAL_GetTick>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	68fa      	ldr	r2, [r7, #12]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d8f7      	bhi.n	8000fb0 <HAL_Delay+0x28>
  {
  }
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000008 	.word	0x20000008

08000fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fec:	4013      	ands	r3, r2
 8000fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001002:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <__NVIC_SetPriorityGrouping+0x44>)
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	60d3      	str	r3, [r2, #12]
}
 8001008:	bf00      	nop
 800100a:	3714      	adds	r7, #20
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800101c:	4b04      	ldr	r3, [pc, #16]	@ (8001030 <__NVIC_GetPriorityGrouping+0x18>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	0a1b      	lsrs	r3, r3, #8
 8001022:	f003 0307 	and.w	r3, r3, #7
}
 8001026:	4618      	mov	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	6039      	str	r1, [r7, #0]
 800103e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001044:	2b00      	cmp	r3, #0
 8001046:	db0a      	blt.n	800105e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	b2da      	uxtb	r2, r3
 800104c:	490c      	ldr	r1, [pc, #48]	@ (8001080 <__NVIC_SetPriority+0x4c>)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	0112      	lsls	r2, r2, #4
 8001054:	b2d2      	uxtb	r2, r2
 8001056:	440b      	add	r3, r1
 8001058:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800105c:	e00a      	b.n	8001074 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	b2da      	uxtb	r2, r3
 8001062:	4908      	ldr	r1, [pc, #32]	@ (8001084 <__NVIC_SetPriority+0x50>)
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	f003 030f 	and.w	r3, r3, #15
 800106a:	3b04      	subs	r3, #4
 800106c:	0112      	lsls	r2, r2, #4
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	440b      	add	r3, r1
 8001072:	761a      	strb	r2, [r3, #24]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000e100 	.word	0xe000e100
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001088:	b480      	push	{r7}
 800108a:	b089      	sub	sp, #36	@ 0x24
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f003 0307 	and.w	r3, r3, #7
 800109a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	f1c3 0307 	rsb	r3, r3, #7
 80010a2:	2b04      	cmp	r3, #4
 80010a4:	bf28      	it	cs
 80010a6:	2304      	movcs	r3, #4
 80010a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3304      	adds	r3, #4
 80010ae:	2b06      	cmp	r3, #6
 80010b0:	d902      	bls.n	80010b8 <NVIC_EncodePriority+0x30>
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3b03      	subs	r3, #3
 80010b6:	e000      	b.n	80010ba <NVIC_EncodePriority+0x32>
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010bc:	f04f 32ff 	mov.w	r2, #4294967295
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43da      	mvns	r2, r3
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	401a      	ands	r2, r3
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d0:	f04f 31ff 	mov.w	r1, #4294967295
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	fa01 f303 	lsl.w	r3, r1, r3
 80010da:	43d9      	mvns	r1, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e0:	4313      	orrs	r3, r2
         );
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3724      	adds	r7, #36	@ 0x24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001100:	d301      	bcc.n	8001106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001102:	2301      	movs	r3, #1
 8001104:	e00f      	b.n	8001126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001106:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <SysTick_Config+0x40>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3b01      	subs	r3, #1
 800110c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800110e:	210f      	movs	r1, #15
 8001110:	f04f 30ff 	mov.w	r0, #4294967295
 8001114:	f7ff ff8e 	bl	8001034 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <SysTick_Config+0x40>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800111e:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <SysTick_Config+0x40>)
 8001120:	2207      	movs	r2, #7
 8001122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	e000e010 	.word	0xe000e010

08001134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ff47 	bl	8000fd0 <__NVIC_SetPriorityGrouping>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800114a:	b580      	push	{r7, lr}
 800114c:	b086      	sub	sp, #24
 800114e:	af00      	add	r7, sp, #0
 8001150:	4603      	mov	r3, r0
 8001152:	60b9      	str	r1, [r7, #8]
 8001154:	607a      	str	r2, [r7, #4]
 8001156:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800115c:	f7ff ff5c 	bl	8001018 <__NVIC_GetPriorityGrouping>
 8001160:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	68b9      	ldr	r1, [r7, #8]
 8001166:	6978      	ldr	r0, [r7, #20]
 8001168:	f7ff ff8e 	bl	8001088 <NVIC_EncodePriority>
 800116c:	4602      	mov	r2, r0
 800116e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff5d 	bl	8001034 <__NVIC_SetPriority>
}
 800117a:	bf00      	nop
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ffb0 	bl	80010f0 <SysTick_Config>
 8001190:	4603      	mov	r3, r0
}
 8001192:	4618      	mov	r0, r3
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
	...

0800119c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800119c:	b480      	push	{r7}
 800119e:	b089      	sub	sp, #36	@ 0x24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]
 80011b6:	e16b      	b.n	8001490 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011b8:	2201      	movs	r2, #1
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	f040 815a 	bne.w	800148a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f003 0303 	and.w	r3, r3, #3
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d005      	beq.n	80011ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d130      	bne.n	8001250 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	2203      	movs	r2, #3
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4013      	ands	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	68da      	ldr	r2, [r3, #12]
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4313      	orrs	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001224:	2201      	movs	r2, #1
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	091b      	lsrs	r3, r3, #4
 800123a:	f003 0201 	and.w	r2, r3, #1
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 0303 	and.w	r3, r3, #3
 8001258:	2b03      	cmp	r3, #3
 800125a:	d017      	beq.n	800128c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	2203      	movs	r2, #3
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4013      	ands	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	689a      	ldr	r2, [r3, #8]
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f003 0303 	and.w	r3, r3, #3
 8001294:	2b02      	cmp	r3, #2
 8001296:	d123      	bne.n	80012e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	08da      	lsrs	r2, r3, #3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3208      	adds	r2, #8
 80012a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	f003 0307 	and.w	r3, r3, #7
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	220f      	movs	r2, #15
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	691a      	ldr	r2, [r3, #16]
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	08da      	lsrs	r2, r3, #3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3208      	adds	r2, #8
 80012da:	69b9      	ldr	r1, [r7, #24]
 80012dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	2203      	movs	r2, #3
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	43db      	mvns	r3, r3
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	4013      	ands	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f003 0203 	and.w	r2, r3, #3
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800131c:	2b00      	cmp	r3, #0
 800131e:	f000 80b4 	beq.w	800148a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	4b60      	ldr	r3, [pc, #384]	@ (80014a8 <HAL_GPIO_Init+0x30c>)
 8001328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132a:	4a5f      	ldr	r2, [pc, #380]	@ (80014a8 <HAL_GPIO_Init+0x30c>)
 800132c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001330:	6453      	str	r3, [r2, #68]	@ 0x44
 8001332:	4b5d      	ldr	r3, [pc, #372]	@ (80014a8 <HAL_GPIO_Init+0x30c>)
 8001334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001336:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800133e:	4a5b      	ldr	r2, [pc, #364]	@ (80014ac <HAL_GPIO_Init+0x310>)
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	089b      	lsrs	r3, r3, #2
 8001344:	3302      	adds	r3, #2
 8001346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800134a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	f003 0303 	and.w	r3, r3, #3
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	220f      	movs	r2, #15
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4013      	ands	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a52      	ldr	r2, [pc, #328]	@ (80014b0 <HAL_GPIO_Init+0x314>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d02b      	beq.n	80013c2 <HAL_GPIO_Init+0x226>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a51      	ldr	r2, [pc, #324]	@ (80014b4 <HAL_GPIO_Init+0x318>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d025      	beq.n	80013be <HAL_GPIO_Init+0x222>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a50      	ldr	r2, [pc, #320]	@ (80014b8 <HAL_GPIO_Init+0x31c>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d01f      	beq.n	80013ba <HAL_GPIO_Init+0x21e>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a4f      	ldr	r2, [pc, #316]	@ (80014bc <HAL_GPIO_Init+0x320>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d019      	beq.n	80013b6 <HAL_GPIO_Init+0x21a>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a4e      	ldr	r2, [pc, #312]	@ (80014c0 <HAL_GPIO_Init+0x324>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d013      	beq.n	80013b2 <HAL_GPIO_Init+0x216>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a4d      	ldr	r2, [pc, #308]	@ (80014c4 <HAL_GPIO_Init+0x328>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d00d      	beq.n	80013ae <HAL_GPIO_Init+0x212>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a4c      	ldr	r2, [pc, #304]	@ (80014c8 <HAL_GPIO_Init+0x32c>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d007      	beq.n	80013aa <HAL_GPIO_Init+0x20e>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a4b      	ldr	r2, [pc, #300]	@ (80014cc <HAL_GPIO_Init+0x330>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d101      	bne.n	80013a6 <HAL_GPIO_Init+0x20a>
 80013a2:	2307      	movs	r3, #7
 80013a4:	e00e      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013a6:	2308      	movs	r3, #8
 80013a8:	e00c      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013aa:	2306      	movs	r3, #6
 80013ac:	e00a      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013ae:	2305      	movs	r3, #5
 80013b0:	e008      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013b2:	2304      	movs	r3, #4
 80013b4:	e006      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013b6:	2303      	movs	r3, #3
 80013b8:	e004      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013ba:	2302      	movs	r3, #2
 80013bc:	e002      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013c2:	2300      	movs	r3, #0
 80013c4:	69fa      	ldr	r2, [r7, #28]
 80013c6:	f002 0203 	and.w	r2, r2, #3
 80013ca:	0092      	lsls	r2, r2, #2
 80013cc:	4093      	lsls	r3, r2
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013d4:	4935      	ldr	r1, [pc, #212]	@ (80014ac <HAL_GPIO_Init+0x310>)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	089b      	lsrs	r3, r3, #2
 80013da:	3302      	adds	r3, #2
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013e2:	4b3b      	ldr	r3, [pc, #236]	@ (80014d0 <HAL_GPIO_Init+0x334>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001406:	4a32      	ldr	r2, [pc, #200]	@ (80014d0 <HAL_GPIO_Init+0x334>)
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800140c:	4b30      	ldr	r3, [pc, #192]	@ (80014d0 <HAL_GPIO_Init+0x334>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001430:	4a27      	ldr	r2, [pc, #156]	@ (80014d0 <HAL_GPIO_Init+0x334>)
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001436:	4b26      	ldr	r3, [pc, #152]	@ (80014d0 <HAL_GPIO_Init+0x334>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800145a:	4a1d      	ldr	r2, [pc, #116]	@ (80014d0 <HAL_GPIO_Init+0x334>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001460:	4b1b      	ldr	r3, [pc, #108]	@ (80014d0 <HAL_GPIO_Init+0x334>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001484:	4a12      	ldr	r2, [pc, #72]	@ (80014d0 <HAL_GPIO_Init+0x334>)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3301      	adds	r3, #1
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	2b0f      	cmp	r3, #15
 8001494:	f67f ae90 	bls.w	80011b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3724      	adds	r7, #36	@ 0x24
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40013800 	.word	0x40013800
 80014b0:	40020000 	.word	0x40020000
 80014b4:	40020400 	.word	0x40020400
 80014b8:	40020800 	.word	0x40020800
 80014bc:	40020c00 	.word	0x40020c00
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40021400 	.word	0x40021400
 80014c8:	40021800 	.word	0x40021800
 80014cc:	40021c00 	.word	0x40021c00
 80014d0:	40013c00 	.word	0x40013c00

080014d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	460b      	mov	r3, r1
 80014de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	691a      	ldr	r2, [r3, #16]
 80014e4:	887b      	ldrh	r3, [r7, #2]
 80014e6:	4013      	ands	r3, r2
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d002      	beq.n	80014f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014ec:	2301      	movs	r3, #1
 80014ee:	73fb      	strb	r3, [r7, #15]
 80014f0:	e001      	b.n	80014f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014f2:	2300      	movs	r3, #0
 80014f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	807b      	strh	r3, [r7, #2]
 8001510:	4613      	mov	r3, r2
 8001512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001514:	787b      	ldrb	r3, [r7, #1]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800151a:	887a      	ldrh	r2, [r7, #2]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001520:	e003      	b.n	800152a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001522:	887b      	ldrh	r3, [r7, #2]
 8001524:	041a      	lsls	r2, r3, #16
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	619a      	str	r2, [r3, #24]
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e12b      	b.n	80017a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b00      	cmp	r3, #0
 8001554:	d106      	bne.n	8001564 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff fbb6 	bl	8000cd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2224      	movs	r2, #36	@ 0x24
 8001568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f022 0201 	bic.w	r2, r2, #1
 800157a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800158a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800159a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800159c:	f001 fa08 	bl	80029b0 <HAL_RCC_GetPCLK1Freq>
 80015a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	4a81      	ldr	r2, [pc, #516]	@ (80017ac <HAL_I2C_Init+0x274>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d807      	bhi.n	80015bc <HAL_I2C_Init+0x84>
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	4a80      	ldr	r2, [pc, #512]	@ (80017b0 <HAL_I2C_Init+0x278>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	bf94      	ite	ls
 80015b4:	2301      	movls	r3, #1
 80015b6:	2300      	movhi	r3, #0
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	e006      	b.n	80015ca <HAL_I2C_Init+0x92>
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4a7d      	ldr	r2, [pc, #500]	@ (80017b4 <HAL_I2C_Init+0x27c>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	bf94      	ite	ls
 80015c4:	2301      	movls	r3, #1
 80015c6:	2300      	movhi	r3, #0
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e0e7      	b.n	80017a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	4a78      	ldr	r2, [pc, #480]	@ (80017b8 <HAL_I2C_Init+0x280>)
 80015d6:	fba2 2303 	umull	r2, r3, r2, r3
 80015da:	0c9b      	lsrs	r3, r3, #18
 80015dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68ba      	ldr	r2, [r7, #8]
 80015ee:	430a      	orrs	r2, r1
 80015f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	4a6a      	ldr	r2, [pc, #424]	@ (80017ac <HAL_I2C_Init+0x274>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d802      	bhi.n	800160c <HAL_I2C_Init+0xd4>
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	3301      	adds	r3, #1
 800160a:	e009      	b.n	8001620 <HAL_I2C_Init+0xe8>
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001612:	fb02 f303 	mul.w	r3, r2, r3
 8001616:	4a69      	ldr	r2, [pc, #420]	@ (80017bc <HAL_I2C_Init+0x284>)
 8001618:	fba2 2303 	umull	r2, r3, r2, r3
 800161c:	099b      	lsrs	r3, r3, #6
 800161e:	3301      	adds	r3, #1
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	6812      	ldr	r2, [r2, #0]
 8001624:	430b      	orrs	r3, r1
 8001626:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001632:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	495c      	ldr	r1, [pc, #368]	@ (80017ac <HAL_I2C_Init+0x274>)
 800163c:	428b      	cmp	r3, r1
 800163e:	d819      	bhi.n	8001674 <HAL_I2C_Init+0x13c>
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	1e59      	subs	r1, r3, #1
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	fbb1 f3f3 	udiv	r3, r1, r3
 800164e:	1c59      	adds	r1, r3, #1
 8001650:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001654:	400b      	ands	r3, r1
 8001656:	2b00      	cmp	r3, #0
 8001658:	d00a      	beq.n	8001670 <HAL_I2C_Init+0x138>
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	1e59      	subs	r1, r3, #1
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	fbb1 f3f3 	udiv	r3, r1, r3
 8001668:	3301      	adds	r3, #1
 800166a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800166e:	e051      	b.n	8001714 <HAL_I2C_Init+0x1dc>
 8001670:	2304      	movs	r3, #4
 8001672:	e04f      	b.n	8001714 <HAL_I2C_Init+0x1dc>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d111      	bne.n	80016a0 <HAL_I2C_Init+0x168>
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	1e58      	subs	r0, r3, #1
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6859      	ldr	r1, [r3, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	440b      	add	r3, r1
 800168a:	fbb0 f3f3 	udiv	r3, r0, r3
 800168e:	3301      	adds	r3, #1
 8001690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001694:	2b00      	cmp	r3, #0
 8001696:	bf0c      	ite	eq
 8001698:	2301      	moveq	r3, #1
 800169a:	2300      	movne	r3, #0
 800169c:	b2db      	uxtb	r3, r3
 800169e:	e012      	b.n	80016c6 <HAL_I2C_Init+0x18e>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	1e58      	subs	r0, r3, #1
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6859      	ldr	r1, [r3, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	440b      	add	r3, r1
 80016ae:	0099      	lsls	r1, r3, #2
 80016b0:	440b      	add	r3, r1
 80016b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80016b6:	3301      	adds	r3, #1
 80016b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016bc:	2b00      	cmp	r3, #0
 80016be:	bf0c      	ite	eq
 80016c0:	2301      	moveq	r3, #1
 80016c2:	2300      	movne	r3, #0
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_I2C_Init+0x196>
 80016ca:	2301      	movs	r3, #1
 80016cc:	e022      	b.n	8001714 <HAL_I2C_Init+0x1dc>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d10e      	bne.n	80016f4 <HAL_I2C_Init+0x1bc>
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	1e58      	subs	r0, r3, #1
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6859      	ldr	r1, [r3, #4]
 80016de:	460b      	mov	r3, r1
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	440b      	add	r3, r1
 80016e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80016e8:	3301      	adds	r3, #1
 80016ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016f2:	e00f      	b.n	8001714 <HAL_I2C_Init+0x1dc>
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	1e58      	subs	r0, r3, #1
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6859      	ldr	r1, [r3, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	440b      	add	r3, r1
 8001702:	0099      	lsls	r1, r3, #2
 8001704:	440b      	add	r3, r1
 8001706:	fbb0 f3f3 	udiv	r3, r0, r3
 800170a:	3301      	adds	r3, #1
 800170c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001710:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	6809      	ldr	r1, [r1, #0]
 8001718:	4313      	orrs	r3, r2
 800171a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	69da      	ldr	r2, [r3, #28]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a1b      	ldr	r3, [r3, #32]
 800172e:	431a      	orrs	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001742:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	6911      	ldr	r1, [r2, #16]
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	68d2      	ldr	r2, [r2, #12]
 800174e:	4311      	orrs	r1, r2
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	6812      	ldr	r2, [r2, #0]
 8001754:	430b      	orrs	r3, r1
 8001756:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695a      	ldr	r2, [r3, #20]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	699b      	ldr	r3, [r3, #24]
 800176a:	431a      	orrs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	430a      	orrs	r2, r1
 8001772:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f042 0201 	orr.w	r2, r2, #1
 8001782:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2220      	movs	r2, #32
 800178e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	000186a0 	.word	0x000186a0
 80017b0:	001e847f 	.word	0x001e847f
 80017b4:	003d08ff 	.word	0x003d08ff
 80017b8:	431bde83 	.word	0x431bde83
 80017bc:	10624dd3 	.word	0x10624dd3

080017c0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af02      	add	r7, sp, #8
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	607a      	str	r2, [r7, #4]
 80017ca:	461a      	mov	r2, r3
 80017cc:	460b      	mov	r3, r1
 80017ce:	817b      	strh	r3, [r7, #10]
 80017d0:	4613      	mov	r3, r2
 80017d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80017d4:	f7ff fbcc 	bl	8000f70 <HAL_GetTick>
 80017d8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b20      	cmp	r3, #32
 80017e4:	f040 80e0 	bne.w	80019a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	2319      	movs	r3, #25
 80017ee:	2201      	movs	r2, #1
 80017f0:	4970      	ldr	r1, [pc, #448]	@ (80019b4 <HAL_I2C_Master_Transmit+0x1f4>)
 80017f2:	68f8      	ldr	r0, [r7, #12]
 80017f4:	f000 fa92 	bl	8001d1c <I2C_WaitOnFlagUntilTimeout>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80017fe:	2302      	movs	r3, #2
 8001800:	e0d3      	b.n	80019aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001808:	2b01      	cmp	r3, #1
 800180a:	d101      	bne.n	8001810 <HAL_I2C_Master_Transmit+0x50>
 800180c:	2302      	movs	r3, #2
 800180e:	e0cc      	b.n	80019aa <HAL_I2C_Master_Transmit+0x1ea>
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2201      	movs	r2, #1
 8001814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b01      	cmp	r3, #1
 8001824:	d007      	beq.n	8001836 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f042 0201 	orr.w	r2, r2, #1
 8001834:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001844:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2221      	movs	r2, #33	@ 0x21
 800184a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2210      	movs	r2, #16
 8001852:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2200      	movs	r2, #0
 800185a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	893a      	ldrh	r2, [r7, #8]
 8001866:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800186c:	b29a      	uxth	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	4a50      	ldr	r2, [pc, #320]	@ (80019b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001876:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001878:	8979      	ldrh	r1, [r7, #10]
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	6a3a      	ldr	r2, [r7, #32]
 800187e:	68f8      	ldr	r0, [r7, #12]
 8001880:	f000 f9ca 	bl	8001c18 <I2C_MasterRequestWrite>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e08d      	b.n	80019aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800188e:	2300      	movs	r3, #0
 8001890:	613b      	str	r3, [r7, #16]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	695b      	ldr	r3, [r3, #20]
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80018a4:	e066      	b.n	8001974 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018a6:	697a      	ldr	r2, [r7, #20]
 80018a8:	6a39      	ldr	r1, [r7, #32]
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	f000 fb50 	bl	8001f50 <I2C_WaitOnTXEFlagUntilTimeout>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00d      	beq.n	80018d2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d107      	bne.n	80018ce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e06b      	b.n	80019aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d6:	781a      	ldrb	r2, [r3, #0]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e2:	1c5a      	adds	r2, r3, #1
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	3b01      	subs	r3, #1
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018fa:	3b01      	subs	r3, #1
 80018fc:	b29a      	uxth	r2, r3
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	695b      	ldr	r3, [r3, #20]
 8001908:	f003 0304 	and.w	r3, r3, #4
 800190c:	2b04      	cmp	r3, #4
 800190e:	d11b      	bne.n	8001948 <HAL_I2C_Master_Transmit+0x188>
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001914:	2b00      	cmp	r3, #0
 8001916:	d017      	beq.n	8001948 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191c:	781a      	ldrb	r2, [r3, #0]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001932:	b29b      	uxth	r3, r3
 8001934:	3b01      	subs	r3, #1
 8001936:	b29a      	uxth	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001940:	3b01      	subs	r3, #1
 8001942:	b29a      	uxth	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	6a39      	ldr	r1, [r7, #32]
 800194c:	68f8      	ldr	r0, [r7, #12]
 800194e:	f000 fb47 	bl	8001fe0 <I2C_WaitOnBTFFlagUntilTimeout>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d00d      	beq.n	8001974 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195c:	2b04      	cmp	r3, #4
 800195e:	d107      	bne.n	8001970 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800196e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e01a      	b.n	80019aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001978:	2b00      	cmp	r3, #0
 800197a:	d194      	bne.n	80018a6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800198a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2220      	movs	r2, #32
 8001990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2200      	movs	r2, #0
 8001998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2200      	movs	r2, #0
 80019a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80019a4:	2300      	movs	r3, #0
 80019a6:	e000      	b.n	80019aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80019a8:	2302      	movs	r3, #2
  }
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	00100002 	.word	0x00100002
 80019b8:	ffff0000 	.word	0xffff0000

080019bc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08a      	sub	sp, #40	@ 0x28
 80019c0:	af02      	add	r7, sp, #8
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	607a      	str	r2, [r7, #4]
 80019c6:	603b      	str	r3, [r7, #0]
 80019c8:	460b      	mov	r3, r1
 80019ca:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80019cc:	f7ff fad0 	bl	8000f70 <HAL_GetTick>
 80019d0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b20      	cmp	r3, #32
 80019e0:	f040 8111 	bne.w	8001c06 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2319      	movs	r3, #25
 80019ea:	2201      	movs	r2, #1
 80019ec:	4988      	ldr	r1, [pc, #544]	@ (8001c10 <HAL_I2C_IsDeviceReady+0x254>)
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 f994 	bl	8001d1c <I2C_WaitOnFlagUntilTimeout>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80019fa:	2302      	movs	r3, #2
 80019fc:	e104      	b.n	8001c08 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d101      	bne.n	8001a0c <HAL_I2C_IsDeviceReady+0x50>
 8001a08:	2302      	movs	r3, #2
 8001a0a:	e0fd      	b.n	8001c08 <HAL_I2C_IsDeviceReady+0x24c>
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d007      	beq.n	8001a32 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f042 0201 	orr.w	r2, r2, #1
 8001a30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2224      	movs	r2, #36	@ 0x24
 8001a46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4a70      	ldr	r2, [pc, #448]	@ (8001c14 <HAL_I2C_IsDeviceReady+0x258>)
 8001a54:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a64:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f000 f952 	bl	8001d1c <I2C_WaitOnFlagUntilTimeout>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d00d      	beq.n	8001a9a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a8c:	d103      	bne.n	8001a96 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a94:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e0b6      	b.n	8001c08 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a9a:	897b      	ldrh	r3, [r7, #10]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001aa8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001aaa:	f7ff fa61 	bl	8000f70 <HAL_GetTick>
 8001aae:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	bf0c      	ite	eq
 8001abe:	2301      	moveq	r3, #1
 8001ac0:	2300      	movne	r3, #0
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ad0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ad4:	bf0c      	ite	eq
 8001ad6:	2301      	moveq	r3, #1
 8001ad8:	2300      	movne	r3, #0
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001ade:	e025      	b.n	8001b2c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001ae0:	f7ff fa46 	bl	8000f70 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d302      	bcc.n	8001af6 <HAL_I2C_IsDeviceReady+0x13a>
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d103      	bne.n	8001afe <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	22a0      	movs	r2, #160	@ 0xa0
 8001afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	bf0c      	ite	eq
 8001b0c:	2301      	moveq	r3, #1
 8001b0e:	2300      	movne	r3, #0
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b22:	bf0c      	ite	eq
 8001b24:	2301      	moveq	r3, #1
 8001b26:	2300      	movne	r3, #0
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2ba0      	cmp	r3, #160	@ 0xa0
 8001b36:	d005      	beq.n	8001b44 <HAL_I2C_IsDeviceReady+0x188>
 8001b38:	7dfb      	ldrb	r3, [r7, #23]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d102      	bne.n	8001b44 <HAL_I2C_IsDeviceReady+0x188>
 8001b3e:	7dbb      	ldrb	r3, [r7, #22]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d0cd      	beq.n	8001ae0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2220      	movs	r2, #32
 8001b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d129      	bne.n	8001bae <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b68:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	613b      	str	r3, [r7, #16]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	695b      	ldr	r3, [r3, #20]
 8001b74:	613b      	str	r3, [r7, #16]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	2319      	movs	r3, #25
 8001b86:	2201      	movs	r2, #1
 8001b88:	4921      	ldr	r1, [pc, #132]	@ (8001c10 <HAL_I2C_IsDeviceReady+0x254>)
 8001b8a:	68f8      	ldr	r0, [r7, #12]
 8001b8c:	f000 f8c6 	bl	8001d1c <I2C_WaitOnFlagUntilTimeout>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e036      	b.n	8001c08 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8001baa:	2300      	movs	r3, #0
 8001bac:	e02c      	b.n	8001c08 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bbc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001bc6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	2319      	movs	r3, #25
 8001bce:	2201      	movs	r2, #1
 8001bd0:	490f      	ldr	r1, [pc, #60]	@ (8001c10 <HAL_I2C_IsDeviceReady+0x254>)
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f000 f8a2 	bl	8001d1c <I2C_WaitOnFlagUntilTimeout>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e012      	b.n	8001c08 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	3301      	adds	r3, #1
 8001be6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	f4ff af32 	bcc.w	8001a56 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e000      	b.n	8001c08 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001c06:	2302      	movs	r3, #2
  }
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3720      	adds	r7, #32
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	00100002 	.word	0x00100002
 8001c14:	ffff0000 	.word	0xffff0000

08001c18 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b088      	sub	sp, #32
 8001c1c:	af02      	add	r7, sp, #8
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	607a      	str	r2, [r7, #4]
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	460b      	mov	r3, r1
 8001c26:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c2c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	2b08      	cmp	r3, #8
 8001c32:	d006      	beq.n	8001c42 <I2C_MasterRequestWrite+0x2a>
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d003      	beq.n	8001c42 <I2C_MasterRequestWrite+0x2a>
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001c40:	d108      	bne.n	8001c54 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	e00b      	b.n	8001c6c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c58:	2b12      	cmp	r3, #18
 8001c5a:	d107      	bne.n	8001c6c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c6a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f000 f84f 	bl	8001d1c <I2C_WaitOnFlagUntilTimeout>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d00d      	beq.n	8001ca0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c92:	d103      	bne.n	8001c9c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c9a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e035      	b.n	8001d0c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ca8:	d108      	bne.n	8001cbc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001caa:	897b      	ldrh	r3, [r7, #10]
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001cb8:	611a      	str	r2, [r3, #16]
 8001cba:	e01b      	b.n	8001cf4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001cbc:	897b      	ldrh	r3, [r7, #10]
 8001cbe:	11db      	asrs	r3, r3, #7
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	f003 0306 	and.w	r3, r3, #6
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	f063 030f 	orn	r3, r3, #15
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	490e      	ldr	r1, [pc, #56]	@ (8001d14 <I2C_MasterRequestWrite+0xfc>)
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	f000 f898 	bl	8001e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e010      	b.n	8001d0c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001cea:	897b      	ldrh	r3, [r7, #10]
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	4907      	ldr	r1, [pc, #28]	@ (8001d18 <I2C_MasterRequestWrite+0x100>)
 8001cfa:	68f8      	ldr	r0, [r7, #12]
 8001cfc:	f000 f888 	bl	8001e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e000      	b.n	8001d0c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	00010008 	.word	0x00010008
 8001d18:	00010002 	.word	0x00010002

08001d1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	603b      	str	r3, [r7, #0]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d2c:	e048      	b.n	8001dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d34:	d044      	beq.n	8001dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d36:	f7ff f91b 	bl	8000f70 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d302      	bcc.n	8001d4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d139      	bne.n	8001dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	0c1b      	lsrs	r3, r3, #16
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d10d      	bne.n	8001d72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	695b      	ldr	r3, [r3, #20]
 8001d5c:	43da      	mvns	r2, r3
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	4013      	ands	r3, r2
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	bf0c      	ite	eq
 8001d68:	2301      	moveq	r3, #1
 8001d6a:	2300      	movne	r3, #0
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	461a      	mov	r2, r3
 8001d70:	e00c      	b.n	8001d8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	43da      	mvns	r2, r3
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	bf0c      	ite	eq
 8001d84:	2301      	moveq	r3, #1
 8001d86:	2300      	movne	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d116      	bne.n	8001dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2200      	movs	r2, #0
 8001d96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2220      	movs	r2, #32
 8001d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dac:	f043 0220 	orr.w	r2, r3, #32
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e023      	b.n	8001e08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	0c1b      	lsrs	r3, r3, #16
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d10d      	bne.n	8001de6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	695b      	ldr	r3, [r3, #20]
 8001dd0:	43da      	mvns	r2, r3
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	bf0c      	ite	eq
 8001ddc:	2301      	moveq	r3, #1
 8001dde:	2300      	movne	r3, #0
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	461a      	mov	r2, r3
 8001de4:	e00c      	b.n	8001e00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	43da      	mvns	r2, r3
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	4013      	ands	r3, r2
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	bf0c      	ite	eq
 8001df8:	2301      	moveq	r3, #1
 8001dfa:	2300      	movne	r3, #0
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	461a      	mov	r2, r3
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d093      	beq.n	8001d2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3710      	adds	r7, #16
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
 8001e1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e1e:	e071      	b.n	8001f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	695b      	ldr	r3, [r3, #20]
 8001e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e2e:	d123      	bne.n	8001e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001e48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2220      	movs	r2, #32
 8001e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e64:	f043 0204 	orr.w	r2, r3, #4
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e067      	b.n	8001f48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e7e:	d041      	beq.n	8001f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e80:	f7ff f876 	bl	8000f70 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d302      	bcc.n	8001e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d136      	bne.n	8001f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	0c1b      	lsrs	r3, r3, #16
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d10c      	bne.n	8001eba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	43da      	mvns	r2, r3
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf14      	ite	ne
 8001eb2:	2301      	movne	r3, #1
 8001eb4:	2300      	moveq	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	e00b      	b.n	8001ed2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	43da      	mvns	r2, r3
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	bf14      	ite	ne
 8001ecc:	2301      	movne	r3, #1
 8001ece:	2300      	moveq	r3, #0
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d016      	beq.n	8001f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2220      	movs	r2, #32
 8001ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	f043 0220 	orr.w	r2, r3, #32
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e021      	b.n	8001f48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	0c1b      	lsrs	r3, r3, #16
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d10c      	bne.n	8001f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	43da      	mvns	r2, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	bf14      	ite	ne
 8001f20:	2301      	movne	r3, #1
 8001f22:	2300      	moveq	r3, #0
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	e00b      	b.n	8001f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	43da      	mvns	r2, r3
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	4013      	ands	r3, r2
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	bf14      	ite	ne
 8001f3a:	2301      	movne	r3, #1
 8001f3c:	2300      	moveq	r3, #0
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f47f af6d 	bne.w	8001e20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f5c:	e034      	b.n	8001fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 f886 	bl	8002070 <I2C_IsAcknowledgeFailed>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e034      	b.n	8001fd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f74:	d028      	beq.n	8001fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f76:	f7fe fffb 	bl	8000f70 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d302      	bcc.n	8001f8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d11d      	bne.n	8001fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f96:	2b80      	cmp	r3, #128	@ 0x80
 8001f98:	d016      	beq.n	8001fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2220      	movs	r2, #32
 8001fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb4:	f043 0220 	orr.w	r2, r3, #32
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e007      	b.n	8001fd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd2:	2b80      	cmp	r3, #128	@ 0x80
 8001fd4:	d1c3      	bne.n	8001f5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001fec:	e034      	b.n	8002058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f000 f83e 	bl	8002070 <I2C_IsAcknowledgeFailed>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e034      	b.n	8002068 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002004:	d028      	beq.n	8002058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002006:	f7fe ffb3 	bl	8000f70 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	68ba      	ldr	r2, [r7, #8]
 8002012:	429a      	cmp	r2, r3
 8002014:	d302      	bcc.n	800201c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d11d      	bne.n	8002058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	f003 0304 	and.w	r3, r3, #4
 8002026:	2b04      	cmp	r3, #4
 8002028:	d016      	beq.n	8002058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2200      	movs	r2, #0
 800202e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	f043 0220 	orr.w	r2, r3, #32
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e007      	b.n	8002068 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	f003 0304 	and.w	r3, r3, #4
 8002062:	2b04      	cmp	r3, #4
 8002064:	d1c3      	bne.n	8001fee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	4618      	mov	r0, r3
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002086:	d11b      	bne.n	80020c0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002090:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2220      	movs	r2, #32
 800209c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	f043 0204 	orr.w	r2, r3, #4
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e000      	b.n	80020c2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
	...

080020d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e267      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d075      	beq.n	80021da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80020ee:	4b88      	ldr	r3, [pc, #544]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 030c 	and.w	r3, r3, #12
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	d00c      	beq.n	8002114 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020fa:	4b85      	ldr	r3, [pc, #532]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002102:	2b08      	cmp	r3, #8
 8002104:	d112      	bne.n	800212c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002106:	4b82      	ldr	r3, [pc, #520]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800210e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002112:	d10b      	bne.n	800212c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002114:	4b7e      	ldr	r3, [pc, #504]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d05b      	beq.n	80021d8 <HAL_RCC_OscConfig+0x108>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d157      	bne.n	80021d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e242      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002134:	d106      	bne.n	8002144 <HAL_RCC_OscConfig+0x74>
 8002136:	4b76      	ldr	r3, [pc, #472]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a75      	ldr	r2, [pc, #468]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 800213c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	e01d      	b.n	8002180 <HAL_RCC_OscConfig+0xb0>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800214c:	d10c      	bne.n	8002168 <HAL_RCC_OscConfig+0x98>
 800214e:	4b70      	ldr	r3, [pc, #448]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a6f      	ldr	r2, [pc, #444]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002154:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002158:	6013      	str	r3, [r2, #0]
 800215a:	4b6d      	ldr	r3, [pc, #436]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a6c      	ldr	r2, [pc, #432]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002164:	6013      	str	r3, [r2, #0]
 8002166:	e00b      	b.n	8002180 <HAL_RCC_OscConfig+0xb0>
 8002168:	4b69      	ldr	r3, [pc, #420]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a68      	ldr	r2, [pc, #416]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 800216e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	4b66      	ldr	r3, [pc, #408]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a65      	ldr	r2, [pc, #404]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 800217a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800217e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d013      	beq.n	80021b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002188:	f7fe fef2 	bl	8000f70 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002190:	f7fe feee 	bl	8000f70 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b64      	cmp	r3, #100	@ 0x64
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e207      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f0      	beq.n	8002190 <HAL_RCC_OscConfig+0xc0>
 80021ae:	e014      	b.n	80021da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b0:	f7fe fede 	bl	8000f70 <HAL_GetTick>
 80021b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021b8:	f7fe feda 	bl	8000f70 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b64      	cmp	r3, #100	@ 0x64
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e1f3      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ca:	4b51      	ldr	r3, [pc, #324]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f0      	bne.n	80021b8 <HAL_RCC_OscConfig+0xe8>
 80021d6:	e000      	b.n	80021da <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d063      	beq.n	80022ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 030c 	and.w	r3, r3, #12
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00b      	beq.n	800220a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021f2:	4b47      	ldr	r3, [pc, #284]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d11c      	bne.n	8002238 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021fe:	4b44      	ldr	r3, [pc, #272]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d116      	bne.n	8002238 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800220a:	4b41      	ldr	r3, [pc, #260]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d005      	beq.n	8002222 <HAL_RCC_OscConfig+0x152>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d001      	beq.n	8002222 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e1c7      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002222:	4b3b      	ldr	r3, [pc, #236]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	4937      	ldr	r1, [pc, #220]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002232:	4313      	orrs	r3, r2
 8002234:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002236:	e03a      	b.n	80022ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d020      	beq.n	8002282 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002240:	4b34      	ldr	r3, [pc, #208]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002242:	2201      	movs	r2, #1
 8002244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002246:	f7fe fe93 	bl	8000f70 <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800224e:	f7fe fe8f 	bl	8000f70 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e1a8      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002260:	4b2b      	ldr	r3, [pc, #172]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f0      	beq.n	800224e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800226c:	4b28      	ldr	r3, [pc, #160]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	00db      	lsls	r3, r3, #3
 800227a:	4925      	ldr	r1, [pc, #148]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 800227c:	4313      	orrs	r3, r2
 800227e:	600b      	str	r3, [r1, #0]
 8002280:	e015      	b.n	80022ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002282:	4b24      	ldr	r3, [pc, #144]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002288:	f7fe fe72 	bl	8000f70 <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002290:	f7fe fe6e 	bl	8000f70 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e187      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1f0      	bne.n	8002290 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d036      	beq.n	8002328 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d016      	beq.n	80022f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022c2:	4b15      	ldr	r3, [pc, #84]	@ (8002318 <HAL_RCC_OscConfig+0x248>)
 80022c4:	2201      	movs	r2, #1
 80022c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022c8:	f7fe fe52 	bl	8000f70 <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022d0:	f7fe fe4e 	bl	8000f70 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e167      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <HAL_RCC_OscConfig+0x240>)
 80022e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f0      	beq.n	80022d0 <HAL_RCC_OscConfig+0x200>
 80022ee:	e01b      	b.n	8002328 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022f0:	4b09      	ldr	r3, [pc, #36]	@ (8002318 <HAL_RCC_OscConfig+0x248>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f6:	f7fe fe3b 	bl	8000f70 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022fc:	e00e      	b.n	800231c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022fe:	f7fe fe37 	bl	8000f70 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d907      	bls.n	800231c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e150      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
 8002310:	40023800 	.word	0x40023800
 8002314:	42470000 	.word	0x42470000
 8002318:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800231c:	4b88      	ldr	r3, [pc, #544]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 800231e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1ea      	bne.n	80022fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	f000 8097 	beq.w	8002464 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002336:	2300      	movs	r3, #0
 8002338:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800233a:	4b81      	ldr	r3, [pc, #516]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10f      	bne.n	8002366 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	60bb      	str	r3, [r7, #8]
 800234a:	4b7d      	ldr	r3, [pc, #500]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	4a7c      	ldr	r2, [pc, #496]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 8002350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002354:	6413      	str	r3, [r2, #64]	@ 0x40
 8002356:	4b7a      	ldr	r3, [pc, #488]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235e:	60bb      	str	r3, [r7, #8]
 8002360:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002362:	2301      	movs	r3, #1
 8002364:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002366:	4b77      	ldr	r3, [pc, #476]	@ (8002544 <HAL_RCC_OscConfig+0x474>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800236e:	2b00      	cmp	r3, #0
 8002370:	d118      	bne.n	80023a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002372:	4b74      	ldr	r3, [pc, #464]	@ (8002544 <HAL_RCC_OscConfig+0x474>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a73      	ldr	r2, [pc, #460]	@ (8002544 <HAL_RCC_OscConfig+0x474>)
 8002378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800237c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800237e:	f7fe fdf7 	bl	8000f70 <HAL_GetTick>
 8002382:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002384:	e008      	b.n	8002398 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002386:	f7fe fdf3 	bl	8000f70 <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e10c      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002398:	4b6a      	ldr	r3, [pc, #424]	@ (8002544 <HAL_RCC_OscConfig+0x474>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d0f0      	beq.n	8002386 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d106      	bne.n	80023ba <HAL_RCC_OscConfig+0x2ea>
 80023ac:	4b64      	ldr	r3, [pc, #400]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b0:	4a63      	ldr	r2, [pc, #396]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023b2:	f043 0301 	orr.w	r3, r3, #1
 80023b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80023b8:	e01c      	b.n	80023f4 <HAL_RCC_OscConfig+0x324>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	2b05      	cmp	r3, #5
 80023c0:	d10c      	bne.n	80023dc <HAL_RCC_OscConfig+0x30c>
 80023c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023c8:	f043 0304 	orr.w	r3, r3, #4
 80023cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023d4:	f043 0301 	orr.w	r3, r3, #1
 80023d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80023da:	e00b      	b.n	80023f4 <HAL_RCC_OscConfig+0x324>
 80023dc:	4b58      	ldr	r3, [pc, #352]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e0:	4a57      	ldr	r2, [pc, #348]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023e2:	f023 0301 	bic.w	r3, r3, #1
 80023e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80023e8:	4b55      	ldr	r3, [pc, #340]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ec:	4a54      	ldr	r2, [pc, #336]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80023ee:	f023 0304 	bic.w	r3, r3, #4
 80023f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d015      	beq.n	8002428 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023fc:	f7fe fdb8 	bl	8000f70 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002402:	e00a      	b.n	800241a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002404:	f7fe fdb4 	bl	8000f70 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002412:	4293      	cmp	r3, r2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e0cb      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241a:	4b49      	ldr	r3, [pc, #292]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 800241c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0ee      	beq.n	8002404 <HAL_RCC_OscConfig+0x334>
 8002426:	e014      	b.n	8002452 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002428:	f7fe fda2 	bl	8000f70 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800242e:	e00a      	b.n	8002446 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002430:	f7fe fd9e 	bl	8000f70 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800243e:	4293      	cmp	r3, r2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e0b5      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002446:	4b3e      	ldr	r3, [pc, #248]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 8002448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1ee      	bne.n	8002430 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002452:	7dfb      	ldrb	r3, [r7, #23]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d105      	bne.n	8002464 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002458:	4b39      	ldr	r3, [pc, #228]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 800245a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245c:	4a38      	ldr	r2, [pc, #224]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 800245e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002462:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	2b00      	cmp	r3, #0
 800246a:	f000 80a1 	beq.w	80025b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800246e:	4b34      	ldr	r3, [pc, #208]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 030c 	and.w	r3, r3, #12
 8002476:	2b08      	cmp	r3, #8
 8002478:	d05c      	beq.n	8002534 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d141      	bne.n	8002506 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002482:	4b31      	ldr	r3, [pc, #196]	@ (8002548 <HAL_RCC_OscConfig+0x478>)
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002488:	f7fe fd72 	bl	8000f70 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002490:	f7fe fd6e 	bl	8000f70 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e087      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a2:	4b27      	ldr	r3, [pc, #156]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f0      	bne.n	8002490 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69da      	ldr	r2, [r3, #28]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024bc:	019b      	lsls	r3, r3, #6
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	085b      	lsrs	r3, r3, #1
 80024c6:	3b01      	subs	r3, #1
 80024c8:	041b      	lsls	r3, r3, #16
 80024ca:	431a      	orrs	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d0:	061b      	lsls	r3, r3, #24
 80024d2:	491b      	ldr	r1, [pc, #108]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002548 <HAL_RCC_OscConfig+0x478>)
 80024da:	2201      	movs	r2, #1
 80024dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024de:	f7fe fd47 	bl	8000f70 <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e6:	f7fe fd43 	bl	8000f70 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e05c      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024f8:	4b11      	ldr	r3, [pc, #68]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d0f0      	beq.n	80024e6 <HAL_RCC_OscConfig+0x416>
 8002504:	e054      	b.n	80025b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002506:	4b10      	ldr	r3, [pc, #64]	@ (8002548 <HAL_RCC_OscConfig+0x478>)
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250c:	f7fe fd30 	bl	8000f70 <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002514:	f7fe fd2c 	bl	8000f70 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b02      	cmp	r3, #2
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e045      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002526:	4b06      	ldr	r3, [pc, #24]	@ (8002540 <HAL_RCC_OscConfig+0x470>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1f0      	bne.n	8002514 <HAL_RCC_OscConfig+0x444>
 8002532:	e03d      	b.n	80025b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d107      	bne.n	800254c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e038      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
 8002540:	40023800 	.word	0x40023800
 8002544:	40007000 	.word	0x40007000
 8002548:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800254c:	4b1b      	ldr	r3, [pc, #108]	@ (80025bc <HAL_RCC_OscConfig+0x4ec>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d028      	beq.n	80025ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002564:	429a      	cmp	r2, r3
 8002566:	d121      	bne.n	80025ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002572:	429a      	cmp	r2, r3
 8002574:	d11a      	bne.n	80025ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800257c:	4013      	ands	r3, r2
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002582:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002584:	4293      	cmp	r3, r2
 8002586:	d111      	bne.n	80025ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002592:	085b      	lsrs	r3, r3, #1
 8002594:	3b01      	subs	r3, #1
 8002596:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002598:	429a      	cmp	r2, r3
 800259a:	d107      	bne.n	80025ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d001      	beq.n	80025b0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e000      	b.n	80025b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3718      	adds	r7, #24
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40023800 	.word	0x40023800

080025c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e0cc      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025d4:	4b68      	ldr	r3, [pc, #416]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0307 	and.w	r3, r3, #7
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d90c      	bls.n	80025fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	4b65      	ldr	r3, [pc, #404]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025e4:	683a      	ldr	r2, [r7, #0]
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ea:	4b63      	ldr	r3, [pc, #396]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d001      	beq.n	80025fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e0b8      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d020      	beq.n	800264a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	d005      	beq.n	8002620 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002614:	4b59      	ldr	r3, [pc, #356]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	4a58      	ldr	r2, [pc, #352]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800261e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0308 	and.w	r3, r3, #8
 8002628:	2b00      	cmp	r3, #0
 800262a:	d005      	beq.n	8002638 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800262c:	4b53      	ldr	r3, [pc, #332]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	4a52      	ldr	r2, [pc, #328]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002632:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002636:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002638:	4b50      	ldr	r3, [pc, #320]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	494d      	ldr	r1, [pc, #308]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002646:	4313      	orrs	r3, r2
 8002648:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d044      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d107      	bne.n	800266e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800265e:	4b47      	ldr	r3, [pc, #284]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d119      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e07f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b02      	cmp	r3, #2
 8002674:	d003      	beq.n	800267e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800267a:	2b03      	cmp	r3, #3
 800267c:	d107      	bne.n	800268e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800267e:	4b3f      	ldr	r3, [pc, #252]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d109      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e06f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800268e:	4b3b      	ldr	r3, [pc, #236]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e067      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800269e:	4b37      	ldr	r3, [pc, #220]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f023 0203 	bic.w	r2, r3, #3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	4934      	ldr	r1, [pc, #208]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b0:	f7fe fc5e 	bl	8000f70 <HAL_GetTick>
 80026b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b6:	e00a      	b.n	80026ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b8:	f7fe fc5a 	bl	8000f70 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e04f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ce:	4b2b      	ldr	r3, [pc, #172]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 020c 	and.w	r2, r3, #12
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	429a      	cmp	r2, r3
 80026de:	d1eb      	bne.n	80026b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026e0:	4b25      	ldr	r3, [pc, #148]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d20c      	bcs.n	8002708 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ee:	4b22      	ldr	r3, [pc, #136]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f6:	4b20      	ldr	r3, [pc, #128]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e032      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	2b00      	cmp	r3, #0
 8002712:	d008      	beq.n	8002726 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002714:	4b19      	ldr	r3, [pc, #100]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4916      	ldr	r1, [pc, #88]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002722:	4313      	orrs	r3, r2
 8002724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d009      	beq.n	8002746 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002732:	4b12      	ldr	r3, [pc, #72]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	490e      	ldr	r1, [pc, #56]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002742:	4313      	orrs	r3, r2
 8002744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002746:	f000 f821 	bl	800278c <HAL_RCC_GetSysClockFreq>
 800274a:	4602      	mov	r2, r0
 800274c:	4b0b      	ldr	r3, [pc, #44]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	091b      	lsrs	r3, r3, #4
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	490a      	ldr	r1, [pc, #40]	@ (8002780 <HAL_RCC_ClockConfig+0x1c0>)
 8002758:	5ccb      	ldrb	r3, [r1, r3]
 800275a:	fa22 f303 	lsr.w	r3, r2, r3
 800275e:	4a09      	ldr	r2, [pc, #36]	@ (8002784 <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002762:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <HAL_RCC_ClockConfig+0x1c8>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f7fe fbbe 	bl	8000ee8 <HAL_InitTick>

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40023c00 	.word	0x40023c00
 800277c:	40023800 	.word	0x40023800
 8002780:	08003354 	.word	0x08003354
 8002784:	20000000 	.word	0x20000000
 8002788:	20000004 	.word	0x20000004

0800278c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800278c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002790:	b094      	sub	sp, #80	@ 0x50
 8002792:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002798:	2300      	movs	r3, #0
 800279a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80027a0:	2300      	movs	r3, #0
 80027a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027a4:	4b79      	ldr	r3, [pc, #484]	@ (800298c <HAL_RCC_GetSysClockFreq+0x200>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f003 030c 	and.w	r3, r3, #12
 80027ac:	2b08      	cmp	r3, #8
 80027ae:	d00d      	beq.n	80027cc <HAL_RCC_GetSysClockFreq+0x40>
 80027b0:	2b08      	cmp	r3, #8
 80027b2:	f200 80e1 	bhi.w	8002978 <HAL_RCC_GetSysClockFreq+0x1ec>
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d002      	beq.n	80027c0 <HAL_RCC_GetSysClockFreq+0x34>
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	d003      	beq.n	80027c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80027be:	e0db      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027c0:	4b73      	ldr	r3, [pc, #460]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x204>)
 80027c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027c4:	e0db      	b.n	800297e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027c6:	4b73      	ldr	r3, [pc, #460]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x208>)
 80027c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027ca:	e0d8      	b.n	800297e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027cc:	4b6f      	ldr	r3, [pc, #444]	@ (800298c <HAL_RCC_GetSysClockFreq+0x200>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027d4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027d6:	4b6d      	ldr	r3, [pc, #436]	@ (800298c <HAL_RCC_GetSysClockFreq+0x200>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d063      	beq.n	80028aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027e2:	4b6a      	ldr	r3, [pc, #424]	@ (800298c <HAL_RCC_GetSysClockFreq+0x200>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	099b      	lsrs	r3, r3, #6
 80027e8:	2200      	movs	r2, #0
 80027ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80027ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80027ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80027f6:	2300      	movs	r3, #0
 80027f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80027fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80027fe:	4622      	mov	r2, r4
 8002800:	462b      	mov	r3, r5
 8002802:	f04f 0000 	mov.w	r0, #0
 8002806:	f04f 0100 	mov.w	r1, #0
 800280a:	0159      	lsls	r1, r3, #5
 800280c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002810:	0150      	lsls	r0, r2, #5
 8002812:	4602      	mov	r2, r0
 8002814:	460b      	mov	r3, r1
 8002816:	4621      	mov	r1, r4
 8002818:	1a51      	subs	r1, r2, r1
 800281a:	6139      	str	r1, [r7, #16]
 800281c:	4629      	mov	r1, r5
 800281e:	eb63 0301 	sbc.w	r3, r3, r1
 8002822:	617b      	str	r3, [r7, #20]
 8002824:	f04f 0200 	mov.w	r2, #0
 8002828:	f04f 0300 	mov.w	r3, #0
 800282c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002830:	4659      	mov	r1, fp
 8002832:	018b      	lsls	r3, r1, #6
 8002834:	4651      	mov	r1, sl
 8002836:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800283a:	4651      	mov	r1, sl
 800283c:	018a      	lsls	r2, r1, #6
 800283e:	4651      	mov	r1, sl
 8002840:	ebb2 0801 	subs.w	r8, r2, r1
 8002844:	4659      	mov	r1, fp
 8002846:	eb63 0901 	sbc.w	r9, r3, r1
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	f04f 0300 	mov.w	r3, #0
 8002852:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002856:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800285a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800285e:	4690      	mov	r8, r2
 8002860:	4699      	mov	r9, r3
 8002862:	4623      	mov	r3, r4
 8002864:	eb18 0303 	adds.w	r3, r8, r3
 8002868:	60bb      	str	r3, [r7, #8]
 800286a:	462b      	mov	r3, r5
 800286c:	eb49 0303 	adc.w	r3, r9, r3
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	f04f 0200 	mov.w	r2, #0
 8002876:	f04f 0300 	mov.w	r3, #0
 800287a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800287e:	4629      	mov	r1, r5
 8002880:	024b      	lsls	r3, r1, #9
 8002882:	4621      	mov	r1, r4
 8002884:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002888:	4621      	mov	r1, r4
 800288a:	024a      	lsls	r2, r1, #9
 800288c:	4610      	mov	r0, r2
 800288e:	4619      	mov	r1, r3
 8002890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002892:	2200      	movs	r2, #0
 8002894:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002896:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002898:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800289c:	f7fd fce8 	bl	8000270 <__aeabi_uldivmod>
 80028a0:	4602      	mov	r2, r0
 80028a2:	460b      	mov	r3, r1
 80028a4:	4613      	mov	r3, r2
 80028a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028a8:	e058      	b.n	800295c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028aa:	4b38      	ldr	r3, [pc, #224]	@ (800298c <HAL_RCC_GetSysClockFreq+0x200>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	099b      	lsrs	r3, r3, #6
 80028b0:	2200      	movs	r2, #0
 80028b2:	4618      	mov	r0, r3
 80028b4:	4611      	mov	r1, r2
 80028b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028ba:	623b      	str	r3, [r7, #32]
 80028bc:	2300      	movs	r3, #0
 80028be:	627b      	str	r3, [r7, #36]	@ 0x24
 80028c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028c4:	4642      	mov	r2, r8
 80028c6:	464b      	mov	r3, r9
 80028c8:	f04f 0000 	mov.w	r0, #0
 80028cc:	f04f 0100 	mov.w	r1, #0
 80028d0:	0159      	lsls	r1, r3, #5
 80028d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028d6:	0150      	lsls	r0, r2, #5
 80028d8:	4602      	mov	r2, r0
 80028da:	460b      	mov	r3, r1
 80028dc:	4641      	mov	r1, r8
 80028de:	ebb2 0a01 	subs.w	sl, r2, r1
 80028e2:	4649      	mov	r1, r9
 80028e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	f04f 0300 	mov.w	r3, #0
 80028f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80028f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028fc:	ebb2 040a 	subs.w	r4, r2, sl
 8002900:	eb63 050b 	sbc.w	r5, r3, fp
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	00eb      	lsls	r3, r5, #3
 800290e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002912:	00e2      	lsls	r2, r4, #3
 8002914:	4614      	mov	r4, r2
 8002916:	461d      	mov	r5, r3
 8002918:	4643      	mov	r3, r8
 800291a:	18e3      	adds	r3, r4, r3
 800291c:	603b      	str	r3, [r7, #0]
 800291e:	464b      	mov	r3, r9
 8002920:	eb45 0303 	adc.w	r3, r5, r3
 8002924:	607b      	str	r3, [r7, #4]
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	f04f 0300 	mov.w	r3, #0
 800292e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002932:	4629      	mov	r1, r5
 8002934:	028b      	lsls	r3, r1, #10
 8002936:	4621      	mov	r1, r4
 8002938:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800293c:	4621      	mov	r1, r4
 800293e:	028a      	lsls	r2, r1, #10
 8002940:	4610      	mov	r0, r2
 8002942:	4619      	mov	r1, r3
 8002944:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002946:	2200      	movs	r2, #0
 8002948:	61bb      	str	r3, [r7, #24]
 800294a:	61fa      	str	r2, [r7, #28]
 800294c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002950:	f7fd fc8e 	bl	8000270 <__aeabi_uldivmod>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4613      	mov	r3, r2
 800295a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800295c:	4b0b      	ldr	r3, [pc, #44]	@ (800298c <HAL_RCC_GetSysClockFreq+0x200>)
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	0c1b      	lsrs	r3, r3, #16
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	3301      	adds	r3, #1
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800296c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800296e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002970:	fbb2 f3f3 	udiv	r3, r2, r3
 8002974:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002976:	e002      	b.n	800297e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002978:	4b05      	ldr	r3, [pc, #20]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x204>)
 800297a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800297c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800297e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002980:	4618      	mov	r0, r3
 8002982:	3750      	adds	r7, #80	@ 0x50
 8002984:	46bd      	mov	sp, r7
 8002986:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800298a:	bf00      	nop
 800298c:	40023800 	.word	0x40023800
 8002990:	00f42400 	.word	0x00f42400
 8002994:	007a1200 	.word	0x007a1200

08002998 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800299c:	4b03      	ldr	r3, [pc, #12]	@ (80029ac <HAL_RCC_GetHCLKFreq+0x14>)
 800299e:	681b      	ldr	r3, [r3, #0]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	20000000 	.word	0x20000000

080029b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029b4:	f7ff fff0 	bl	8002998 <HAL_RCC_GetHCLKFreq>
 80029b8:	4602      	mov	r2, r0
 80029ba:	4b05      	ldr	r3, [pc, #20]	@ (80029d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	0a9b      	lsrs	r3, r3, #10
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	4903      	ldr	r1, [pc, #12]	@ (80029d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029c6:	5ccb      	ldrb	r3, [r1, r3]
 80029c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	40023800 	.word	0x40023800
 80029d4:	08003364 	.word	0x08003364

080029d8 <siprintf>:
 80029d8:	b40e      	push	{r1, r2, r3}
 80029da:	b510      	push	{r4, lr}
 80029dc:	b09d      	sub	sp, #116	@ 0x74
 80029de:	ab1f      	add	r3, sp, #124	@ 0x7c
 80029e0:	9002      	str	r0, [sp, #8]
 80029e2:	9006      	str	r0, [sp, #24]
 80029e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80029e8:	480a      	ldr	r0, [pc, #40]	@ (8002a14 <siprintf+0x3c>)
 80029ea:	9107      	str	r1, [sp, #28]
 80029ec:	9104      	str	r1, [sp, #16]
 80029ee:	490a      	ldr	r1, [pc, #40]	@ (8002a18 <siprintf+0x40>)
 80029f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80029f4:	9105      	str	r1, [sp, #20]
 80029f6:	2400      	movs	r4, #0
 80029f8:	a902      	add	r1, sp, #8
 80029fa:	6800      	ldr	r0, [r0, #0]
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002a00:	f000 f994 	bl	8002d2c <_svfiprintf_r>
 8002a04:	9b02      	ldr	r3, [sp, #8]
 8002a06:	701c      	strb	r4, [r3, #0]
 8002a08:	b01d      	add	sp, #116	@ 0x74
 8002a0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a0e:	b003      	add	sp, #12
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	2000000c 	.word	0x2000000c
 8002a18:	ffff0208 	.word	0xffff0208

08002a1c <memset>:
 8002a1c:	4402      	add	r2, r0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d100      	bne.n	8002a26 <memset+0xa>
 8002a24:	4770      	bx	lr
 8002a26:	f803 1b01 	strb.w	r1, [r3], #1
 8002a2a:	e7f9      	b.n	8002a20 <memset+0x4>

08002a2c <__errno>:
 8002a2c:	4b01      	ldr	r3, [pc, #4]	@ (8002a34 <__errno+0x8>)
 8002a2e:	6818      	ldr	r0, [r3, #0]
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	2000000c 	.word	0x2000000c

08002a38 <__libc_init_array>:
 8002a38:	b570      	push	{r4, r5, r6, lr}
 8002a3a:	4d0d      	ldr	r5, [pc, #52]	@ (8002a70 <__libc_init_array+0x38>)
 8002a3c:	4c0d      	ldr	r4, [pc, #52]	@ (8002a74 <__libc_init_array+0x3c>)
 8002a3e:	1b64      	subs	r4, r4, r5
 8002a40:	10a4      	asrs	r4, r4, #2
 8002a42:	2600      	movs	r6, #0
 8002a44:	42a6      	cmp	r6, r4
 8002a46:	d109      	bne.n	8002a5c <__libc_init_array+0x24>
 8002a48:	4d0b      	ldr	r5, [pc, #44]	@ (8002a78 <__libc_init_array+0x40>)
 8002a4a:	4c0c      	ldr	r4, [pc, #48]	@ (8002a7c <__libc_init_array+0x44>)
 8002a4c:	f000 fc64 	bl	8003318 <_init>
 8002a50:	1b64      	subs	r4, r4, r5
 8002a52:	10a4      	asrs	r4, r4, #2
 8002a54:	2600      	movs	r6, #0
 8002a56:	42a6      	cmp	r6, r4
 8002a58:	d105      	bne.n	8002a66 <__libc_init_array+0x2e>
 8002a5a:	bd70      	pop	{r4, r5, r6, pc}
 8002a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a60:	4798      	blx	r3
 8002a62:	3601      	adds	r6, #1
 8002a64:	e7ee      	b.n	8002a44 <__libc_init_array+0xc>
 8002a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a6a:	4798      	blx	r3
 8002a6c:	3601      	adds	r6, #1
 8002a6e:	e7f2      	b.n	8002a56 <__libc_init_array+0x1e>
 8002a70:	080033a8 	.word	0x080033a8
 8002a74:	080033a8 	.word	0x080033a8
 8002a78:	080033a8 	.word	0x080033a8
 8002a7c:	080033ac 	.word	0x080033ac

08002a80 <__retarget_lock_acquire_recursive>:
 8002a80:	4770      	bx	lr

08002a82 <__retarget_lock_release_recursive>:
 8002a82:	4770      	bx	lr

08002a84 <_free_r>:
 8002a84:	b538      	push	{r3, r4, r5, lr}
 8002a86:	4605      	mov	r5, r0
 8002a88:	2900      	cmp	r1, #0
 8002a8a:	d041      	beq.n	8002b10 <_free_r+0x8c>
 8002a8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a90:	1f0c      	subs	r4, r1, #4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	bfb8      	it	lt
 8002a96:	18e4      	addlt	r4, r4, r3
 8002a98:	f000 f8e0 	bl	8002c5c <__malloc_lock>
 8002a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002b14 <_free_r+0x90>)
 8002a9e:	6813      	ldr	r3, [r2, #0]
 8002aa0:	b933      	cbnz	r3, 8002ab0 <_free_r+0x2c>
 8002aa2:	6063      	str	r3, [r4, #4]
 8002aa4:	6014      	str	r4, [r2, #0]
 8002aa6:	4628      	mov	r0, r5
 8002aa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002aac:	f000 b8dc 	b.w	8002c68 <__malloc_unlock>
 8002ab0:	42a3      	cmp	r3, r4
 8002ab2:	d908      	bls.n	8002ac6 <_free_r+0x42>
 8002ab4:	6820      	ldr	r0, [r4, #0]
 8002ab6:	1821      	adds	r1, r4, r0
 8002ab8:	428b      	cmp	r3, r1
 8002aba:	bf01      	itttt	eq
 8002abc:	6819      	ldreq	r1, [r3, #0]
 8002abe:	685b      	ldreq	r3, [r3, #4]
 8002ac0:	1809      	addeq	r1, r1, r0
 8002ac2:	6021      	streq	r1, [r4, #0]
 8002ac4:	e7ed      	b.n	8002aa2 <_free_r+0x1e>
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	b10b      	cbz	r3, 8002ad0 <_free_r+0x4c>
 8002acc:	42a3      	cmp	r3, r4
 8002ace:	d9fa      	bls.n	8002ac6 <_free_r+0x42>
 8002ad0:	6811      	ldr	r1, [r2, #0]
 8002ad2:	1850      	adds	r0, r2, r1
 8002ad4:	42a0      	cmp	r0, r4
 8002ad6:	d10b      	bne.n	8002af0 <_free_r+0x6c>
 8002ad8:	6820      	ldr	r0, [r4, #0]
 8002ada:	4401      	add	r1, r0
 8002adc:	1850      	adds	r0, r2, r1
 8002ade:	4283      	cmp	r3, r0
 8002ae0:	6011      	str	r1, [r2, #0]
 8002ae2:	d1e0      	bne.n	8002aa6 <_free_r+0x22>
 8002ae4:	6818      	ldr	r0, [r3, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	6053      	str	r3, [r2, #4]
 8002aea:	4408      	add	r0, r1
 8002aec:	6010      	str	r0, [r2, #0]
 8002aee:	e7da      	b.n	8002aa6 <_free_r+0x22>
 8002af0:	d902      	bls.n	8002af8 <_free_r+0x74>
 8002af2:	230c      	movs	r3, #12
 8002af4:	602b      	str	r3, [r5, #0]
 8002af6:	e7d6      	b.n	8002aa6 <_free_r+0x22>
 8002af8:	6820      	ldr	r0, [r4, #0]
 8002afa:	1821      	adds	r1, r4, r0
 8002afc:	428b      	cmp	r3, r1
 8002afe:	bf04      	itt	eq
 8002b00:	6819      	ldreq	r1, [r3, #0]
 8002b02:	685b      	ldreq	r3, [r3, #4]
 8002b04:	6063      	str	r3, [r4, #4]
 8002b06:	bf04      	itt	eq
 8002b08:	1809      	addeq	r1, r1, r0
 8002b0a:	6021      	streq	r1, [r4, #0]
 8002b0c:	6054      	str	r4, [r2, #4]
 8002b0e:	e7ca      	b.n	8002aa6 <_free_r+0x22>
 8002b10:	bd38      	pop	{r3, r4, r5, pc}
 8002b12:	bf00      	nop
 8002b14:	20000220 	.word	0x20000220

08002b18 <sbrk_aligned>:
 8002b18:	b570      	push	{r4, r5, r6, lr}
 8002b1a:	4e0f      	ldr	r6, [pc, #60]	@ (8002b58 <sbrk_aligned+0x40>)
 8002b1c:	460c      	mov	r4, r1
 8002b1e:	6831      	ldr	r1, [r6, #0]
 8002b20:	4605      	mov	r5, r0
 8002b22:	b911      	cbnz	r1, 8002b2a <sbrk_aligned+0x12>
 8002b24:	f000 fba4 	bl	8003270 <_sbrk_r>
 8002b28:	6030      	str	r0, [r6, #0]
 8002b2a:	4621      	mov	r1, r4
 8002b2c:	4628      	mov	r0, r5
 8002b2e:	f000 fb9f 	bl	8003270 <_sbrk_r>
 8002b32:	1c43      	adds	r3, r0, #1
 8002b34:	d103      	bne.n	8002b3e <sbrk_aligned+0x26>
 8002b36:	f04f 34ff 	mov.w	r4, #4294967295
 8002b3a:	4620      	mov	r0, r4
 8002b3c:	bd70      	pop	{r4, r5, r6, pc}
 8002b3e:	1cc4      	adds	r4, r0, #3
 8002b40:	f024 0403 	bic.w	r4, r4, #3
 8002b44:	42a0      	cmp	r0, r4
 8002b46:	d0f8      	beq.n	8002b3a <sbrk_aligned+0x22>
 8002b48:	1a21      	subs	r1, r4, r0
 8002b4a:	4628      	mov	r0, r5
 8002b4c:	f000 fb90 	bl	8003270 <_sbrk_r>
 8002b50:	3001      	adds	r0, #1
 8002b52:	d1f2      	bne.n	8002b3a <sbrk_aligned+0x22>
 8002b54:	e7ef      	b.n	8002b36 <sbrk_aligned+0x1e>
 8002b56:	bf00      	nop
 8002b58:	2000021c 	.word	0x2000021c

08002b5c <_malloc_r>:
 8002b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b60:	1ccd      	adds	r5, r1, #3
 8002b62:	f025 0503 	bic.w	r5, r5, #3
 8002b66:	3508      	adds	r5, #8
 8002b68:	2d0c      	cmp	r5, #12
 8002b6a:	bf38      	it	cc
 8002b6c:	250c      	movcc	r5, #12
 8002b6e:	2d00      	cmp	r5, #0
 8002b70:	4606      	mov	r6, r0
 8002b72:	db01      	blt.n	8002b78 <_malloc_r+0x1c>
 8002b74:	42a9      	cmp	r1, r5
 8002b76:	d904      	bls.n	8002b82 <_malloc_r+0x26>
 8002b78:	230c      	movs	r3, #12
 8002b7a:	6033      	str	r3, [r6, #0]
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002c58 <_malloc_r+0xfc>
 8002b86:	f000 f869 	bl	8002c5c <__malloc_lock>
 8002b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8002b8e:	461c      	mov	r4, r3
 8002b90:	bb44      	cbnz	r4, 8002be4 <_malloc_r+0x88>
 8002b92:	4629      	mov	r1, r5
 8002b94:	4630      	mov	r0, r6
 8002b96:	f7ff ffbf 	bl	8002b18 <sbrk_aligned>
 8002b9a:	1c43      	adds	r3, r0, #1
 8002b9c:	4604      	mov	r4, r0
 8002b9e:	d158      	bne.n	8002c52 <_malloc_r+0xf6>
 8002ba0:	f8d8 4000 	ldr.w	r4, [r8]
 8002ba4:	4627      	mov	r7, r4
 8002ba6:	2f00      	cmp	r7, #0
 8002ba8:	d143      	bne.n	8002c32 <_malloc_r+0xd6>
 8002baa:	2c00      	cmp	r4, #0
 8002bac:	d04b      	beq.n	8002c46 <_malloc_r+0xea>
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	4639      	mov	r1, r7
 8002bb2:	4630      	mov	r0, r6
 8002bb4:	eb04 0903 	add.w	r9, r4, r3
 8002bb8:	f000 fb5a 	bl	8003270 <_sbrk_r>
 8002bbc:	4581      	cmp	r9, r0
 8002bbe:	d142      	bne.n	8002c46 <_malloc_r+0xea>
 8002bc0:	6821      	ldr	r1, [r4, #0]
 8002bc2:	1a6d      	subs	r5, r5, r1
 8002bc4:	4629      	mov	r1, r5
 8002bc6:	4630      	mov	r0, r6
 8002bc8:	f7ff ffa6 	bl	8002b18 <sbrk_aligned>
 8002bcc:	3001      	adds	r0, #1
 8002bce:	d03a      	beq.n	8002c46 <_malloc_r+0xea>
 8002bd0:	6823      	ldr	r3, [r4, #0]
 8002bd2:	442b      	add	r3, r5
 8002bd4:	6023      	str	r3, [r4, #0]
 8002bd6:	f8d8 3000 	ldr.w	r3, [r8]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	bb62      	cbnz	r2, 8002c38 <_malloc_r+0xdc>
 8002bde:	f8c8 7000 	str.w	r7, [r8]
 8002be2:	e00f      	b.n	8002c04 <_malloc_r+0xa8>
 8002be4:	6822      	ldr	r2, [r4, #0]
 8002be6:	1b52      	subs	r2, r2, r5
 8002be8:	d420      	bmi.n	8002c2c <_malloc_r+0xd0>
 8002bea:	2a0b      	cmp	r2, #11
 8002bec:	d917      	bls.n	8002c1e <_malloc_r+0xc2>
 8002bee:	1961      	adds	r1, r4, r5
 8002bf0:	42a3      	cmp	r3, r4
 8002bf2:	6025      	str	r5, [r4, #0]
 8002bf4:	bf18      	it	ne
 8002bf6:	6059      	strne	r1, [r3, #4]
 8002bf8:	6863      	ldr	r3, [r4, #4]
 8002bfa:	bf08      	it	eq
 8002bfc:	f8c8 1000 	streq.w	r1, [r8]
 8002c00:	5162      	str	r2, [r4, r5]
 8002c02:	604b      	str	r3, [r1, #4]
 8002c04:	4630      	mov	r0, r6
 8002c06:	f000 f82f 	bl	8002c68 <__malloc_unlock>
 8002c0a:	f104 000b 	add.w	r0, r4, #11
 8002c0e:	1d23      	adds	r3, r4, #4
 8002c10:	f020 0007 	bic.w	r0, r0, #7
 8002c14:	1ac2      	subs	r2, r0, r3
 8002c16:	bf1c      	itt	ne
 8002c18:	1a1b      	subne	r3, r3, r0
 8002c1a:	50a3      	strne	r3, [r4, r2]
 8002c1c:	e7af      	b.n	8002b7e <_malloc_r+0x22>
 8002c1e:	6862      	ldr	r2, [r4, #4]
 8002c20:	42a3      	cmp	r3, r4
 8002c22:	bf0c      	ite	eq
 8002c24:	f8c8 2000 	streq.w	r2, [r8]
 8002c28:	605a      	strne	r2, [r3, #4]
 8002c2a:	e7eb      	b.n	8002c04 <_malloc_r+0xa8>
 8002c2c:	4623      	mov	r3, r4
 8002c2e:	6864      	ldr	r4, [r4, #4]
 8002c30:	e7ae      	b.n	8002b90 <_malloc_r+0x34>
 8002c32:	463c      	mov	r4, r7
 8002c34:	687f      	ldr	r7, [r7, #4]
 8002c36:	e7b6      	b.n	8002ba6 <_malloc_r+0x4a>
 8002c38:	461a      	mov	r2, r3
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	42a3      	cmp	r3, r4
 8002c3e:	d1fb      	bne.n	8002c38 <_malloc_r+0xdc>
 8002c40:	2300      	movs	r3, #0
 8002c42:	6053      	str	r3, [r2, #4]
 8002c44:	e7de      	b.n	8002c04 <_malloc_r+0xa8>
 8002c46:	230c      	movs	r3, #12
 8002c48:	6033      	str	r3, [r6, #0]
 8002c4a:	4630      	mov	r0, r6
 8002c4c:	f000 f80c 	bl	8002c68 <__malloc_unlock>
 8002c50:	e794      	b.n	8002b7c <_malloc_r+0x20>
 8002c52:	6005      	str	r5, [r0, #0]
 8002c54:	e7d6      	b.n	8002c04 <_malloc_r+0xa8>
 8002c56:	bf00      	nop
 8002c58:	20000220 	.word	0x20000220

08002c5c <__malloc_lock>:
 8002c5c:	4801      	ldr	r0, [pc, #4]	@ (8002c64 <__malloc_lock+0x8>)
 8002c5e:	f7ff bf0f 	b.w	8002a80 <__retarget_lock_acquire_recursive>
 8002c62:	bf00      	nop
 8002c64:	20000218 	.word	0x20000218

08002c68 <__malloc_unlock>:
 8002c68:	4801      	ldr	r0, [pc, #4]	@ (8002c70 <__malloc_unlock+0x8>)
 8002c6a:	f7ff bf0a 	b.w	8002a82 <__retarget_lock_release_recursive>
 8002c6e:	bf00      	nop
 8002c70:	20000218 	.word	0x20000218

08002c74 <__ssputs_r>:
 8002c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c78:	688e      	ldr	r6, [r1, #8]
 8002c7a:	461f      	mov	r7, r3
 8002c7c:	42be      	cmp	r6, r7
 8002c7e:	680b      	ldr	r3, [r1, #0]
 8002c80:	4682      	mov	sl, r0
 8002c82:	460c      	mov	r4, r1
 8002c84:	4690      	mov	r8, r2
 8002c86:	d82d      	bhi.n	8002ce4 <__ssputs_r+0x70>
 8002c88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002c8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002c90:	d026      	beq.n	8002ce0 <__ssputs_r+0x6c>
 8002c92:	6965      	ldr	r5, [r4, #20]
 8002c94:	6909      	ldr	r1, [r1, #16]
 8002c96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c9a:	eba3 0901 	sub.w	r9, r3, r1
 8002c9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002ca2:	1c7b      	adds	r3, r7, #1
 8002ca4:	444b      	add	r3, r9
 8002ca6:	106d      	asrs	r5, r5, #1
 8002ca8:	429d      	cmp	r5, r3
 8002caa:	bf38      	it	cc
 8002cac:	461d      	movcc	r5, r3
 8002cae:	0553      	lsls	r3, r2, #21
 8002cb0:	d527      	bpl.n	8002d02 <__ssputs_r+0x8e>
 8002cb2:	4629      	mov	r1, r5
 8002cb4:	f7ff ff52 	bl	8002b5c <_malloc_r>
 8002cb8:	4606      	mov	r6, r0
 8002cba:	b360      	cbz	r0, 8002d16 <__ssputs_r+0xa2>
 8002cbc:	6921      	ldr	r1, [r4, #16]
 8002cbe:	464a      	mov	r2, r9
 8002cc0:	f000 fae6 	bl	8003290 <memcpy>
 8002cc4:	89a3      	ldrh	r3, [r4, #12]
 8002cc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cce:	81a3      	strh	r3, [r4, #12]
 8002cd0:	6126      	str	r6, [r4, #16]
 8002cd2:	6165      	str	r5, [r4, #20]
 8002cd4:	444e      	add	r6, r9
 8002cd6:	eba5 0509 	sub.w	r5, r5, r9
 8002cda:	6026      	str	r6, [r4, #0]
 8002cdc:	60a5      	str	r5, [r4, #8]
 8002cde:	463e      	mov	r6, r7
 8002ce0:	42be      	cmp	r6, r7
 8002ce2:	d900      	bls.n	8002ce6 <__ssputs_r+0x72>
 8002ce4:	463e      	mov	r6, r7
 8002ce6:	6820      	ldr	r0, [r4, #0]
 8002ce8:	4632      	mov	r2, r6
 8002cea:	4641      	mov	r1, r8
 8002cec:	f000 faa6 	bl	800323c <memmove>
 8002cf0:	68a3      	ldr	r3, [r4, #8]
 8002cf2:	1b9b      	subs	r3, r3, r6
 8002cf4:	60a3      	str	r3, [r4, #8]
 8002cf6:	6823      	ldr	r3, [r4, #0]
 8002cf8:	4433      	add	r3, r6
 8002cfa:	6023      	str	r3, [r4, #0]
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d02:	462a      	mov	r2, r5
 8002d04:	f000 fad2 	bl	80032ac <_realloc_r>
 8002d08:	4606      	mov	r6, r0
 8002d0a:	2800      	cmp	r0, #0
 8002d0c:	d1e0      	bne.n	8002cd0 <__ssputs_r+0x5c>
 8002d0e:	6921      	ldr	r1, [r4, #16]
 8002d10:	4650      	mov	r0, sl
 8002d12:	f7ff feb7 	bl	8002a84 <_free_r>
 8002d16:	230c      	movs	r3, #12
 8002d18:	f8ca 3000 	str.w	r3, [sl]
 8002d1c:	89a3      	ldrh	r3, [r4, #12]
 8002d1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d22:	81a3      	strh	r3, [r4, #12]
 8002d24:	f04f 30ff 	mov.w	r0, #4294967295
 8002d28:	e7e9      	b.n	8002cfe <__ssputs_r+0x8a>
	...

08002d2c <_svfiprintf_r>:
 8002d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d30:	4698      	mov	r8, r3
 8002d32:	898b      	ldrh	r3, [r1, #12]
 8002d34:	061b      	lsls	r3, r3, #24
 8002d36:	b09d      	sub	sp, #116	@ 0x74
 8002d38:	4607      	mov	r7, r0
 8002d3a:	460d      	mov	r5, r1
 8002d3c:	4614      	mov	r4, r2
 8002d3e:	d510      	bpl.n	8002d62 <_svfiprintf_r+0x36>
 8002d40:	690b      	ldr	r3, [r1, #16]
 8002d42:	b973      	cbnz	r3, 8002d62 <_svfiprintf_r+0x36>
 8002d44:	2140      	movs	r1, #64	@ 0x40
 8002d46:	f7ff ff09 	bl	8002b5c <_malloc_r>
 8002d4a:	6028      	str	r0, [r5, #0]
 8002d4c:	6128      	str	r0, [r5, #16]
 8002d4e:	b930      	cbnz	r0, 8002d5e <_svfiprintf_r+0x32>
 8002d50:	230c      	movs	r3, #12
 8002d52:	603b      	str	r3, [r7, #0]
 8002d54:	f04f 30ff 	mov.w	r0, #4294967295
 8002d58:	b01d      	add	sp, #116	@ 0x74
 8002d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d5e:	2340      	movs	r3, #64	@ 0x40
 8002d60:	616b      	str	r3, [r5, #20]
 8002d62:	2300      	movs	r3, #0
 8002d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d66:	2320      	movs	r3, #32
 8002d68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002d6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d70:	2330      	movs	r3, #48	@ 0x30
 8002d72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002f10 <_svfiprintf_r+0x1e4>
 8002d76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002d7a:	f04f 0901 	mov.w	r9, #1
 8002d7e:	4623      	mov	r3, r4
 8002d80:	469a      	mov	sl, r3
 8002d82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d86:	b10a      	cbz	r2, 8002d8c <_svfiprintf_r+0x60>
 8002d88:	2a25      	cmp	r2, #37	@ 0x25
 8002d8a:	d1f9      	bne.n	8002d80 <_svfiprintf_r+0x54>
 8002d8c:	ebba 0b04 	subs.w	fp, sl, r4
 8002d90:	d00b      	beq.n	8002daa <_svfiprintf_r+0x7e>
 8002d92:	465b      	mov	r3, fp
 8002d94:	4622      	mov	r2, r4
 8002d96:	4629      	mov	r1, r5
 8002d98:	4638      	mov	r0, r7
 8002d9a:	f7ff ff6b 	bl	8002c74 <__ssputs_r>
 8002d9e:	3001      	adds	r0, #1
 8002da0:	f000 80a7 	beq.w	8002ef2 <_svfiprintf_r+0x1c6>
 8002da4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002da6:	445a      	add	r2, fp
 8002da8:	9209      	str	r2, [sp, #36]	@ 0x24
 8002daa:	f89a 3000 	ldrb.w	r3, [sl]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 809f 	beq.w	8002ef2 <_svfiprintf_r+0x1c6>
 8002db4:	2300      	movs	r3, #0
 8002db6:	f04f 32ff 	mov.w	r2, #4294967295
 8002dba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002dbe:	f10a 0a01 	add.w	sl, sl, #1
 8002dc2:	9304      	str	r3, [sp, #16]
 8002dc4:	9307      	str	r3, [sp, #28]
 8002dc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002dca:	931a      	str	r3, [sp, #104]	@ 0x68
 8002dcc:	4654      	mov	r4, sl
 8002dce:	2205      	movs	r2, #5
 8002dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dd4:	484e      	ldr	r0, [pc, #312]	@ (8002f10 <_svfiprintf_r+0x1e4>)
 8002dd6:	f7fd f9fb 	bl	80001d0 <memchr>
 8002dda:	9a04      	ldr	r2, [sp, #16]
 8002ddc:	b9d8      	cbnz	r0, 8002e16 <_svfiprintf_r+0xea>
 8002dde:	06d0      	lsls	r0, r2, #27
 8002de0:	bf44      	itt	mi
 8002de2:	2320      	movmi	r3, #32
 8002de4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002de8:	0711      	lsls	r1, r2, #28
 8002dea:	bf44      	itt	mi
 8002dec:	232b      	movmi	r3, #43	@ 0x2b
 8002dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002df2:	f89a 3000 	ldrb.w	r3, [sl]
 8002df6:	2b2a      	cmp	r3, #42	@ 0x2a
 8002df8:	d015      	beq.n	8002e26 <_svfiprintf_r+0xfa>
 8002dfa:	9a07      	ldr	r2, [sp, #28]
 8002dfc:	4654      	mov	r4, sl
 8002dfe:	2000      	movs	r0, #0
 8002e00:	f04f 0c0a 	mov.w	ip, #10
 8002e04:	4621      	mov	r1, r4
 8002e06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e0a:	3b30      	subs	r3, #48	@ 0x30
 8002e0c:	2b09      	cmp	r3, #9
 8002e0e:	d94b      	bls.n	8002ea8 <_svfiprintf_r+0x17c>
 8002e10:	b1b0      	cbz	r0, 8002e40 <_svfiprintf_r+0x114>
 8002e12:	9207      	str	r2, [sp, #28]
 8002e14:	e014      	b.n	8002e40 <_svfiprintf_r+0x114>
 8002e16:	eba0 0308 	sub.w	r3, r0, r8
 8002e1a:	fa09 f303 	lsl.w	r3, r9, r3
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	9304      	str	r3, [sp, #16]
 8002e22:	46a2      	mov	sl, r4
 8002e24:	e7d2      	b.n	8002dcc <_svfiprintf_r+0xa0>
 8002e26:	9b03      	ldr	r3, [sp, #12]
 8002e28:	1d19      	adds	r1, r3, #4
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	9103      	str	r1, [sp, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	bfbb      	ittet	lt
 8002e32:	425b      	neglt	r3, r3
 8002e34:	f042 0202 	orrlt.w	r2, r2, #2
 8002e38:	9307      	strge	r3, [sp, #28]
 8002e3a:	9307      	strlt	r3, [sp, #28]
 8002e3c:	bfb8      	it	lt
 8002e3e:	9204      	strlt	r2, [sp, #16]
 8002e40:	7823      	ldrb	r3, [r4, #0]
 8002e42:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e44:	d10a      	bne.n	8002e5c <_svfiprintf_r+0x130>
 8002e46:	7863      	ldrb	r3, [r4, #1]
 8002e48:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e4a:	d132      	bne.n	8002eb2 <_svfiprintf_r+0x186>
 8002e4c:	9b03      	ldr	r3, [sp, #12]
 8002e4e:	1d1a      	adds	r2, r3, #4
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	9203      	str	r2, [sp, #12]
 8002e54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002e58:	3402      	adds	r4, #2
 8002e5a:	9305      	str	r3, [sp, #20]
 8002e5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002f20 <_svfiprintf_r+0x1f4>
 8002e60:	7821      	ldrb	r1, [r4, #0]
 8002e62:	2203      	movs	r2, #3
 8002e64:	4650      	mov	r0, sl
 8002e66:	f7fd f9b3 	bl	80001d0 <memchr>
 8002e6a:	b138      	cbz	r0, 8002e7c <_svfiprintf_r+0x150>
 8002e6c:	9b04      	ldr	r3, [sp, #16]
 8002e6e:	eba0 000a 	sub.w	r0, r0, sl
 8002e72:	2240      	movs	r2, #64	@ 0x40
 8002e74:	4082      	lsls	r2, r0
 8002e76:	4313      	orrs	r3, r2
 8002e78:	3401      	adds	r4, #1
 8002e7a:	9304      	str	r3, [sp, #16]
 8002e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e80:	4824      	ldr	r0, [pc, #144]	@ (8002f14 <_svfiprintf_r+0x1e8>)
 8002e82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002e86:	2206      	movs	r2, #6
 8002e88:	f7fd f9a2 	bl	80001d0 <memchr>
 8002e8c:	2800      	cmp	r0, #0
 8002e8e:	d036      	beq.n	8002efe <_svfiprintf_r+0x1d2>
 8002e90:	4b21      	ldr	r3, [pc, #132]	@ (8002f18 <_svfiprintf_r+0x1ec>)
 8002e92:	bb1b      	cbnz	r3, 8002edc <_svfiprintf_r+0x1b0>
 8002e94:	9b03      	ldr	r3, [sp, #12]
 8002e96:	3307      	adds	r3, #7
 8002e98:	f023 0307 	bic.w	r3, r3, #7
 8002e9c:	3308      	adds	r3, #8
 8002e9e:	9303      	str	r3, [sp, #12]
 8002ea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ea2:	4433      	add	r3, r6
 8002ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ea6:	e76a      	b.n	8002d7e <_svfiprintf_r+0x52>
 8002ea8:	fb0c 3202 	mla	r2, ip, r2, r3
 8002eac:	460c      	mov	r4, r1
 8002eae:	2001      	movs	r0, #1
 8002eb0:	e7a8      	b.n	8002e04 <_svfiprintf_r+0xd8>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	3401      	adds	r4, #1
 8002eb6:	9305      	str	r3, [sp, #20]
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f04f 0c0a 	mov.w	ip, #10
 8002ebe:	4620      	mov	r0, r4
 8002ec0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ec4:	3a30      	subs	r2, #48	@ 0x30
 8002ec6:	2a09      	cmp	r2, #9
 8002ec8:	d903      	bls.n	8002ed2 <_svfiprintf_r+0x1a6>
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0c6      	beq.n	8002e5c <_svfiprintf_r+0x130>
 8002ece:	9105      	str	r1, [sp, #20]
 8002ed0:	e7c4      	b.n	8002e5c <_svfiprintf_r+0x130>
 8002ed2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ed6:	4604      	mov	r4, r0
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e7f0      	b.n	8002ebe <_svfiprintf_r+0x192>
 8002edc:	ab03      	add	r3, sp, #12
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	462a      	mov	r2, r5
 8002ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8002f1c <_svfiprintf_r+0x1f0>)
 8002ee4:	a904      	add	r1, sp, #16
 8002ee6:	4638      	mov	r0, r7
 8002ee8:	f3af 8000 	nop.w
 8002eec:	1c42      	adds	r2, r0, #1
 8002eee:	4606      	mov	r6, r0
 8002ef0:	d1d6      	bne.n	8002ea0 <_svfiprintf_r+0x174>
 8002ef2:	89ab      	ldrh	r3, [r5, #12]
 8002ef4:	065b      	lsls	r3, r3, #25
 8002ef6:	f53f af2d 	bmi.w	8002d54 <_svfiprintf_r+0x28>
 8002efa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002efc:	e72c      	b.n	8002d58 <_svfiprintf_r+0x2c>
 8002efe:	ab03      	add	r3, sp, #12
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	462a      	mov	r2, r5
 8002f04:	4b05      	ldr	r3, [pc, #20]	@ (8002f1c <_svfiprintf_r+0x1f0>)
 8002f06:	a904      	add	r1, sp, #16
 8002f08:	4638      	mov	r0, r7
 8002f0a:	f000 f879 	bl	8003000 <_printf_i>
 8002f0e:	e7ed      	b.n	8002eec <_svfiprintf_r+0x1c0>
 8002f10:	0800336c 	.word	0x0800336c
 8002f14:	08003376 	.word	0x08003376
 8002f18:	00000000 	.word	0x00000000
 8002f1c:	08002c75 	.word	0x08002c75
 8002f20:	08003372 	.word	0x08003372

08002f24 <_printf_common>:
 8002f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f28:	4616      	mov	r6, r2
 8002f2a:	4698      	mov	r8, r3
 8002f2c:	688a      	ldr	r2, [r1, #8]
 8002f2e:	690b      	ldr	r3, [r1, #16]
 8002f30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002f34:	4293      	cmp	r3, r2
 8002f36:	bfb8      	it	lt
 8002f38:	4613      	movlt	r3, r2
 8002f3a:	6033      	str	r3, [r6, #0]
 8002f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002f40:	4607      	mov	r7, r0
 8002f42:	460c      	mov	r4, r1
 8002f44:	b10a      	cbz	r2, 8002f4a <_printf_common+0x26>
 8002f46:	3301      	adds	r3, #1
 8002f48:	6033      	str	r3, [r6, #0]
 8002f4a:	6823      	ldr	r3, [r4, #0]
 8002f4c:	0699      	lsls	r1, r3, #26
 8002f4e:	bf42      	ittt	mi
 8002f50:	6833      	ldrmi	r3, [r6, #0]
 8002f52:	3302      	addmi	r3, #2
 8002f54:	6033      	strmi	r3, [r6, #0]
 8002f56:	6825      	ldr	r5, [r4, #0]
 8002f58:	f015 0506 	ands.w	r5, r5, #6
 8002f5c:	d106      	bne.n	8002f6c <_printf_common+0x48>
 8002f5e:	f104 0a19 	add.w	sl, r4, #25
 8002f62:	68e3      	ldr	r3, [r4, #12]
 8002f64:	6832      	ldr	r2, [r6, #0]
 8002f66:	1a9b      	subs	r3, r3, r2
 8002f68:	42ab      	cmp	r3, r5
 8002f6a:	dc26      	bgt.n	8002fba <_printf_common+0x96>
 8002f6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002f70:	6822      	ldr	r2, [r4, #0]
 8002f72:	3b00      	subs	r3, #0
 8002f74:	bf18      	it	ne
 8002f76:	2301      	movne	r3, #1
 8002f78:	0692      	lsls	r2, r2, #26
 8002f7a:	d42b      	bmi.n	8002fd4 <_printf_common+0xb0>
 8002f7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f80:	4641      	mov	r1, r8
 8002f82:	4638      	mov	r0, r7
 8002f84:	47c8      	blx	r9
 8002f86:	3001      	adds	r0, #1
 8002f88:	d01e      	beq.n	8002fc8 <_printf_common+0xa4>
 8002f8a:	6823      	ldr	r3, [r4, #0]
 8002f8c:	6922      	ldr	r2, [r4, #16]
 8002f8e:	f003 0306 	and.w	r3, r3, #6
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	bf02      	ittt	eq
 8002f96:	68e5      	ldreq	r5, [r4, #12]
 8002f98:	6833      	ldreq	r3, [r6, #0]
 8002f9a:	1aed      	subeq	r5, r5, r3
 8002f9c:	68a3      	ldr	r3, [r4, #8]
 8002f9e:	bf0c      	ite	eq
 8002fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002fa4:	2500      	movne	r5, #0
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	bfc4      	itt	gt
 8002faa:	1a9b      	subgt	r3, r3, r2
 8002fac:	18ed      	addgt	r5, r5, r3
 8002fae:	2600      	movs	r6, #0
 8002fb0:	341a      	adds	r4, #26
 8002fb2:	42b5      	cmp	r5, r6
 8002fb4:	d11a      	bne.n	8002fec <_printf_common+0xc8>
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	e008      	b.n	8002fcc <_printf_common+0xa8>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	4652      	mov	r2, sl
 8002fbe:	4641      	mov	r1, r8
 8002fc0:	4638      	mov	r0, r7
 8002fc2:	47c8      	blx	r9
 8002fc4:	3001      	adds	r0, #1
 8002fc6:	d103      	bne.n	8002fd0 <_printf_common+0xac>
 8002fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fd0:	3501      	adds	r5, #1
 8002fd2:	e7c6      	b.n	8002f62 <_printf_common+0x3e>
 8002fd4:	18e1      	adds	r1, r4, r3
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	2030      	movs	r0, #48	@ 0x30
 8002fda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002fde:	4422      	add	r2, r4
 8002fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002fe4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002fe8:	3302      	adds	r3, #2
 8002fea:	e7c7      	b.n	8002f7c <_printf_common+0x58>
 8002fec:	2301      	movs	r3, #1
 8002fee:	4622      	mov	r2, r4
 8002ff0:	4641      	mov	r1, r8
 8002ff2:	4638      	mov	r0, r7
 8002ff4:	47c8      	blx	r9
 8002ff6:	3001      	adds	r0, #1
 8002ff8:	d0e6      	beq.n	8002fc8 <_printf_common+0xa4>
 8002ffa:	3601      	adds	r6, #1
 8002ffc:	e7d9      	b.n	8002fb2 <_printf_common+0x8e>
	...

08003000 <_printf_i>:
 8003000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003004:	7e0f      	ldrb	r7, [r1, #24]
 8003006:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003008:	2f78      	cmp	r7, #120	@ 0x78
 800300a:	4691      	mov	r9, r2
 800300c:	4680      	mov	r8, r0
 800300e:	460c      	mov	r4, r1
 8003010:	469a      	mov	sl, r3
 8003012:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003016:	d807      	bhi.n	8003028 <_printf_i+0x28>
 8003018:	2f62      	cmp	r7, #98	@ 0x62
 800301a:	d80a      	bhi.n	8003032 <_printf_i+0x32>
 800301c:	2f00      	cmp	r7, #0
 800301e:	f000 80d1 	beq.w	80031c4 <_printf_i+0x1c4>
 8003022:	2f58      	cmp	r7, #88	@ 0x58
 8003024:	f000 80b8 	beq.w	8003198 <_printf_i+0x198>
 8003028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800302c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003030:	e03a      	b.n	80030a8 <_printf_i+0xa8>
 8003032:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003036:	2b15      	cmp	r3, #21
 8003038:	d8f6      	bhi.n	8003028 <_printf_i+0x28>
 800303a:	a101      	add	r1, pc, #4	@ (adr r1, 8003040 <_printf_i+0x40>)
 800303c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003040:	08003099 	.word	0x08003099
 8003044:	080030ad 	.word	0x080030ad
 8003048:	08003029 	.word	0x08003029
 800304c:	08003029 	.word	0x08003029
 8003050:	08003029 	.word	0x08003029
 8003054:	08003029 	.word	0x08003029
 8003058:	080030ad 	.word	0x080030ad
 800305c:	08003029 	.word	0x08003029
 8003060:	08003029 	.word	0x08003029
 8003064:	08003029 	.word	0x08003029
 8003068:	08003029 	.word	0x08003029
 800306c:	080031ab 	.word	0x080031ab
 8003070:	080030d7 	.word	0x080030d7
 8003074:	08003165 	.word	0x08003165
 8003078:	08003029 	.word	0x08003029
 800307c:	08003029 	.word	0x08003029
 8003080:	080031cd 	.word	0x080031cd
 8003084:	08003029 	.word	0x08003029
 8003088:	080030d7 	.word	0x080030d7
 800308c:	08003029 	.word	0x08003029
 8003090:	08003029 	.word	0x08003029
 8003094:	0800316d 	.word	0x0800316d
 8003098:	6833      	ldr	r3, [r6, #0]
 800309a:	1d1a      	adds	r2, r3, #4
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6032      	str	r2, [r6, #0]
 80030a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80030a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80030a8:	2301      	movs	r3, #1
 80030aa:	e09c      	b.n	80031e6 <_printf_i+0x1e6>
 80030ac:	6833      	ldr	r3, [r6, #0]
 80030ae:	6820      	ldr	r0, [r4, #0]
 80030b0:	1d19      	adds	r1, r3, #4
 80030b2:	6031      	str	r1, [r6, #0]
 80030b4:	0606      	lsls	r6, r0, #24
 80030b6:	d501      	bpl.n	80030bc <_printf_i+0xbc>
 80030b8:	681d      	ldr	r5, [r3, #0]
 80030ba:	e003      	b.n	80030c4 <_printf_i+0xc4>
 80030bc:	0645      	lsls	r5, r0, #25
 80030be:	d5fb      	bpl.n	80030b8 <_printf_i+0xb8>
 80030c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80030c4:	2d00      	cmp	r5, #0
 80030c6:	da03      	bge.n	80030d0 <_printf_i+0xd0>
 80030c8:	232d      	movs	r3, #45	@ 0x2d
 80030ca:	426d      	negs	r5, r5
 80030cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030d0:	4858      	ldr	r0, [pc, #352]	@ (8003234 <_printf_i+0x234>)
 80030d2:	230a      	movs	r3, #10
 80030d4:	e011      	b.n	80030fa <_printf_i+0xfa>
 80030d6:	6821      	ldr	r1, [r4, #0]
 80030d8:	6833      	ldr	r3, [r6, #0]
 80030da:	0608      	lsls	r0, r1, #24
 80030dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80030e0:	d402      	bmi.n	80030e8 <_printf_i+0xe8>
 80030e2:	0649      	lsls	r1, r1, #25
 80030e4:	bf48      	it	mi
 80030e6:	b2ad      	uxthmi	r5, r5
 80030e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80030ea:	4852      	ldr	r0, [pc, #328]	@ (8003234 <_printf_i+0x234>)
 80030ec:	6033      	str	r3, [r6, #0]
 80030ee:	bf14      	ite	ne
 80030f0:	230a      	movne	r3, #10
 80030f2:	2308      	moveq	r3, #8
 80030f4:	2100      	movs	r1, #0
 80030f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80030fa:	6866      	ldr	r6, [r4, #4]
 80030fc:	60a6      	str	r6, [r4, #8]
 80030fe:	2e00      	cmp	r6, #0
 8003100:	db05      	blt.n	800310e <_printf_i+0x10e>
 8003102:	6821      	ldr	r1, [r4, #0]
 8003104:	432e      	orrs	r6, r5
 8003106:	f021 0104 	bic.w	r1, r1, #4
 800310a:	6021      	str	r1, [r4, #0]
 800310c:	d04b      	beq.n	80031a6 <_printf_i+0x1a6>
 800310e:	4616      	mov	r6, r2
 8003110:	fbb5 f1f3 	udiv	r1, r5, r3
 8003114:	fb03 5711 	mls	r7, r3, r1, r5
 8003118:	5dc7      	ldrb	r7, [r0, r7]
 800311a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800311e:	462f      	mov	r7, r5
 8003120:	42bb      	cmp	r3, r7
 8003122:	460d      	mov	r5, r1
 8003124:	d9f4      	bls.n	8003110 <_printf_i+0x110>
 8003126:	2b08      	cmp	r3, #8
 8003128:	d10b      	bne.n	8003142 <_printf_i+0x142>
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	07df      	lsls	r7, r3, #31
 800312e:	d508      	bpl.n	8003142 <_printf_i+0x142>
 8003130:	6923      	ldr	r3, [r4, #16]
 8003132:	6861      	ldr	r1, [r4, #4]
 8003134:	4299      	cmp	r1, r3
 8003136:	bfde      	ittt	le
 8003138:	2330      	movle	r3, #48	@ 0x30
 800313a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800313e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003142:	1b92      	subs	r2, r2, r6
 8003144:	6122      	str	r2, [r4, #16]
 8003146:	f8cd a000 	str.w	sl, [sp]
 800314a:	464b      	mov	r3, r9
 800314c:	aa03      	add	r2, sp, #12
 800314e:	4621      	mov	r1, r4
 8003150:	4640      	mov	r0, r8
 8003152:	f7ff fee7 	bl	8002f24 <_printf_common>
 8003156:	3001      	adds	r0, #1
 8003158:	d14a      	bne.n	80031f0 <_printf_i+0x1f0>
 800315a:	f04f 30ff 	mov.w	r0, #4294967295
 800315e:	b004      	add	sp, #16
 8003160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003164:	6823      	ldr	r3, [r4, #0]
 8003166:	f043 0320 	orr.w	r3, r3, #32
 800316a:	6023      	str	r3, [r4, #0]
 800316c:	4832      	ldr	r0, [pc, #200]	@ (8003238 <_printf_i+0x238>)
 800316e:	2778      	movs	r7, #120	@ 0x78
 8003170:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003174:	6823      	ldr	r3, [r4, #0]
 8003176:	6831      	ldr	r1, [r6, #0]
 8003178:	061f      	lsls	r7, r3, #24
 800317a:	f851 5b04 	ldr.w	r5, [r1], #4
 800317e:	d402      	bmi.n	8003186 <_printf_i+0x186>
 8003180:	065f      	lsls	r7, r3, #25
 8003182:	bf48      	it	mi
 8003184:	b2ad      	uxthmi	r5, r5
 8003186:	6031      	str	r1, [r6, #0]
 8003188:	07d9      	lsls	r1, r3, #31
 800318a:	bf44      	itt	mi
 800318c:	f043 0320 	orrmi.w	r3, r3, #32
 8003190:	6023      	strmi	r3, [r4, #0]
 8003192:	b11d      	cbz	r5, 800319c <_printf_i+0x19c>
 8003194:	2310      	movs	r3, #16
 8003196:	e7ad      	b.n	80030f4 <_printf_i+0xf4>
 8003198:	4826      	ldr	r0, [pc, #152]	@ (8003234 <_printf_i+0x234>)
 800319a:	e7e9      	b.n	8003170 <_printf_i+0x170>
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	f023 0320 	bic.w	r3, r3, #32
 80031a2:	6023      	str	r3, [r4, #0]
 80031a4:	e7f6      	b.n	8003194 <_printf_i+0x194>
 80031a6:	4616      	mov	r6, r2
 80031a8:	e7bd      	b.n	8003126 <_printf_i+0x126>
 80031aa:	6833      	ldr	r3, [r6, #0]
 80031ac:	6825      	ldr	r5, [r4, #0]
 80031ae:	6961      	ldr	r1, [r4, #20]
 80031b0:	1d18      	adds	r0, r3, #4
 80031b2:	6030      	str	r0, [r6, #0]
 80031b4:	062e      	lsls	r6, r5, #24
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	d501      	bpl.n	80031be <_printf_i+0x1be>
 80031ba:	6019      	str	r1, [r3, #0]
 80031bc:	e002      	b.n	80031c4 <_printf_i+0x1c4>
 80031be:	0668      	lsls	r0, r5, #25
 80031c0:	d5fb      	bpl.n	80031ba <_printf_i+0x1ba>
 80031c2:	8019      	strh	r1, [r3, #0]
 80031c4:	2300      	movs	r3, #0
 80031c6:	6123      	str	r3, [r4, #16]
 80031c8:	4616      	mov	r6, r2
 80031ca:	e7bc      	b.n	8003146 <_printf_i+0x146>
 80031cc:	6833      	ldr	r3, [r6, #0]
 80031ce:	1d1a      	adds	r2, r3, #4
 80031d0:	6032      	str	r2, [r6, #0]
 80031d2:	681e      	ldr	r6, [r3, #0]
 80031d4:	6862      	ldr	r2, [r4, #4]
 80031d6:	2100      	movs	r1, #0
 80031d8:	4630      	mov	r0, r6
 80031da:	f7fc fff9 	bl	80001d0 <memchr>
 80031de:	b108      	cbz	r0, 80031e4 <_printf_i+0x1e4>
 80031e0:	1b80      	subs	r0, r0, r6
 80031e2:	6060      	str	r0, [r4, #4]
 80031e4:	6863      	ldr	r3, [r4, #4]
 80031e6:	6123      	str	r3, [r4, #16]
 80031e8:	2300      	movs	r3, #0
 80031ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031ee:	e7aa      	b.n	8003146 <_printf_i+0x146>
 80031f0:	6923      	ldr	r3, [r4, #16]
 80031f2:	4632      	mov	r2, r6
 80031f4:	4649      	mov	r1, r9
 80031f6:	4640      	mov	r0, r8
 80031f8:	47d0      	blx	sl
 80031fa:	3001      	adds	r0, #1
 80031fc:	d0ad      	beq.n	800315a <_printf_i+0x15a>
 80031fe:	6823      	ldr	r3, [r4, #0]
 8003200:	079b      	lsls	r3, r3, #30
 8003202:	d413      	bmi.n	800322c <_printf_i+0x22c>
 8003204:	68e0      	ldr	r0, [r4, #12]
 8003206:	9b03      	ldr	r3, [sp, #12]
 8003208:	4298      	cmp	r0, r3
 800320a:	bfb8      	it	lt
 800320c:	4618      	movlt	r0, r3
 800320e:	e7a6      	b.n	800315e <_printf_i+0x15e>
 8003210:	2301      	movs	r3, #1
 8003212:	4632      	mov	r2, r6
 8003214:	4649      	mov	r1, r9
 8003216:	4640      	mov	r0, r8
 8003218:	47d0      	blx	sl
 800321a:	3001      	adds	r0, #1
 800321c:	d09d      	beq.n	800315a <_printf_i+0x15a>
 800321e:	3501      	adds	r5, #1
 8003220:	68e3      	ldr	r3, [r4, #12]
 8003222:	9903      	ldr	r1, [sp, #12]
 8003224:	1a5b      	subs	r3, r3, r1
 8003226:	42ab      	cmp	r3, r5
 8003228:	dcf2      	bgt.n	8003210 <_printf_i+0x210>
 800322a:	e7eb      	b.n	8003204 <_printf_i+0x204>
 800322c:	2500      	movs	r5, #0
 800322e:	f104 0619 	add.w	r6, r4, #25
 8003232:	e7f5      	b.n	8003220 <_printf_i+0x220>
 8003234:	0800337d 	.word	0x0800337d
 8003238:	0800338e 	.word	0x0800338e

0800323c <memmove>:
 800323c:	4288      	cmp	r0, r1
 800323e:	b510      	push	{r4, lr}
 8003240:	eb01 0402 	add.w	r4, r1, r2
 8003244:	d902      	bls.n	800324c <memmove+0x10>
 8003246:	4284      	cmp	r4, r0
 8003248:	4623      	mov	r3, r4
 800324a:	d807      	bhi.n	800325c <memmove+0x20>
 800324c:	1e43      	subs	r3, r0, #1
 800324e:	42a1      	cmp	r1, r4
 8003250:	d008      	beq.n	8003264 <memmove+0x28>
 8003252:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003256:	f803 2f01 	strb.w	r2, [r3, #1]!
 800325a:	e7f8      	b.n	800324e <memmove+0x12>
 800325c:	4402      	add	r2, r0
 800325e:	4601      	mov	r1, r0
 8003260:	428a      	cmp	r2, r1
 8003262:	d100      	bne.n	8003266 <memmove+0x2a>
 8003264:	bd10      	pop	{r4, pc}
 8003266:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800326a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800326e:	e7f7      	b.n	8003260 <memmove+0x24>

08003270 <_sbrk_r>:
 8003270:	b538      	push	{r3, r4, r5, lr}
 8003272:	4d06      	ldr	r5, [pc, #24]	@ (800328c <_sbrk_r+0x1c>)
 8003274:	2300      	movs	r3, #0
 8003276:	4604      	mov	r4, r0
 8003278:	4608      	mov	r0, r1
 800327a:	602b      	str	r3, [r5, #0]
 800327c:	f7fd fda0 	bl	8000dc0 <_sbrk>
 8003280:	1c43      	adds	r3, r0, #1
 8003282:	d102      	bne.n	800328a <_sbrk_r+0x1a>
 8003284:	682b      	ldr	r3, [r5, #0]
 8003286:	b103      	cbz	r3, 800328a <_sbrk_r+0x1a>
 8003288:	6023      	str	r3, [r4, #0]
 800328a:	bd38      	pop	{r3, r4, r5, pc}
 800328c:	20000214 	.word	0x20000214

08003290 <memcpy>:
 8003290:	440a      	add	r2, r1
 8003292:	4291      	cmp	r1, r2
 8003294:	f100 33ff 	add.w	r3, r0, #4294967295
 8003298:	d100      	bne.n	800329c <memcpy+0xc>
 800329a:	4770      	bx	lr
 800329c:	b510      	push	{r4, lr}
 800329e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80032a6:	4291      	cmp	r1, r2
 80032a8:	d1f9      	bne.n	800329e <memcpy+0xe>
 80032aa:	bd10      	pop	{r4, pc}

080032ac <_realloc_r>:
 80032ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032b0:	4607      	mov	r7, r0
 80032b2:	4614      	mov	r4, r2
 80032b4:	460d      	mov	r5, r1
 80032b6:	b921      	cbnz	r1, 80032c2 <_realloc_r+0x16>
 80032b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032bc:	4611      	mov	r1, r2
 80032be:	f7ff bc4d 	b.w	8002b5c <_malloc_r>
 80032c2:	b92a      	cbnz	r2, 80032d0 <_realloc_r+0x24>
 80032c4:	f7ff fbde 	bl	8002a84 <_free_r>
 80032c8:	4625      	mov	r5, r4
 80032ca:	4628      	mov	r0, r5
 80032cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032d0:	f000 f81a 	bl	8003308 <_malloc_usable_size_r>
 80032d4:	4284      	cmp	r4, r0
 80032d6:	4606      	mov	r6, r0
 80032d8:	d802      	bhi.n	80032e0 <_realloc_r+0x34>
 80032da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80032de:	d8f4      	bhi.n	80032ca <_realloc_r+0x1e>
 80032e0:	4621      	mov	r1, r4
 80032e2:	4638      	mov	r0, r7
 80032e4:	f7ff fc3a 	bl	8002b5c <_malloc_r>
 80032e8:	4680      	mov	r8, r0
 80032ea:	b908      	cbnz	r0, 80032f0 <_realloc_r+0x44>
 80032ec:	4645      	mov	r5, r8
 80032ee:	e7ec      	b.n	80032ca <_realloc_r+0x1e>
 80032f0:	42b4      	cmp	r4, r6
 80032f2:	4622      	mov	r2, r4
 80032f4:	4629      	mov	r1, r5
 80032f6:	bf28      	it	cs
 80032f8:	4632      	movcs	r2, r6
 80032fa:	f7ff ffc9 	bl	8003290 <memcpy>
 80032fe:	4629      	mov	r1, r5
 8003300:	4638      	mov	r0, r7
 8003302:	f7ff fbbf 	bl	8002a84 <_free_r>
 8003306:	e7f1      	b.n	80032ec <_realloc_r+0x40>

08003308 <_malloc_usable_size_r>:
 8003308:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800330c:	1f18      	subs	r0, r3, #4
 800330e:	2b00      	cmp	r3, #0
 8003310:	bfbc      	itt	lt
 8003312:	580b      	ldrlt	r3, [r1, r0]
 8003314:	18c0      	addlt	r0, r0, r3
 8003316:	4770      	bx	lr

08003318 <_init>:
 8003318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800331a:	bf00      	nop
 800331c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800331e:	bc08      	pop	{r3}
 8003320:	469e      	mov	lr, r3
 8003322:	4770      	bx	lr

08003324 <_fini>:
 8003324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003326:	bf00      	nop
 8003328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800332a:	bc08      	pop	{r3}
 800332c:	469e      	mov	lr, r3
 800332e:	4770      	bx	lr
