
                               Synplify Pro (R) 

               Version T-2022.09M-SP2-1 for win64 - Jun 27, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
Hostname:    DESKTOP-6AKHTM4
Date:        Mon Nov  4 21:00:37 2024
Version:     T-2022.09M-SP2-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log sp_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server 172.20.48.13 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

use_module_idb is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "E:\Verilog_1st_year\SPI\synthesis\sp.srr"
Running: synthesis in foreground

Running sp_syn|synthesis

Running Flow: compile (Compile) on sp_syn|synthesis
# Mon Nov  4 21:00:37 2024

Running Flow: compile_flow (Compile Process) on sp_syn|synthesis
# Mon Nov  4 21:00:37 2024

Running: compiler (Compile Input) on sp_syn|synthesis
# Mon Nov  4 21:00:37 2024
Copied E:\Verilog_1st_year\SPI\synthesis\synwork\sp_comp.srs to E:\Verilog_1st_year\SPI\synthesis\sp.srs

compiler completed
# Mon Nov  4 21:00:39 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on sp_syn|synthesis
# Mon Nov  4 21:00:39 2024

multi_srs_gen completed
# Mon Nov  4 21:00:40 2024

Return Code: 0
Run Time:00h:00m:01s
Copied E:\Verilog_1st_year\SPI\synthesis\synwork\sp_mult.srs to E:\Verilog_1st_year\SPI\synthesis\sp.srs
Complete: Compile Process on sp_syn|synthesis

Running: premap (Premap) on sp_syn|synthesis
# Mon Nov  4 21:00:40 2024

premap completed with warnings
# Mon Nov  4 21:00:41 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on sp_syn|synthesis

Running Flow: map (Map) on sp_syn|synthesis
# Mon Nov  4 21:00:41 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on sp_syn|synthesis
# Mon Nov  4 21:00:41 2024
Copied E:\Verilog_1st_year\SPI\synthesis\synwork\sp_m.srm to E:\Verilog_1st_year\SPI\synthesis\sp.srm

fpga_mapper completed with warnings
# Mon Nov  4 21:00:44 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on sp_syn|synthesis
Complete: Logic Synthesis on sp_syn|synthesis
TCL script complete: "sp_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
