{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694225660599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694225660600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  9 03:14:20 2023 " "Processing started: Sat Sep  9 03:14:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694225660600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225660600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_IO -c UART_IO " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_IO -c UART_IO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225660600 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "UART_IO/synthesis/UART_Demo.qip " "Tcl Script File UART_IO/synthesis/UART_Demo.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE UART_IO/synthesis/UART_Demo.qip " "set_global_assignment -name QIP_FILE UART_IO/synthesis/UART_Demo.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1694225660719 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1694225660719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694225660873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694225660873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/uart_io.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/uart_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO " "Found entity 1: UART_IO" {  } { { "UART_IO/synthesis/UART_IO.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/UART_IO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "UART_IO/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "UART_IO/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_irq_mapper " "Found entity 1: UART_IO_irq_mapper" {  } { { "UART_IO/synthesis/submodules/UART_IO_irq_mapper.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0 " "Found entity 1: UART_IO_mm_interconnect_0" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_avalon_st_adapter " "Found entity 1: UART_IO_mm_interconnect_0_avalon_st_adapter" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_rsp_mux_001 " "Found entity 1: UART_IO_mm_interconnect_0_rsp_mux_001" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664669 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_rsp_mux " "Found entity 1: UART_IO_mm_interconnect_0_rsp_mux" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_rsp_demux_001 " "Found entity 1: UART_IO_mm_interconnect_0_rsp_demux_001" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_rsp_demux " "Found entity 1: UART_IO_mm_interconnect_0_rsp_demux" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_cmd_mux_001 " "Found entity 1: UART_IO_mm_interconnect_0_cmd_mux_001" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_cmd_mux " "Found entity 1: UART_IO_mm_interconnect_0_cmd_mux" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_cmd_demux_001 " "Found entity 1: UART_IO_mm_interconnect_0_cmd_demux_001" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_cmd_demux " "Found entity 1: UART_IO_mm_interconnect_0_cmd_demux" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "UART_IO/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "UART_IO/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664678 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "UART_IO/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "UART_IO/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "UART_IO/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_IO_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694225664681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_IO_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694225664681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_router_003_default_decode " "Found entity 1: UART_IO_mm_interconnect_0_router_003_default_decode" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664681 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_IO_mm_interconnect_0_router_003 " "Found entity 2: UART_IO_mm_interconnect_0_router_003" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_IO_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694225664682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_IO_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694225664682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_router_002_default_decode " "Found entity 1: UART_IO_mm_interconnect_0_router_002_default_decode" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664682 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_IO_mm_interconnect_0_router_002 " "Found entity 2: UART_IO_mm_interconnect_0_router_002" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_IO_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694225664683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_IO_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694225664683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_router_001_default_decode " "Found entity 1: UART_IO_mm_interconnect_0_router_001_default_decode" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664683 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_IO_mm_interconnect_0_router_001 " "Found entity 2: UART_IO_mm_interconnect_0_router_001" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_IO_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694225664684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_IO_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at UART_IO_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694225664684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_mm_interconnect_0_router_default_decode " "Found entity 1: UART_IO_mm_interconnect_0_router_default_decode" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664684 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_IO_mm_interconnect_0_router " "Found entity 2: UART_IO_mm_interconnect_0_router" {  } { { "UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "UART_IO/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "UART_IO/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "UART_IO/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "UART_IO/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "UART_IO/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_pll_0 " "Found entity 1: UART_IO_pll_0" {  } { { "UART_IO/synthesis/submodules/UART_IO_pll_0.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_pio_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_pio_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_pio_switch " "Found entity 1: UART_IO_pio_switch" {  } { { "UART_IO/synthesis/submodules/UART_IO_pio_switch.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_pio_led " "Found entity 1: UART_IO_pio_led" {  } { { "UART_IO/synthesis/submodules/UART_IO_pio_led.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_pio_button.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_pio_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_pio_button " "Found entity 1: UART_IO_pio_button" {  } { { "UART_IO/synthesis/submodules/UART_IO_pio_button.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_onchip_memory2 " "Found entity 1: UART_IO_onchip_memory2" {  } { { "UART_IO/synthesis/submodules/UART_IO_onchip_memory2.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_nios2_gen2 " "Found entity 1: UART_IO_nios2_gen2" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_nios2_gen2_cpu_ic_data_module " "Found entity 1: UART_IO_nios2_gen2_cpu_ic_data_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_IO_nios2_gen2_cpu_ic_tag_module " "Found entity 2: UART_IO_nios2_gen2_cpu_ic_tag_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_IO_nios2_gen2_cpu_bht_module " "Found entity 3: UART_IO_nios2_gen2_cpu_bht_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_IO_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: UART_IO_nios2_gen2_cpu_register_bank_a_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART_IO_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: UART_IO_nios2_gen2_cpu_register_bank_b_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "6 UART_IO_nios2_gen2_cpu_dc_tag_module " "Found entity 6: UART_IO_nios2_gen2_cpu_dc_tag_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "7 UART_IO_nios2_gen2_cpu_dc_data_module " "Found entity 7: UART_IO_nios2_gen2_cpu_dc_data_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "8 UART_IO_nios2_gen2_cpu_dc_victim_module " "Found entity 8: UART_IO_nios2_gen2_cpu_dc_victim_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "9 UART_IO_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: UART_IO_nios2_gen2_cpu_nios2_oci_debug" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "10 UART_IO_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: UART_IO_nios2_gen2_cpu_nios2_oci_break" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "11 UART_IO_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: UART_IO_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "12 UART_IO_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: UART_IO_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "13 UART_IO_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: UART_IO_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "14 UART_IO_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: UART_IO_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "15 UART_IO_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: UART_IO_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "16 UART_IO_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: UART_IO_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "17 UART_IO_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: UART_IO_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "18 UART_IO_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: UART_IO_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "19 UART_IO_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: UART_IO_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "20 UART_IO_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: UART_IO_nios2_gen2_cpu_nios2_oci_pib" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "21 UART_IO_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: UART_IO_nios2_gen2_cpu_nios2_oci_im" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "22 UART_IO_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: UART_IO_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "23 UART_IO_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: UART_IO_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "24 UART_IO_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: UART_IO_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "25 UART_IO_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: UART_IO_nios2_gen2_cpu_nios2_ocimem" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "26 UART_IO_nios2_gen2_cpu_nios2_oci " "Found entity 26: UART_IO_nios2_gen2_cpu_nios2_oci" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""} { "Info" "ISGN_ENTITY_NAME" "27 UART_IO_nios2_gen2_cpu " "Found entity 27: UART_IO_nios2_gen2_cpu" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: UART_IO_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: UART_IO_nios2_gen2_cpu_debug_slave_tck" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: UART_IO_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_nios2_gen2_cpu_mult_cell " "Found entity 1: UART_IO_nios2_gen2_cpu_mult_cell" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_nios2_gen2_cpu_test_bench " "Found entity 1: UART_IO_nios2_gen2_cpu_test_bench" {  } { { "UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "UART_IO/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io/synthesis/submodules/uart_io_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_io/synthesis/submodules/uart_io_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO_jtag_uart_sim_scfifo_w " "Found entity 1: UART_IO_jtag_uart_sim_scfifo_w" {  } { { "UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664764 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_IO_jtag_uart_scfifo_w " "Found entity 2: UART_IO_jtag_uart_scfifo_w" {  } { { "UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664764 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_IO_jtag_uart_sim_scfifo_r " "Found entity 3: UART_IO_jtag_uart_sim_scfifo_r" {  } { { "UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664764 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_IO_jtag_uart_scfifo_r " "Found entity 4: UART_IO_jtag_uart_scfifo_r" {  } { { "UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664764 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART_IO_jtag_uart " "Found entity 5: UART_IO_jtag_uart" {  } { { "UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_io.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart_io.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_IO " "Found entity 1: UART_IO" {  } { { "UART_IO.bdf" "" { Schematic "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694225664765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664765 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "UART_IO " "Top-level entity \"UART_IO\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "UART_IO UART_IO/synthesis/UART_IO.v UART_IO " "Instance could be entity \"UART_IO\" in file UART_IO/synthesis/UART_IO.v compiled in library UART_IO" {  } { { "UART_IO/synthesis/UART_IO.v" "" { Text "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/synthesis/UART_IO.v" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1694225664797 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "UART_IO UART_IO.bdf work " "Instance could be entity \"UART_IO\" in file UART_IO.bdf compiled in library work" {  } { { "UART_IO.bdf" "" { Schematic "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1694225664797 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Analysis & Synthesis" 0 -1 1694225664797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_IO " "Elaborating entity \"UART_IO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694225664798 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694225664802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ant84/Desktop/VHDL Projects/UART_IO/output_files/UART_IO.map.smsg " "Generated suppressed messages file C:/Users/ant84/Desktop/VHDL Projects/UART_IO/output_files/UART_IO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225664826 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694225665782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep  9 03:14:25 2023 " "Processing ended: Sat Sep  9 03:14:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694225665782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694225665782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694225665782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225665782 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694225666338 ""}
