{
    "profile_id": "baddamrajender",
    "first_name": "Rajender",
    "last_name": "Baddam",
    "sub_title": "FPGA Design Engineer | Design,Implementation,Verification,Validation ",
    "profile_picture": "https://media.licdn.com/dms/image/C5603AQG2DqY4lpdpow/profile-displayphoto-shrink_800_800/0/1517740421746?e=1701302400&v=beta&t=3JrDwyaM2UPKqskY8hstCq1cvLiE-tdPiEzdksjmKus",
    "background_image": "https://media.licdn.com/dms/image/C5616AQFBjrspxa7wTA/profile-displaybackgroundimage-shrink_350_1400/0/1517740423105?e=1701302400&v=beta&t=L7l0t1JAUmua2_dqK2fXnpRT2gIhaoGcoXzEgi9-70I",
    "profile_type": "personal",
    "entity_urn": "ACoAAAJMiWEBF-94XDEvFGfehKUbWOVL97yOjjE",
    "object_urn": 38570337,
    "birth_date": null,
    "summary": "Summary\n\nPersonal Profile\n- Enjoys working in a multidisciplinary team\n- Structured way of working\n- Flexible, Adaptable and punctual\n- Highly passionate and self motivated individual\n\nAmbitions:\n- Like to work in innovative and advanced hardware design projects\n- Like to be part of state-of-the-art hardware design\n\nCapabilities\n- Working according specification, engineering flow, from specs-to-design\n- Structured way of designing according to Hatley&Pirbhai design methodology\n- Awareness of structured design and way-of-working for complex project\n\nknowledge\n- advanced digital design concepts \n- FPGA and ASIC design flow\n- Embedded architectures\n- Embedded bus structures and protocols: AMBA, AHB,APB, AXI, SPI, IIS, I2C, UART, USB\n- High speed digital design\n- Clock domain crossings\n- Digital signal procesing\n- Xilinx Spartan, Virtex and Zynq FPGA's\n- Constraints for Timing and Area\n- Network on Chip\n\nLanguages: \n- VHDL/Verilog,C,System Verilog, tcl, matlab,Python\n\nTechnology and Techniques:\n- Set-up of Architecture and Functional Requirement Specification\n- Set-up of Functional Requirement Specification of Hardware\n- Structured design methodology for IP\n- Functional and timing verification, validation\n- Testing using Oscilloscopes, Signal/Function generators\n\nTools:\n- ModelSim/QuestaSim, Xilinx ISE, Planahead, Vivado, Quartus, Synplify,\n- Synopsis (Design compiler), Cadence NCsim\n\nSpecialties: RTL development, integration, synthesis and verification",
    "location": {
        "country": "Netherlands",
        "short": "Almere, Flevoland",
        "city": "Almere",
        "state": "Flevoland",
        "default": "Almere, Flevoland, Netherlands"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "US",
            "language": "en"
        },
        "supported_locales": [
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": [
            {
                "name": "Dutch",
                "proficiency": "ELEMENTARY"
            },
            {
                "name": "English",
                "proficiency": "PROFESSIONAL_WORKING"
            },
            {
                "name": "Hindi",
                "proficiency": null
            },
            {
                "name": "Telugu",
                "proficiency": null
            }
        ]
    },
    "industry": "Electrical & Electronic Manufacturing",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2009
                }
            },
            "school": {
                "name": "The Faculty of Engineering at Lund University",
                "logo": "https://media.licdn.com/dms/image/C560BAQFDkzosSqw3jA/company-logo_400_400/0/1538726590102?e=1703721600&v=beta&t=rsbee_pjhD7zAzgOjwIqRHwqKBucSXdahKDZJZSbmt0",
                "url": "https://www.linkedin.com/school/lunds-tekniska-h%C3%B6gskola/"
            },
            "degree_name": "Masters in Science",
            "field_of_study": "System On Chip",
            "grade": null
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2002
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2006
                }
            },
            "school": {
                "name": "Jawaharlal Nehru Technological University",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQF6hcspfBqstw/company-logo_400_400/0/1519935667371?e=1703721600&v=beta&t=KtskrVMUmpk5RAaNnHUtgLFrLBMLM3RULtWAxDZ0910",
                "url": "https://www.linkedin.com/school/jawaharlal-nehru-technological-university/"
            },
            "degree_name": "Bachelors in Technology(Btech)",
            "field_of_study": "Electronics and Communications",
            "grade": null
        }
    ],
    "patents": [],
    "awards": [],
    "certifications": [
        {
            "name": "Essentials of FPGA design",
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Doulus",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": null
        }
    ],
    "organizations": [],
    "projects": [
        {
            "title": "DROPS",
            "date": {
                "start": {
                    "month": 4,
                    "day": null,
                    "year": 2013
                },
                "end": {
                    "month": 4,
                    "day": null,
                    "year": 2013
                }
            },
            "description": null,
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Rajender",
                    "last_name": "Baddam",
                    "name": null,
                    "headline": "FPGA Design Engineer | Design,Implementation,Verification,Validation "
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Aran",
                    "last_name": "Mol",
                    "name": null,
                    "headline": "Data Scientist at StormGeo"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Lucia",
                    "last_name": "Paganini",
                    "name": null,
                    "headline": "Medical Physicist at Istituto Clinico Humanitas"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Erik",
                    "last_name": "Kallen",
                    "name": null,
                    "headline": "Co-Founder at EVAbits"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Arjen",
                    "last_name": "Bogerman",
                    "name": null,
                    "headline": "Co-owner EVAbits BV"
                }
            ]
        },
        {
            "title": "Design of Cellular Neural Network(CNNs) for Image processing(VLSI Architecture)",
            "date": {
                "start": {
                    "month": 11,
                    "day": null,
                    "year": 2007
                },
                "end": {
                    "month": 4,
                    "day": null,
                    "year": 2008
                }
            },
            "description": "Developed a Cellular Neural Network with complete FPGA design flow using VHDL for image processing",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Rajender",
                    "last_name": "Baddam",
                    "name": null,
                    "headline": "FPGA Design Engineer | Design,Implementation,Verification,Validation "
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Ravi",
                    "last_name": "Narayanan",
                    "name": null,
                    "headline": "Senior Staff Engineer at Qualcomm"
                }
            ]
        },
        {
            "title": "Design of Reconfigurable FIR filter for DSP applications",
            "date": {
                "start": {
                    "month": 11,
                    "day": null,
                    "year": 2006
                },
                "end": {
                    "month": 4,
                    "day": null,
                    "year": 2007
                }
            },
            "description": "Developed a Reconfigurable FIR Filter with complete ASIC design flow using VHDL. The design has to implement Time Multiplexed Fir Filter with configuration interface",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Rajender",
                    "last_name": "Baddam",
                    "name": null,
                    "headline": "FPGA Design Engineer | Design,Implementation,Verification,Validation "
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Ravi",
                    "last_name": "Narayanan",
                    "name": null,
                    "headline": "Senior Staff Engineer at Qualcomm"
                }
            ]
        },
        {
            "title": "Design of Controller Area Network(CAN)",
            "date": {
                "start": {
                    "month": 12,
                    "day": null,
                    "year": 2005
                },
                "end": {
                    "month": 4,
                    "day": null,
                    "year": 2006
                }
            },
            "description": "Project work involves the design of CAN chip using verilog HDL, which has transmitter and receiver. CAN is a serial communications protocol with features like multimaster, single channel, multicasting, CSMA/CD etc.",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Rajender",
                    "last_name": "Baddam",
                    "name": null,
                    "headline": "FPGA Design Engineer | Design,Implementation,Verification,Validation "
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Venugopal",
                    "last_name": "Kanneboina",
                    "name": null,
                    "headline": "Design Verification Engineer at Apple"
                }
            ]
        }
    ],
    "publications": [],
    "courses": [
        {
            "name": "Verification using System verilog",
            "number": null
        },
        {
            "name": "xilinx FPGA design",
            "number": null
        }
    ],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": 17972768,
                "name": "Celestia Satellite Test & Simulation BV",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQEJQBUkmrc7vA/company-logo_400_400/0/1519877858743?e=1703721600&v=beta&t=5_FOH9Fmuoxa3vd6jV1kgIP7lu-EjN9cgIaLiac8QS0",
                "url": "https://www.linkedin.com/company/celestia-sts/",
                "employees": {
                    "start": 11,
                    "end": 50
                }
            },
            "date": {
                "start": {
                    "month": 2,
                    "day": null,
                    "year": 2017
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": "Noordwijk, Netherlands",
                    "date": {
                        "start": {
                            "month": 2,
                            "day": null,
                            "year": 2017
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "Celestia STS",
                    "description": null,
                    "title": "FPGA Design Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": null,
                "name": "INCAS\u00b3",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 12,
                    "day": null,
                    "year": 2010
                },
                "end": {
                    "month": 1,
                    "day": null,
                    "year": 2017
                }
            },
            "profile_positions": [
                {
                    "location": "Assen, Netherlands",
                    "date": {
                        "start": {
                            "month": 12,
                            "day": null,
                            "year": 2010
                        },
                        "end": {
                            "month": 1,
                            "day": null,
                            "year": 2017
                        }
                    },
                    "company": "INCAS\u00b3",
                    "description": "Currently working on projects for the radiation detection research line within INCAS\u00b3.  Expertise includes hardware programming, targeting Field Programmable Gate Arrays (FPGA\u2019s) for digital signal processing and embedded processing applications.  Develops prototypes using FPGA\u2019s for slow and fast radiation sensors.",
                    "title": "FPGA Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 1088,
                "name": "NXP",
                "logo": "https://media.licdn.com/dms/image/C510BAQFopDEhRcpz9g/company-logo_400_400/0/1519855915315?e=1703721600&v=beta&t=eX4VOzxpSqMPm7vRUcHWlZJuKSUSTb8F8TdbyJUHXl8",
                "url": "https://www.linkedin.com/company/nxp-semiconductors/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2009
                },
                "end": {
                    "month": 10,
                    "day": null,
                    "year": 2009
                }
            },
            "profile_positions": [
                {
                    "location": "Nijmegen Area, Netherlands",
                    "date": {
                        "start": {
                            "month": 1,
                            "day": null,
                            "year": 2009
                        },
                        "end": {
                            "month": 10,
                            "day": null,
                            "year": 2009
                        }
                    },
                    "company": "NXP Semiconductors",
                    "description": "Future embedded systems use Network on Chip technology. On this network, tiles of sub-embedded systems are connected. For inter-tile communication over the network, a communication module is required between the sub embedded system and the network\u2013FIFO. The module is called, Communication Assist, which is similar to a DMA controller. This module has been designed by a Hatley&Pirbhai design methodology and implemented in VHDL language.",
                    "title": "Design and Analysis of DMA controller on Network on chip",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "Integration",
        "VHDL",
        "Verilog",
        "ASIC",
        "ModelSim",
        "FPGA",
        "Hardware Architecture",
        "Embedded Systems",
        "VLSI",
        "Digital Signal Processors",
        "Image Processing",
        "Quartus",
        "Simulations",
        "C",
        "Xilinx ISE",
        "Logic Synthesis",
        "IC",
        "Spectre",
        "Cadence",
        "Integrated Circuit Design"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}