#! 
:ivl_version "13.0 (devel)" "(s20251012-41-g4f31fec5c-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2009.vpi";
S_0000021968d2a220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021968d2bf30 .scope module, "irq_router_tb" "irq_router_tb" 3 4;
 .timescale -9 -12;
P_0000021968cc7ad0 .param/l "NUM_CPU_INT" 1 3 6, +C4<00000000000000000000000000000010>;
P_0000021968cc7b08 .param/l "NUM_CPU_NMI" 1 3 7, +C4<00000000000000000000000000000001>;
P_0000021968cc7b40 .param/l "NUM_SLOTS" 1 3 5, +C4<00000000000000000000000000000011>;
P_0000021968cc7b78 .param/l "NUM_TILE_INT_CH" 1 3 8, +C4<00000000000000000000000000000010>;
P_0000021968cc7bb0 .param/l "SLOT_IDX_WIDTH" 1 3 9, +C4<00000000000000000000000000000010>;
v0000021968d7e300_0 .var "cfg_addr", 7 0;
v0000021968d7c5a0_0 .var "cfg_wdata", 7 0;
v0000021968d7c640_0 .var "cfg_wr_en", 0 0;
v0000021968d7c6e0_0 .var "clk", 0 0;
v0000021968d7cf00_0 .net "cpu_int", 1 0, v0000021968d7d860_0;  1 drivers
v0000021968d7c780_0 .net "cpu_nmi", 0 0, v0000021968d7c8c0_0;  1 drivers
v0000021968d7c820_0 .var "irq_ack", 0 0;
v0000021968d7ca00_0 .net "irq_int_active", 0 0, L_0000021968d2b860;  1 drivers
v0000021968d7cb40_0 .net "irq_int_slot", 1 0, L_0000021968d7d360;  1 drivers
v0000021968d7cc80_0 .var "rst_n", 0 0;
v0000021968d7cd20_0 .net "slot_ack", 2 0, v0000021968d7caa0_0;  1 drivers
v0000021968d7cdc0_0 .var "tile_int_req", 5 0;
v0000021968d7cfa0_0 .var "tile_nmi_req", 2 0;
S_0000021968d263a0 .scope autotask, "cfg_write" "cfg_write" 3 74, 3 74 0, S_0000021968d2bf30;
 .timescale -9 -12;
v0000021968cc4590_0 .var/2s "addr", 7 0;
v0000021968cc5350_0 .var/2s "data", 7 0;
TD_irq_router_tb.cfg_write ;
    %wait E_0000021968d30c60;
    %load/vec4 v0000021968cc4590_0;
    %assign/vec4 v0000021968d7e300_0, 0;
    %load/vec4 v0000021968cc5350_0;
    %assign/vec4 v0000021968d7c5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021968d7c640_0, 0;
    %wait E_0000021968d30c60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021968d7c640_0, 0;
    %end;
S_0000021968d26530 .scope module, "dut" "irq_router" 3 31, 4 25 0, S_0000021968d2bf30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cfg_clk";
    .port_info 3 /INPUT 6 "tile_int_req";
    .port_info 4 /INPUT 3 "tile_nmi_req";
    .port_info 5 /INPUT 1 "irq_ack";
    .port_info 6 /OUTPUT 2 "cpu_int";
    .port_info 7 /OUTPUT 1 "cpu_nmi";
    .port_info 8 /OUTPUT 3 "slot_ack";
    .port_info 9 /OUTPUT 1 "irq_int_active";
    .port_info 10 /OUTPUT 2 "irq_int_slot";
    .port_info 11 /INPUT 1 "cfg_wr_en";
    .port_info 12 /INPUT 1 "cfg_rd_en";
    .port_info 13 /INPUT 8 "cfg_addr";
    .port_info 14 /INPUT 8 "cfg_wdata";
P_0000021968c76ec0 .param/l "CFG_ADDR_WIDTH" 0 4 30, +C4<00000000000000000000000000001000>;
P_0000021968c76ef8 .param/l "CH_IDX_WIDTH" 1 4 65, +C4<00000000000000000000000000000001>;
P_0000021968c76f30 .param/l "NUM_CPU_INT" 0 4 27, +C4<00000000000000000000000000000010>;
P_0000021968c76f68 .param/l "NUM_CPU_NMI" 0 4 28, +C4<00000000000000000000000000000001>;
P_0000021968c76fa0 .param/l "NUM_SLOTS" 0 4 26, +C4<00000000000000000000000000000011>;
P_0000021968c76fd8 .param/l "NUM_TILE_INT_CH" 0 4 29, +C4<00000000000000000000000000000010>;
P_0000021968c77010 .param/l "SLOT_IDX_WIDTH" 0 4 31, +C4<00000000000000000000000000000010>;
L_0000021968d2b550 .functor AND 1, v0000021968cc4a90_0, L_0000021968d7d0e0, C4<1>, C4<1>;
L_0000021968d2b7f0 .functor AND 1, L_0000021968d2b550, L_0000021968d7d180, C4<1>, C4<1>;
L_0000021968d2ac20 .functor AND 1, L_0000021968d2b7f0, L_0000021968d7d2c0, C4<1>, C4<1>;
L_0000021968d2b860 .functor BUFZ 1, L_0000021968d2ac20, C4<0>, C4<0>, C4<0>;
v0000021968cc52b0_0 .net *"_ivl_1", 0 0, L_0000021968d7d0e0;  1 drivers
L_0000021968d9c0e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021968cc4630_0 .net *"_ivl_11", 29 0, L_0000021968d9c0e8;  1 drivers
L_0000021968d9c130 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000021968cc53f0_0 .net/2u *"_ivl_12", 31 0, L_0000021968d9c130;  1 drivers
v0000021968cc58f0_0 .net *"_ivl_14", 0 0, L_0000021968d7d2c0;  1 drivers
L_0000021968d9c178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021968cc5490_0 .net/2u *"_ivl_20", 1 0, L_0000021968d9c178;  1 drivers
v0000021968cc3d70_0 .net *"_ivl_3", 0 0, L_0000021968d2b550;  1 drivers
v0000021968cc57b0_0 .net *"_ivl_5", 0 0, L_0000021968d7d180;  1 drivers
v0000021968cc3eb0_0 .net *"_ivl_7", 0 0, L_0000021968d2b7f0;  1 drivers
v0000021968cc3f50_0 .net *"_ivl_8", 31 0, L_0000021968d7d220;  1 drivers
v0000021968cc41d0_0 .var "active_ch", 0 0;
v0000021968cc4270_0 .var "active_ch_next", 0 0;
v0000021968cc4310_0 .var "active_cpu_idx", 4 0;
v0000021968cc5850_0 .var "active_cpu_idx_next", 4 0;
v0000021968cc5990_0 .net "active_int_routed", 0 0, L_0000021968d2ac20;  1 drivers
v0000021968cc4770_0 .var "active_is_nmi", 0 0;
v0000021968cc5ad0_0 .var "active_is_nmi_next", 0 0;
v0000021968cc49f0_0 .var "active_slot", 1 0;
v0000021968cc43b0_0 .var "active_slot_next", 1 0;
v0000021968cc4a90_0 .var "active_valid", 0 0;
v0000021968cc3ff0_0 .var "active_valid_next", 0 0;
v0000021968cc4b30_0 .var/i "c", 31 0;
v0000021968cc4bd0_0 .net "cfg_addr", 7 0, v0000021968d7e300_0;  1 drivers
v0000021968cdf5c0_0 .net "cfg_clk", 0 0, v0000021968d7c6e0_0;  1 drivers
L_0000021968d9c1c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021968cdf200_0 .net "cfg_rd_en", 0 0, L_0000021968d9c1c0;  1 drivers
v0000021968cdf700_0 .net "cfg_wdata", 7 0, v0000021968d7c5a0_0;  1 drivers
v0000021968cdf8e0_0 .net "cfg_wr_en", 0 0, v0000021968d7c640_0;  1 drivers
v0000021968d7dea0_0 .net "clk", 0 0, v0000021968d7c6e0_0;  alias, 1 drivers
v0000021968d7d860_0 .var "cpu_int", 1 0;
v0000021968d7c8c0_0 .var "cpu_nmi", 0 0;
v0000021968d7df40 .array "int_route_slot_ch", 5 0, 4 0;
v0000021968d7ce60_0 .net "irq_ack", 0 0, v0000021968d7c820_0;  1 drivers
v0000021968d7c960_0 .net "irq_int_active", 0 0, L_0000021968d2b860;  alias, 1 drivers
v0000021968d7d900_0 .net "irq_int_slot", 1 0, L_0000021968d7d360;  alias, 1 drivers
v0000021968d7e440 .array "nmi_route_slot", 2 0, 4 0;
v0000021968d7d7c0_0 .var "pending_int", 5 0;
v0000021968d7cbe0_0 .var "pending_int_next", 5 0;
v0000021968d7d9a0_0 .var "pending_nmi", 2 0;
v0000021968d7da40_0 .var "pending_nmi_next", 2 0;
v0000021968d7d400_0 .var "route_entry", 4 0;
v0000021968d7d4a0_0 .net "rst_n", 0 0, v0000021968d7cc80_0;  1 drivers
v0000021968d7d040_0 .var/i "s", 31 0;
v0000021968d7caa0_0 .var "slot_ack", 2 0;
v0000021968d7dc20_0 .net "tile_int_req", 5 0, v0000021968d7cdc0_0;  1 drivers
v0000021968d7e3a0_0 .net "tile_nmi_req", 2 0, v0000021968d7cfa0_0;  1 drivers
E_0000021968d308a0 .event anyedge, v0000021968d7ce60_0, v0000021968cc4a90_0, v0000021968cc4770_0, v0000021968cc49f0_0;
E_0000021968d303e0 .event anyedge, v0000021968cc4a90_0, v0000021968cc4770_0, v0000021968cc4310_0;
E_0000021968d30960/0 .event negedge, v0000021968d7d4a0_0;
E_0000021968d30960/1 .event posedge, v0000021968cdf5c0_0;
E_0000021968d30960 .event/or E_0000021968d30960/0, E_0000021968d30960/1;
E_0000021968d30c60 .event posedge, v0000021968cdf5c0_0;
E_0000021968d30e60/0 .event anyedge, v0000021968d7d7c0_0, v0000021968d7d9a0_0, v0000021968cc4a90_0, v0000021968cc4770_0;
v0000021968d7df40_0 .array/port v0000021968d7df40, 0;
E_0000021968d30e60/1 .event anyedge, v0000021968cc49f0_0, v0000021968cc41d0_0, v0000021968cc4310_0, v0000021968d7df40_0;
v0000021968d7df40_1 .array/port v0000021968d7df40, 1;
v0000021968d7df40_2 .array/port v0000021968d7df40, 2;
v0000021968d7df40_3 .array/port v0000021968d7df40, 3;
v0000021968d7df40_4 .array/port v0000021968d7df40, 4;
E_0000021968d30e60/2 .event anyedge, v0000021968d7df40_1, v0000021968d7df40_2, v0000021968d7df40_3, v0000021968d7df40_4;
v0000021968d7df40_5 .array/port v0000021968d7df40, 5;
v0000021968d7e440_0 .array/port v0000021968d7e440, 0;
E_0000021968d30e60/3 .event anyedge, v0000021968d7df40_5, v0000021968d7d400_0, v0000021968d7dc20_0, v0000021968d7e440_0;
v0000021968d7e440_1 .array/port v0000021968d7e440, 1;
v0000021968d7e440_2 .array/port v0000021968d7e440, 2;
E_0000021968d30e60/4 .event anyedge, v0000021968d7e440_1, v0000021968d7e440_2, v0000021968d7e3a0_0, v0000021968cc3ff0_0;
E_0000021968d30e60/5 .event anyedge, v0000021968d7da40_0, v0000021968d7cbe0_0;
E_0000021968d30e60 .event/or E_0000021968d30e60/0, E_0000021968d30e60/1, E_0000021968d30e60/2, E_0000021968d30e60/3, E_0000021968d30e60/4, E_0000021968d30e60/5;
L_0000021968d7d0e0 .reduce/nor v0000021968cc4770_0;
L_0000021968d7d180 .part v0000021968cc4310_0, 4, 1;
L_0000021968d7d220 .concat [ 2 30 0 0], v0000021968cc49f0_0, L_0000021968d9c0e8;
L_0000021968d7d2c0 .cmp/gt 32, L_0000021968d9c130, L_0000021968d7d220;
L_0000021968d7d360 .functor MUXZ 2, L_0000021968d9c178, v0000021968cc49f0_0, L_0000021968d2ac20, C4<>;
S_0000021968c771c0 .scope begin, "$unm_blk_35" "$unm_blk_35" 4 247, 4 247 0, S_0000021968d26530;
 .timescale -9 -12;
v0000021968cc3cd0_0 .var/i "ch_sel", 31 0;
v0000021968cc5210_0 .var/i "idx", 31 0;
v0000021968cc5530_0 .var/i "slot_sel", 31 0;
S_0000021968d36940 .scope autofunction.vec4.u32, "int_idx" "int_idx" 4 105, 4 105 0, S_0000021968d26530;
 .timescale -9 -12;
v0000021968cc50d0_0 .var/i "ch", 31 0;
; Variable int_idx is vec4 return value of scope S_0000021968d36940
v0000021968cc4950_0 .var/i "slot", 31 0;
TD_irq_router_tb.dut.int_idx ;
    %load/vec4 v0000021968cc4950_0;
    %muli 2, 0, 32;
    %load/vec4 v0000021968cc50d0_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to int_idx (store_vec4_to_lval)
    %end;
S_0000021968d36ce0 .scope autofunction.vec2.u32, "int_idx" "int_idx" 3 69, 3 69 0, S_0000021968d2bf30;
 .timescale -9 -12;
v0000021968d7dfe0_0 .var/2s "ch", 31 0;
; Variable int_idx is bool return value of scope S_0000021968d36ce0
v0000021968d7dd60_0 .var/2s "slot", 31 0;
TD_irq_router_tb.int_idx ;
    %load/vec4 v0000021968d7dd60_0;
    %muli 2, 0, 32;
    %load/vec4 v0000021968d7dfe0_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to int_idx (store_vec4_to_lval)
    %end;
S_0000021968d39210 .scope autotask, "pulse_irq_ack" "pulse_irq_ack" 3 101, 3 101 0, S_0000021968d2bf30;
 .timescale -9 -12;
TD_irq_router_tb.pulse_irq_ack ;
    %wait E_0000021968d30c60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021968d7c820_0, 0;
    %wait E_0000021968d30c60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021968d7c820_0, 0;
    %end;
S_0000021968d393a0 .scope autotask, "route_int" "route_int" 3 85, 3 85 0, S_0000021968d2bf30;
 .timescale -9 -12;
v0000021968d7d540_0 .var/2s "ch", 31 0;
v0000021968d7e080_0 .var/2s "cpu_idx", 31 0;
v0000021968d7db80_0 .var/2u "enable", 0 0;
v0000021968d7dcc0_0 .var/2s "entry", 7 0;
v0000021968d7e120_0 .var/2s "slot", 31 0;
TD_irq_router_tb.route_int ;
    %load/vec4 v0000021968d7db80_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 128, 0, 8;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %load/vec4 v0000021968d7e080_0;
    %parti/s 4, 0, 2;
    %pad/u 8;
    %or;
    %store/vec4 v0000021968d7dcc0_0, 0, 8;
    %alloc S_0000021968d263a0;
    %load/vec4 v0000021968d7e120_0;
    %muli 2, 0, 32;
    %load/vec4 v0000021968d7d540_0;
    %add;
    %pad/s 8;
    %store/vec4 v0000021968cc4590_0, 0, 8;
    %load/vec4 v0000021968d7dcc0_0;
    %store/vec4 v0000021968cc5350_0, 0, 8;
    %fork TD_irq_router_tb.cfg_write, S_0000021968d263a0;
    %join;
    %free S_0000021968d263a0;
    %end;
S_0000021968d39530 .scope autotask, "route_nmi" "route_nmi" 3 93, 3 93 0, S_0000021968d2bf30;
 .timescale -9 -12;
v0000021968d7de00_0 .var/2s "cpu_idx", 31 0;
v0000021968d7d720_0 .var/2u "enable", 0 0;
v0000021968d7e1c0_0 .var/2s "entry", 7 0;
v0000021968d7e260_0 .var/2s "slot", 31 0;
TD_irq_router_tb.route_nmi ;
    %load/vec4 v0000021968d7d720_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 128, 0, 8;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %load/vec4 v0000021968d7de00_0;
    %parti/s 4, 0, 2;
    %pad/u 8;
    %or;
    %store/vec4 v0000021968d7e1c0_0, 0, 8;
    %alloc S_0000021968d263a0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0000021968d7e260_0;
    %add;
    %pad/s 8;
    %store/vec4 v0000021968cc4590_0, 0, 8;
    %load/vec4 v0000021968d7e1c0_0;
    %store/vec4 v0000021968cc5350_0, 0, 8;
    %fork TD_irq_router_tb.cfg_write, S_0000021968d263a0;
    %join;
    %free S_0000021968d263a0;
    %end;
S_0000021968d396c0 .scope begin, "tests" "tests" 3 111, 3 111 0, S_0000021968d2bf30;
 .timescale -9 -12;
E_0000021968d30320 .event posedge, v0000021968d7d4a0_0;
    .scope S_0000021968d26530;
T_6 ;
    %wait E_0000021968d30e60;
    %load/vec4 v0000021968d7d7c0_0;
    %store/vec4 v0000021968d7cbe0_0, 0, 6;
    %load/vec4 v0000021968d7d9a0_0;
    %store/vec4 v0000021968d7da40_0, 0, 3;
    %load/vec4 v0000021968cc4a90_0;
    %store/vec4 v0000021968cc3ff0_0, 0, 1;
    %load/vec4 v0000021968cc4770_0;
    %store/vec4 v0000021968cc5ad0_0, 0, 1;
    %load/vec4 v0000021968cc49f0_0;
    %store/vec4 v0000021968cc43b0_0, 0, 2;
    %load/vec4 v0000021968cc41d0_0;
    %store/vec4 v0000021968cc4270_0, 0, 1;
    %load/vec4 v0000021968cc4310_0;
    %store/vec4 v0000021968cc5850_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d040_0, 0, 32;
T_6.0 ; Top of for-loop
    %load/vec4 v0000021968d7d040_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968cc4b30_0, 0, 32;
T_6.3 ; Top of for-loop
    %load/vec4 v0000021968cc4b30_0;
    %cmpi/s 2, 0, 32;
	  %jmp/0xz T_6.4, 5;
    %load/vec4 v0000021968d7d040_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000021968cc4b30_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021968d7df40, 4;
    %store/vec4 v0000021968d7d400_0, 0, 5;
    %load/vec4 v0000021968d7d400_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0000021968d7dc20_0;
    %alloc S_0000021968d36940;
    %load/vec4 v0000021968d7d040_0;
    %load/vec4 v0000021968cc4b30_0;
    %store/vec4 v0000021968cc50d0_0, 0, 32;
    %store/vec4 v0000021968cc4950_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.dut.int_idx, S_0000021968d36940;
    %free S_0000021968d36940;
    %part/s 1;
    %alloc S_0000021968d36940;
    %load/vec4 v0000021968d7d040_0;
    %load/vec4 v0000021968cc4b30_0;
    %store/vec4 v0000021968cc50d0_0, 0, 32;
    %store/vec4 v0000021968cc4950_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.dut.int_idx, S_0000021968d36940;
    %free S_0000021968d36940;
    %ix/vec4/s 4;
    %store/vec4 v0000021968d7cbe0_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %alloc S_0000021968d36940;
    %load/vec4 v0000021968d7d040_0;
    %load/vec4 v0000021968cc4b30_0;
    %store/vec4 v0000021968cc50d0_0, 0, 32;
    %store/vec4 v0000021968cc4950_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.dut.int_idx, S_0000021968d36940;
    %free S_0000021968d36940;
    %ix/vec4/s 4;
    %store/vec4 v0000021968d7cbe0_0, 4, 1;
T_6.7 ;
T_6.5 ; for-loop step statement
    %load/vec4 v0000021968cc4b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021968cc4b30_0, 0, 32;
    %jmp T_6.3;
T_6.4 ; for-loop exit label
    %ix/getv/s 4, v0000021968d7d040_0;
    %load/vec4a v0000021968d7e440, 4;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0000021968d7e3a0_0;
    %load/vec4 v0000021968d7d040_0;
    %part/s 1;
    %ix/getv/s 4, v0000021968d7d040_0;
    %store/vec4 v0000021968d7da40_0, 4, 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000021968d7d040_0;
    %store/vec4 v0000021968d7da40_0, 4, 1;
T_6.9 ;
T_6.2 ; for-loop step statement
    %load/vec4 v0000021968d7d040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021968d7d040_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %load/vec4 v0000021968cc4a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0000021968cc4770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0000021968d7e3a0_0;
    %load/vec4 v0000021968cc49f0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968cc3ff0_0, 0, 1;
T_6.14 ;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0000021968d7dc20_0;
    %alloc S_0000021968d36940;
    %load/vec4 v0000021968cc49f0_0;
    %pad/u 32;
    %load/vec4 v0000021968cc41d0_0;
    %pad/u 32;
    %store/vec4 v0000021968cc50d0_0, 0, 32;
    %store/vec4 v0000021968cc4950_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.dut.int_idx, S_0000021968d36940;
    %free S_0000021968d36940;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968cc3ff0_0, 0, 1;
T_6.16 ;
T_6.13 ;
T_6.10 ;
    %load/vec4 v0000021968cc3ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968cc3ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968cc5ad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021968cc43b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968cc4270_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021968cc5850_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d040_0, 0, 32;
T_6.20 ; Top of for-loop
    %load/vec4 v0000021968d7d040_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_6.21, 5;
    %load/vec4 v0000021968cc3ff0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.25, 9;
    %load/vec4 v0000021968d7da40_0;
    %load/vec4 v0000021968d7d040_0;
    %part/s 1;
    %and;
T_6.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.23, 8;
    %ix/getv/s 4, v0000021968d7d040_0;
    %load/vec4a v0000021968d7e440, 4;
    %store/vec4 v0000021968d7d400_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968cc3ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968cc5ad0_0, 0, 1;
    %load/vec4 v0000021968d7d040_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000021968cc43b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968cc4270_0, 0, 1;
    %load/vec4 v0000021968d7d400_0;
    %store/vec4 v0000021968cc5850_0, 0, 5;
T_6.23 ;
T_6.22 ; for-loop step statement
    %load/vec4 v0000021968d7d040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021968d7d040_0, 0, 32;
    %jmp T_6.20;
T_6.21 ; for-loop exit label
    %load/vec4 v0000021968cc3ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d040_0, 0, 32;
T_6.28 ; Top of for-loop
    %load/vec4 v0000021968d7d040_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_6.29, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968cc4b30_0, 0, 32;
T_6.31 ; Top of for-loop
    %load/vec4 v0000021968cc4b30_0;
    %cmpi/s 2, 0, 32;
	  %jmp/0xz T_6.32, 5;
    %load/vec4 v0000021968cc3ff0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.36, 9;
    %load/vec4 v0000021968d7cbe0_0;
    %alloc S_0000021968d36940;
    %load/vec4 v0000021968d7d040_0;
    %load/vec4 v0000021968cc4b30_0;
    %store/vec4 v0000021968cc50d0_0, 0, 32;
    %store/vec4 v0000021968cc4950_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.dut.int_idx, S_0000021968d36940;
    %free S_0000021968d36940;
    %part/s 1;
    %and;
T_6.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %load/vec4 v0000021968d7d040_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000021968cc4b30_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021968d7df40, 4;
    %store/vec4 v0000021968d7d400_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968cc3ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968cc5ad0_0, 0, 1;
    %load/vec4 v0000021968d7d040_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000021968cc43b0_0, 0, 2;
    %load/vec4 v0000021968cc4b30_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000021968cc4270_0, 0, 1;
    %load/vec4 v0000021968d7d400_0;
    %store/vec4 v0000021968cc5850_0, 0, 5;
T_6.34 ;
T_6.33 ; for-loop step statement
    %load/vec4 v0000021968cc4b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021968cc4b30_0, 0, 32;
    %jmp T_6.31;
T_6.32 ; for-loop exit label
T_6.30 ; for-loop step statement
    %load/vec4 v0000021968d7d040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021968d7d040_0, 0, 32;
    %jmp T_6.28;
T_6.29 ; for-loop exit label
T_6.26 ;
T_6.18 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021968d26530;
T_7 ;
    %wait E_0000021968d30c60;
    %load/vec4 v0000021968d7d4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021968d7d7c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021968d7d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021968cc4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021968cc4770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021968cc49f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021968cc41d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021968cc4310_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021968d7cbe0_0;
    %assign/vec4 v0000021968d7d7c0_0, 0;
    %load/vec4 v0000021968d7da40_0;
    %assign/vec4 v0000021968d7d9a0_0, 0;
    %load/vec4 v0000021968cc3ff0_0;
    %assign/vec4 v0000021968cc4a90_0, 0;
    %load/vec4 v0000021968cc5ad0_0;
    %assign/vec4 v0000021968cc4770_0, 0;
    %load/vec4 v0000021968cc43b0_0;
    %assign/vec4 v0000021968cc49f0_0, 0;
    %load/vec4 v0000021968cc4270_0;
    %assign/vec4 v0000021968cc41d0_0, 0;
    %load/vec4 v0000021968cc5850_0;
    %assign/vec4 v0000021968cc4310_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021968d26530;
T_8 ;
    %wait E_0000021968d30960;
    %load/vec4 v0000021968d7d4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d040_0, 0, 32;
T_8.2 ; Top of for-loop
    %load/vec4 v0000021968d7d040_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0000021968d7d040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021968d7e440, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968cc4b30_0, 0, 32;
T_8.5 ; Top of for-loop
    %load/vec4 v0000021968cc4b30_0;
    %cmpi/s 2, 0, 32;
	  %jmp/0xz T_8.6, 5;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0000021968d7d040_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000021968cc4b30_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021968d7df40, 0, 4;
T_8.7 ; for-loop step statement
    %load/vec4 v0000021968cc4b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021968cc4b30_0, 0, 32;
    %jmp T_8.5;
T_8.6 ; for-loop exit label
T_8.4 ; for-loop step statement
    %load/vec4 v0000021968d7d040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021968d7d040_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021968cdf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %fork t_1, S_0000021968c771c0;
    %jmp t_0;
    .scope S_0000021968c771c0;
t_1 ;
    %load/vec4 v0000021968cc4bd0_0;
    %pad/u 32;
    %store/vec4 v0000021968cc5210_0, 0, 32;
    %load/vec4 v0000021968cc5210_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz  T_8.10, 5;
    %load/vec4 v0000021968cc5210_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v0000021968cc5530_0, 0, 32;
    %load/vec4 v0000021968cc5210_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %store/vec4 v0000021968cc3cd0_0, 0, 32;
    %load/vec4 v0000021968cdf700_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000021968cdf700_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021968cc5530_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000021968cc3cd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021968d7df40, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000021968cc5210_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_8.12, 5;
    %load/vec4 v0000021968cc5210_0;
    %subi 6, 0, 32;
    %store/vec4 v0000021968cc5530_0, 0, 32;
    %load/vec4 v0000021968cdf700_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000021968cdf700_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000021968cc5530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021968d7e440, 0, 4;
T_8.12 ;
T_8.11 ;
    %end;
    .scope S_0000021968d26530;
t_0 %join;
T_8.8 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021968d26530;
T_9 ;
    %wait E_0000021968d303e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021968d7d860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968d7c8c0_0, 0, 1;
    %load/vec4 v0000021968cc4a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0000021968cc4770_0;
    %nor/r;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0000021968cc4310_0;
    %parti/s 1, 4, 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000021968cc4310_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021968cc4310_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %store/vec4 v0000021968d7d860_0, 4, 1;
T_9.4 ;
T_9.0 ;
    %load/vec4 v0000021968cc4a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.9, 10;
    %load/vec4 v0000021968cc4770_0;
    %and;
T_9.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.8, 9;
    %load/vec4 v0000021968cc4310_0;
    %parti/s 1, 4, 4;
    %and;
T_9.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0000021968cc4310_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021968cc4310_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %store/vec4 v0000021968d7c8c0_0, 4, 1;
T_9.10 ;
T_9.6 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000021968d26530;
T_10 ;
    %wait E_0000021968d308a0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021968d7caa0_0, 0, 3;
    %load/vec4 v0000021968d7ce60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %load/vec4 v0000021968cc4a90_0;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0000021968cc4770_0;
    %nor/r;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000021968cc49f0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_10.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000021968cc49f0_0;
    %store/vec4 v0000021968d7caa0_0, 4, 1;
T_10.4 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021968d2bf30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968d7c6e0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021968d7c6e0_0;
    %inv;
    %store/vec4 v0000021968d7c6e0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0000021968d2bf30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968d7cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968d7c640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968d7c820_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021968d7e300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021968d7c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021968d7cdc0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021968d7cfa0_0, 0, 3;
    %pushi/vec4 5, 0, 32;
T_12.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7cc80_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000021968d2bf30;
T_13 ;
    %fork t_3, S_0000021968d396c0;
    %jmp t_2;
    .scope S_0000021968d396c0;
t_3 ;
    %wait E_0000021968d30320;
    %wait E_0000021968d30c60;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 0, 0, 2;
    %jmp/1 T_13.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000021968d7c780_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_13.3;
    %jmp/1 T_13.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000021968d7cd20_0;
    %cmpi/ne 0, 0, 3;
    %flag_or 6, 8;
T_13.2;
    %jmp/0xz  T_13.0, 6;
    %vpi_call/w 3 118 "$fatal", 32'sb00000000000000000000000000000001, "Test0 fail: outputs not idle after reset cpu_int=%b cpu_nmi=%b slot_ack=%b", v0000021968d7cf00_0, v0000021968d7c780_0, v0000021968d7cd20_0 {0 0 0};
T_13.0 ;
    %alloc S_0000021968d393a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021968d7cdc0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021968d7cfa0_0, 0, 3;
    %wait E_0000021968d30c60;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.4 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.5, 5;
    %jmp/1 T_13.5, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.4;
T_13.5 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 1, 0, 2;
    %jmp/1 T_13.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000021968d7c780_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_13.8;
    %jmp/0xz  T_13.6, 6;
    %vpi_call/w 3 129 "$fatal", 32'sb00000000000000000000000000000001, "Test1 fail: cpu_int=%b cpu_nmi=%b", v0000021968d7cf00_0, v0000021968d7c780_0 {0 0 0};
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.9 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.10, 5;
    %jmp/1 T_13.10, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.9;
T_13.10 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_13.11, 6;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "Test1 fail: cpu_int did not clear" {0 0 0};
T_13.11 ;
    %alloc S_0000021968d393a0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021968d7cdc0_0, 0, 6;
    %wait E_0000021968d30c60;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.13 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.14, 5;
    %jmp/1 T_13.14, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.13;
T_13.14 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_13.15, 6;
    %vpi_call/w 3 141 "$fatal", 32'sb00000000000000000000000000000001, "Test2 fail: expected INT0 active" {0 0 0};
T_13.15 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %wait E_0000021968d30c60;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %wait E_0000021968d30c60;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.17 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.18, 5;
    %jmp/1 T_13.18, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.17;
T_13.18 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_13.19, 6;
    %vpi_call/w 3 150 "$fatal", 32'sb00000000000000000000000000000001, "Test2 fail: queued INT appeared cpu_int=%b", v0000021968d7cf00_0 {0 0 0};
T_13.19 ;
    %alloc S_0000021968d393a0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021968d7cdc0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.21 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.22, 5;
    %jmp/1 T_13.22, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.21;
T_13.22 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 0, 0, 2;
    %jmp/1 T_13.25, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000021968d7cd20_0;
    %cmpi/ne 0, 0, 3;
    %flag_or 6, 8;
T_13.25;
    %jmp/0xz  T_13.23, 6;
    %vpi_call/w 3 158 "$fatal", 32'sb00000000000000000000000000000001, "Test3 fail: unrouted IRQ affected outputs cpu_int=%b slot_ack=%b", v0000021968d7cf00_0, v0000021968d7cd20_0 {0 0 0};
T_13.23 ;
    %alloc S_0000021968d393a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.26 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.27, 5;
    %jmp/1 T_13.27, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.26;
T_13.27 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_13.28, 6;
    %vpi_call/w 3 164 "$fatal", 32'sb00000000000000000000000000000001, "Test3 fail: routed IRQ did not assert after unrouted" {0 0 0};
T_13.28 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %wait E_0000021968d30c60;
    %alloc S_0000021968d39530;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7d720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7de00_0, 0, 32;
    %fork TD_irq_router_tb.route_nmi, S_0000021968d39530;
    %join;
    %free S_0000021968d39530;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021968d7cdc0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021968d7cfa0_0, 0, 3;
    %alloc S_0000021968d393a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021968d7cfa0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.30 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.31, 5;
    %jmp/1 T_13.31, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.30;
T_13.31 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7c780_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_13.34, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_13.34;
    %jmp/0xz  T_13.32, 6;
    %vpi_call/w 3 178 "$fatal", 32'sb00000000000000000000000000000001, "Test4 fail: NMI not prioritized cpu_int=%b cpu_nmi=%b", v0000021968d7cf00_0, v0000021968d7c780_0 {0 0 0};
T_13.32 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021968d7cfa0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.35 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.36, 5;
    %jmp/1 T_13.36, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.35;
T_13.36 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_13.37, 6;
    %vpi_call/w 3 182 "$fatal", 32'sb00000000000000000000000000000001, "Test4 fail: INT not promoted after NMI cleared cpu_int=%b", v0000021968d7cf00_0 {0 0 0};
T_13.37 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %wait E_0000021968d30c60;
    %alloc S_0000021968d393a0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.39 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.40, 5;
    %jmp/1 T_13.40, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.39;
T_13.40 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_13.41, 6;
    %vpi_call/w 3 192 "$fatal", 32'sb00000000000000000000000000000001, "Test5 fail: expected slot0 first cpu_int=%b", v0000021968d7cf00_0 {0 0 0};
T_13.41 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.43 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.44, 5;
    %jmp/1 T_13.44, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.43;
T_13.44 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_13.45, 6;
    %vpi_call/w 3 196 "$fatal", 32'sb00000000000000000000000000000001, "Test5 fail: expected slot1 promoted cpu_int=%b", v0000021968d7cf00_0 {0 0 0};
T_13.45 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %wait E_0000021968d30c60;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021968d7cdc0_0, 0, 6;
    %alloc S_0000021968d393a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.47 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.48, 5;
    %jmp/1 T_13.48, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.47;
T_13.48 ;
    %pop/vec4 1;
    %alloc S_0000021968d39210;
    %fork TD_irq_router_tb.pulse_irq_ack, S_0000021968d39210;
    %join;
    %free S_0000021968d39210;
    %load/vec4 v0000021968d7cd20_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_13.49, 6;
    %vpi_call/w 3 207 "$fatal", 32'sb00000000000000000000000000000001, "Test6 fail: slot_ack=%b expected pulse on slot0", v0000021968d7cd20_0 {0 0 0};
T_13.49 ;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_13.51, 6;
    %vpi_call/w 3 209 "$fatal", 32'sb00000000000000000000000000000001, "Test6 fail: cpu_int cleared after ack cpu_int=%b", v0000021968d7cf00_0 {0 0 0};
T_13.51 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.53 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.54, 5;
    %jmp/1 T_13.54, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.53;
T_13.54 ;
    %pop/vec4 1;
    %alloc S_0000021968d39210;
    %fork TD_irq_router_tb.pulse_irq_ack, S_0000021968d39210;
    %join;
    %free S_0000021968d39210;
    %load/vec4 v0000021968d7cd20_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_13.55, 6;
    %vpi_call/w 3 216 "$fatal", 32'sb00000000000000000000000000000001, "Test7 fail: slot_ack pulsed while idle slot_ack=%b", v0000021968d7cd20_0 {0 0 0};
T_13.55 ;
    %alloc S_0000021968d393a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %alloc S_0000021968d393a0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %wait E_0000021968d30c60;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %wait E_0000021968d30c60;
    %alloc S_0000021968d393a0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %wait E_0000021968d30c60;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 3, 0, 32;
T_13.57 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.58, 5;
    %jmp/1 T_13.58, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.57;
T_13.58 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_13.59, 6;
    %vpi_call/w 3 233 "$fatal", 32'sb00000000000000000000000000000001, "Test8 fail: disabled pending IRQ became active cpu_int=%b", v0000021968d7cf00_0 {0 0 0};
T_13.59 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021968d7cdc0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021968d7cfa0_0, 0, 3;
    %wait E_0000021968d30c60;
    %alloc S_0000021968d393a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7e120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7d540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021968d7db80_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000021968d7e080_0, 0, 32;
    %fork TD_irq_router_tb.route_int, S_0000021968d393a0;
    %join;
    %free S_0000021968d393a0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.61 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.62, 5;
    %jmp/1 T_13.62, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.61;
T_13.62 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_13.63, 6;
    %vpi_call/w 3 243 "$fatal", 32'sb00000000000000000000000000000001, "Test9 fail: out-of-range route drove cpu_int=%b", v0000021968d7cf00_0 {0 0 0};
T_13.63 ;
    %alloc S_0000021968d39210;
    %fork TD_irq_router_tb.pulse_irq_ack, S_0000021968d39210;
    %join;
    %free S_0000021968d39210;
    %load/vec4 v0000021968d7cd20_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_13.65, 6;
    %vpi_call/w 3 246 "$fatal", 32'sb00000000000000000000000000000001, "Test9 fail: slot_ack not pulsed for active out-of-range irq slot_ack=%b", v0000021968d7cd20_0 {0 0 0};
T_13.65 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %alloc S_0000021968d36ce0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021968d7dfe0_0, 0, 32;
    %store/vec4 v0000021968d7dd60_0, 0, 32;
    %callf/vec4 TD_irq_router_tb.int_idx, S_0000021968d36ce0;
    %free S_0000021968d36ce0;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000021968d7cdc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
T_13.67 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.68, 5;
    %jmp/1 T_13.68, 4;
    %subi 1, 0, 32;
    %wait E_0000021968d30c60;
    %jmp T_13.67;
T_13.68 ;
    %pop/vec4 1;
    %load/vec4 v0000021968d7cf00_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_13.69, 6;
    %vpi_call/w 3 250 "$fatal", 32'sb00000000000000000000000000000001, "Test9 fail: cpu_int not zero after clearing out-of-range route cpu_int=%b", v0000021968d7cf00_0 {0 0 0};
T_13.69 ;
    %vpi_call/w 3 252 "$display", "All irq_router tests passed." {0 0 0};
    %vpi_call/w 3 253 "$finish" {0 0 0};
    %end;
    .scope S_0000021968d2bf30;
t_2 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "irq_router_tb.v";
    "irq_router.v";
