INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/radar_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'radar_core'
ERROR: [VRFC 10-8820] cannot read from 'out' object 'det_tvalid'; use 'buffer' or 'inout' instead [C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/radar_core.vhd:430]
ERROR: [VRFC 10-8350] formal port 'det_valid' of mode 'in' cannot be associated with actual port 'det_tvalid' of mode 'out' [C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/radar_core.vhd:430]
ERROR: [VRFC 10-3031] 'det_tvalid' with mode 'out' cannot be read [C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/radar_core.vhd:430]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/radar_core.vhd:59]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/radar_core.vhd' is ignored due to errors
