

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Thu Jun 23 12:19:06 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        text_isolation_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  445|  2110485|  445|  2110485| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: cols_read [1/1] 0.00ns
codeRepl:18  %cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
codeRepl:19  %rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)

ST_1: img_0_rgb_data_stream_0_V [1/1] 0.00ns
codeRepl:20  %img_0_rgb_data_stream_0_V = alloca i8, align 1

ST_1: img_0_rgb_data_stream_1_V [1/1] 0.00ns
codeRepl:23  %img_0_rgb_data_stream_1_V = alloca i8, align 1

ST_1: img_0_rgb_data_stream_2_V [1/1] 0.00ns
codeRepl:26  %img_0_rgb_data_stream_2_V = alloca i8, align 1

ST_1: img_2_rgb_data_stream_0_V [1/1] 0.00ns
codeRepl:29  %img_2_rgb_data_stream_0_V = alloca i8, align 1

ST_1: img_2_rgb_data_stream_1_V [1/1] 0.00ns
codeRepl:32  %img_2_rgb_data_stream_1_V = alloca i8, align 1

ST_1: img_2_rgb_data_stream_2_V [1/1] 0.00ns
codeRepl:35  %img_2_rgb_data_stream_2_V = alloca i8, align 1

ST_1: img_0_g_data_stream_0_V [1/1] 0.00ns
codeRepl:38  %img_0_g_data_stream_0_V = alloca i8, align 1

ST_1: img_1_g_data_stream_0_V [1/1] 0.00ns
codeRepl:41  %img_1_g_data_stream_0_V = alloca i8, align 1

ST_1: img_2_g_data_stream_0_V [1/1] 0.00ns
codeRepl:44  %img_2_g_data_stream_0_V = alloca i8, align 1

ST_1: call_ret [1/1] 0.00ns
codeRepl:54  %call_ret = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @image_filter_Block__proc(i32 %rows_read, i32 %cols_read)

ST_1: img_0_rgb_rows_V_channel [1/1] 0.00ns
codeRepl:55  %img_0_rgb_rows_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 0

ST_1: img_0_rgb_rows_V_channel1 [1/1] 0.00ns
codeRepl:56  %img_0_rgb_rows_V_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 1

ST_1: img_0_rgb_cols_V_channel [1/1] 0.00ns
codeRepl:57  %img_0_rgb_cols_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 2

ST_1: img_0_rgb_cols_V_channel1 [1/1] 0.00ns
codeRepl:58  %img_0_rgb_cols_V_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 3

ST_1: img_2_rgb_rows_V [1/1] 0.00ns
codeRepl:59  %img_2_rgb_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 4

ST_1: img_2_rgb_cols_V [1/1] 0.00ns
codeRepl:60  %img_2_rgb_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 5

ST_1: img_0_g_rows_V [1/1] 0.00ns
codeRepl:61  %img_0_g_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 6

ST_1: img_0_g_cols_V [1/1] 0.00ns
codeRepl:62  %img_0_g_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 7

ST_1: img_1_g_rows_V [1/1] 0.00ns
codeRepl:63  %img_1_g_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 8

ST_1: img_1_g_cols_V [1/1] 0.00ns
codeRepl:64  %img_1_g_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 9

ST_1: img_2_g_rows_V [1/1] 0.00ns
codeRepl:65  %img_2_g_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 10

ST_1: img_2_g_cols_V [1/1] 0.00ns
codeRepl:66  %img_2_g_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 11

ST_1: stg_37 [2/2] 1.57ns
codeRepl:67  call fastcc void @image_filter_AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i12 %img_0_rgb_rows_V_channel, i12 %img_0_rgb_cols_V_channel, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_38 [1/2] 0.00ns
codeRepl:67  call fastcc void @image_filter_AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i12 %img_0_rgb_rows_V_channel, i12 %img_0_rgb_cols_V_channel, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_39 [2/2] 0.00ns
codeRepl:68  call fastcc void @image_filter_CvtColor(i12 %img_0_rgb_rows_V_channel1, i12 %img_0_rgb_cols_V_channel1, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_2_V, i8* %img_0_g_data_stream_0_V)


 <State 4>: 0.00ns
ST_4: stg_40 [1/2] 0.00ns
codeRepl:68  call fastcc void @image_filter_CvtColor(i12 %img_0_rgb_rows_V_channel1, i12 %img_0_rgb_cols_V_channel1, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_2_V, i8* %img_0_g_data_stream_0_V)


 <State 5>: 0.00ns
ST_5: stg_41 [2/2] 0.00ns
codeRepl:69  call fastcc void @image_filter_GaussianBlur(i12 %img_0_g_rows_V, i12 %img_0_g_cols_V, i8* %img_0_g_data_stream_0_V, i8* %img_1_g_data_stream_0_V)


 <State 6>: 0.00ns
ST_6: stg_42 [1/2] 0.00ns
codeRepl:69  call fastcc void @image_filter_GaussianBlur(i12 %img_0_g_rows_V, i12 %img_0_g_cols_V, i8* %img_0_g_data_stream_0_V, i8* %img_1_g_data_stream_0_V)


 <State 7>: 0.00ns
ST_7: stg_43 [2/2] 0.00ns
codeRepl:70  call fastcc void @image_filter_Sobel(i12 %img_1_g_rows_V, i12 %img_1_g_cols_V, i8* %img_1_g_data_stream_0_V, i8* %img_2_g_data_stream_0_V)


 <State 8>: 0.00ns
ST_8: stg_44 [1/2] 0.00ns
codeRepl:70  call fastcc void @image_filter_Sobel(i12 %img_1_g_rows_V, i12 %img_1_g_cols_V, i8* %img_1_g_data_stream_0_V, i8* %img_2_g_data_stream_0_V)


 <State 9>: 0.00ns
ST_9: stg_45 [2/2] 0.00ns
codeRepl:71  call fastcc void @image_filter_CvtColor.1(i12 %img_2_g_rows_V, i12 %img_2_g_cols_V, i8* %img_2_g_data_stream_0_V, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_2_V)


 <State 10>: 0.00ns
ST_10: stg_46 [1/2] 0.00ns
codeRepl:71  call fastcc void @image_filter_CvtColor.1(i12 %img_2_g_rows_V, i12 %img_2_g_cols_V, i8* %img_2_g_data_stream_0_V, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_2_V)


 <State 11>: 1.84ns
ST_11: stg_47 [2/2] 1.84ns
codeRepl:72  call fastcc void @image_filter_Mat2AXIvideo(i12 %img_2_rgb_rows_V, i12 %img_2_rgb_cols_V, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_2_V, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)


 <State 12>: 1.70ns
ST_12: stg_48 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1806) nounwind

ST_12: stg_49 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !7

ST_12: stg_50 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !11

ST_12: stg_51 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !15

ST_12: stg_52 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !19

ST_12: stg_53 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !23

ST_12: stg_54 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !27

ST_12: stg_55 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !31

ST_12: stg_56 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !35

ST_12: stg_57 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !39

ST_12: stg_58 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !43

ST_12: stg_59 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !47

ST_12: stg_60 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !51

ST_12: stg_61 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !55

ST_12: stg_62 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !59

ST_12: stg_63 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !63

ST_12: stg_64 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !69

ST_12: stg_65 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_12: empty [1/1] 0.00ns
codeRepl:21  %empty = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str153, i32 1, [1 x i8]* @str154, [1 x i8]* @str154, i32 1, i32 1, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_0_V)

ST_12: stg_67 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_rgb_data_stream_0_V, [8 x i8]* @str155, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str156, [1 x i8]* @str156, [8 x i8]* @str155)

ST_12: empty_12 [1/1] 0.00ns
codeRepl:24  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str157, i32 1, [1 x i8]* @str158, [1 x i8]* @str158, i32 1, i32 1, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_1_V)

ST_12: stg_69 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_rgb_data_stream_1_V, [8 x i8]* @str159, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str160, [1 x i8]* @str160, [8 x i8]* @str159)

ST_12: empty_13 [1/1] 0.00ns
codeRepl:27  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str161, i32 1, [1 x i8]* @str162, [1 x i8]* @str162, i32 1, i32 1, i8* %img_0_rgb_data_stream_2_V, i8* %img_0_rgb_data_stream_2_V)

ST_12: stg_71 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_rgb_data_stream_2_V, [8 x i8]* @str163, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str164, [1 x i8]* @str164, [8 x i8]* @str163)

ST_12: empty_14 [1/1] 0.00ns
codeRepl:30  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str165, i32 1, [1 x i8]* @str166, [1 x i8]* @str166, i32 1, i32 1, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_0_V)

ST_12: stg_73 [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_rgb_data_stream_0_V, [8 x i8]* @str167, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str168, [1 x i8]* @str168, [8 x i8]* @str167)

ST_12: empty_15 [1/1] 0.00ns
codeRepl:33  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str169, i32 1, [1 x i8]* @str170, [1 x i8]* @str170, i32 1, i32 1, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_1_V)

ST_12: stg_75 [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_rgb_data_stream_1_V, [8 x i8]* @str171, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str172, [1 x i8]* @str172, [8 x i8]* @str171)

ST_12: empty_16 [1/1] 0.00ns
codeRepl:36  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str173, i32 1, [1 x i8]* @str174, [1 x i8]* @str174, i32 1, i32 1, i8* %img_2_rgb_data_stream_2_V, i8* %img_2_rgb_data_stream_2_V)

ST_12: stg_77 [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_rgb_data_stream_2_V, [8 x i8]* @str175, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str176, [1 x i8]* @str176, [8 x i8]* @str175)

ST_12: empty_17 [1/1] 0.00ns
codeRepl:39  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @str177, i32 1, [1 x i8]* @str178, [1 x i8]* @str178, i32 1, i32 1, i8* %img_0_g_data_stream_0_V, i8* %img_0_g_data_stream_0_V)

ST_12: stg_79 [1/1] 0.00ns
codeRepl:40  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_g_data_stream_0_V, [8 x i8]* @str179, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str180, [1 x i8]* @str180, [8 x i8]* @str179)

ST_12: empty_18 [1/1] 0.00ns
codeRepl:42  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @str181, i32 1, [1 x i8]* @str182, [1 x i8]* @str182, i32 1, i32 1, i8* %img_1_g_data_stream_0_V, i8* %img_1_g_data_stream_0_V)

ST_12: stg_81 [1/1] 0.00ns
codeRepl:43  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_g_data_stream_0_V, [8 x i8]* @str183, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str184, [1 x i8]* @str184, [8 x i8]* @str183)

ST_12: empty_19 [1/1] 0.00ns
codeRepl:45  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @str185, i32 1, [1 x i8]* @str186, [1 x i8]* @str186, i32 1, i32 1, i8* %img_2_g_data_stream_0_V, i8* %img_2_g_data_stream_0_V)

ST_12: stg_83 [1/1] 0.00ns
codeRepl:46  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_g_data_stream_0_V, [8 x i8]* @str187, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str188, [1 x i8]* @str188, [8 x i8]* @str187)

ST_12: stg_84 [1/1] 0.00ns
codeRepl:47  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_12: stg_85 [1/1] 0.00ns
codeRepl:48  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_12: stg_86 [1/1] 0.00ns
codeRepl:49  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_12: stg_87 [1/1] 0.00ns
codeRepl:50  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_12: stg_88 [1/1] 0.00ns
codeRepl:51  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_12: stg_89 [1/1] 0.00ns
codeRepl:52  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_12: stg_90 [1/1] 0.00ns
codeRepl:53  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_12: stg_91 [1/2] 1.70ns
codeRepl:72  call fastcc void @image_filter_Mat2AXIvideo(i12 %img_2_rgb_rows_V, i12 %img_2_rgb_cols_V, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_2_V, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)

ST_12: stg_92 [1/1] 0.00ns
codeRepl:73  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xe9c1120; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x996f760; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xe931360; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xe9161b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9fba280; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd2325b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd2a5280; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd5bf480; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x90c8e50; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd5c1ae0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd5c2570; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd5c2e20; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd5c33f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd5c3f90; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd5c4560; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd5c39c0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                 (read                ) [ 0000000000000]
rows_read                 (read                ) [ 0000000000000]
img_0_rgb_data_stream_0_V (alloca              ) [ 0111111111111]
img_0_rgb_data_stream_1_V (alloca              ) [ 0111111111111]
img_0_rgb_data_stream_2_V (alloca              ) [ 0111111111111]
img_2_rgb_data_stream_0_V (alloca              ) [ 0011111111111]
img_2_rgb_data_stream_1_V (alloca              ) [ 0011111111111]
img_2_rgb_data_stream_2_V (alloca              ) [ 0011111111111]
img_0_g_data_stream_0_V   (alloca              ) [ 0011111111111]
img_1_g_data_stream_0_V   (alloca              ) [ 0011111111111]
img_2_g_data_stream_0_V   (alloca              ) [ 0011111111111]
call_ret                  (call                ) [ 0000000000000]
img_0_rgb_rows_V_channel  (extractvalue        ) [ 0010000000000]
img_0_rgb_rows_V_channel1 (extractvalue        ) [ 0011100000000]
img_0_rgb_cols_V_channel  (extractvalue        ) [ 0010000000000]
img_0_rgb_cols_V_channel1 (extractvalue        ) [ 0011100000000]
img_2_rgb_rows_V          (extractvalue        ) [ 0011111111111]
img_2_rgb_cols_V          (extractvalue        ) [ 0011111111111]
img_0_g_rows_V            (extractvalue        ) [ 0011111000000]
img_0_g_cols_V            (extractvalue        ) [ 0011111000000]
img_1_g_rows_V            (extractvalue        ) [ 0011111110000]
img_1_g_cols_V            (extractvalue        ) [ 0011111110000]
img_2_g_rows_V            (extractvalue        ) [ 0011111111100]
img_2_g_cols_V            (extractvalue        ) [ 0011111111100]
stg_38                    (call                ) [ 0000000000000]
stg_40                    (call                ) [ 0000000000000]
stg_42                    (call                ) [ 0000000000000]
stg_44                    (call                ) [ 0000000000000]
stg_46                    (call                ) [ 0000000000000]
stg_48                    (specdataflowpipeline) [ 0000000000000]
stg_49                    (specbitsmap         ) [ 0000000000000]
stg_50                    (specbitsmap         ) [ 0000000000000]
stg_51                    (specbitsmap         ) [ 0000000000000]
stg_52                    (specbitsmap         ) [ 0000000000000]
stg_53                    (specbitsmap         ) [ 0000000000000]
stg_54                    (specbitsmap         ) [ 0000000000000]
stg_55                    (specbitsmap         ) [ 0000000000000]
stg_56                    (specbitsmap         ) [ 0000000000000]
stg_57                    (specbitsmap         ) [ 0000000000000]
stg_58                    (specbitsmap         ) [ 0000000000000]
stg_59                    (specbitsmap         ) [ 0000000000000]
stg_60                    (specbitsmap         ) [ 0000000000000]
stg_61                    (specbitsmap         ) [ 0000000000000]
stg_62                    (specbitsmap         ) [ 0000000000000]
stg_63                    (specbitsmap         ) [ 0000000000000]
stg_64                    (specbitsmap         ) [ 0000000000000]
stg_65                    (spectopmodule       ) [ 0000000000000]
empty                     (specchannel         ) [ 0000000000000]
stg_67                    (specinterface       ) [ 0000000000000]
empty_12                  (specchannel         ) [ 0000000000000]
stg_69                    (specinterface       ) [ 0000000000000]
empty_13                  (specchannel         ) [ 0000000000000]
stg_71                    (specinterface       ) [ 0000000000000]
empty_14                  (specchannel         ) [ 0000000000000]
stg_73                    (specinterface       ) [ 0000000000000]
empty_15                  (specchannel         ) [ 0000000000000]
stg_75                    (specinterface       ) [ 0000000000000]
empty_16                  (specchannel         ) [ 0000000000000]
stg_77                    (specinterface       ) [ 0000000000000]
empty_17                  (specchannel         ) [ 0000000000000]
stg_79                    (specinterface       ) [ 0000000000000]
empty_18                  (specchannel         ) [ 0000000000000]
stg_81                    (specinterface       ) [ 0000000000000]
empty_19                  (specchannel         ) [ 0000000000000]
stg_83                    (specinterface       ) [ 0000000000000]
stg_84                    (specinterface       ) [ 0000000000000]
stg_85                    (specinterface       ) [ 0000000000000]
stg_86                    (specifcore          ) [ 0000000000000]
stg_87                    (specifcore          ) [ 0000000000000]
stg_88                    (specifcore          ) [ 0000000000000]
stg_89                    (specinterface       ) [ 0000000000000]
stg_90                    (specinterface       ) [ 0000000000000]
stg_91                    (call                ) [ 0000000000000]
stg_92                    (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_CvtColor"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_GaussianBlur"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Sobel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_CvtColor.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str153"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str154"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str155"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str156"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str157"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str158"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str159"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str160"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str161"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str162"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str163"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str164"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str165"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str166"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str167"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str168"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str169"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str170"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str171"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str172"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str173"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str174"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str175"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str176"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str177"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str178"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str179"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str180"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str181"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str182"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str183"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str184"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str185"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str186"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str187"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str188"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="img_0_rgb_data_stream_0_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_rgb_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="img_0_rgb_data_stream_1_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_rgb_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="img_0_rgb_data_stream_2_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_rgb_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="img_2_rgb_data_stream_0_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_rgb_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="img_2_rgb_data_stream_1_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_rgb_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="img_2_rgb_data_stream_2_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_rgb_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="img_0_g_data_stream_0_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_g_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="img_1_g_data_stream_0_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_g_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="img_2_g_data_stream_0_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_g_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="cols_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="rows_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_image_filter_GaussianBlur_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="12" slack="4"/>
<pin id="204" dir="0" index="2" bw="12" slack="4"/>
<pin id="205" dir="0" index="3" bw="8" slack="4"/>
<pin id="206" dir="0" index="4" bw="8" slack="4"/>
<pin id="207" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_41/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_image_filter_Sobel_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="6"/>
<pin id="212" dir="0" index="2" bw="12" slack="6"/>
<pin id="213" dir="0" index="3" bw="8" slack="6"/>
<pin id="214" dir="0" index="4" bw="8" slack="6"/>
<pin id="215" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_43/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_image_filter_AXIvideo2Mat_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="0" index="3" bw="4" slack="0"/>
<pin id="222" dir="0" index="4" bw="1" slack="0"/>
<pin id="223" dir="0" index="5" bw="1" slack="0"/>
<pin id="224" dir="0" index="6" bw="1" slack="0"/>
<pin id="225" dir="0" index="7" bw="1" slack="0"/>
<pin id="226" dir="0" index="8" bw="12" slack="0"/>
<pin id="227" dir="0" index="9" bw="12" slack="0"/>
<pin id="228" dir="0" index="10" bw="8" slack="0"/>
<pin id="229" dir="0" index="11" bw="8" slack="0"/>
<pin id="230" dir="0" index="12" bw="8" slack="0"/>
<pin id="231" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_37/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_image_filter_CvtColor_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="2"/>
<pin id="243" dir="0" index="2" bw="12" slack="2"/>
<pin id="244" dir="0" index="3" bw="8" slack="2"/>
<pin id="245" dir="0" index="4" bw="8" slack="2"/>
<pin id="246" dir="0" index="5" bw="8" slack="2"/>
<pin id="247" dir="0" index="6" bw="8" slack="2"/>
<pin id="248" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_39/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_image_filter_Mat2AXIvideo_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="12" slack="10"/>
<pin id="253" dir="0" index="2" bw="12" slack="10"/>
<pin id="254" dir="0" index="3" bw="8" slack="10"/>
<pin id="255" dir="0" index="4" bw="8" slack="10"/>
<pin id="256" dir="0" index="5" bw="8" slack="10"/>
<pin id="257" dir="0" index="6" bw="32" slack="0"/>
<pin id="258" dir="0" index="7" bw="4" slack="0"/>
<pin id="259" dir="0" index="8" bw="4" slack="0"/>
<pin id="260" dir="0" index="9" bw="1" slack="0"/>
<pin id="261" dir="0" index="10" bw="1" slack="0"/>
<pin id="262" dir="0" index="11" bw="1" slack="0"/>
<pin id="263" dir="0" index="12" bw="1" slack="0"/>
<pin id="264" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_47/11 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_image_filter_CvtColor_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="12" slack="8"/>
<pin id="276" dir="0" index="2" bw="12" slack="8"/>
<pin id="277" dir="0" index="3" bw="8" slack="8"/>
<pin id="278" dir="0" index="4" bw="8" slack="8"/>
<pin id="279" dir="0" index="5" bw="8" slack="8"/>
<pin id="280" dir="0" index="6" bw="8" slack="8"/>
<pin id="281" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_45/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="call_ret_image_filter_Block_proc_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="144" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="img_0_rgb_rows_V_channel_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="144" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_rgb_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="img_0_rgb_rows_V_channel1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="144" slack="0"/>
<pin id="298" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_rgb_rows_V_channel1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="img_0_rgb_cols_V_channel_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="144" slack="0"/>
<pin id="302" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_rgb_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="img_0_rgb_cols_V_channel1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="144" slack="0"/>
<pin id="307" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_rgb_cols_V_channel1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="img_2_rgb_rows_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="144" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_2_rgb_rows_V/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="img_2_rgb_cols_V_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="144" slack="0"/>
<pin id="315" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_2_rgb_cols_V/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="img_0_g_rows_V_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="144" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_g_rows_V/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="img_0_g_cols_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="144" slack="0"/>
<pin id="323" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_g_cols_V/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="img_1_g_rows_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="144" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_1_g_rows_V/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="img_1_g_cols_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="144" slack="0"/>
<pin id="331" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_1_g_cols_V/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="img_2_g_rows_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="144" slack="0"/>
<pin id="335" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_2_g_rows_V/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="img_2_g_cols_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="144" slack="0"/>
<pin id="339" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_2_g_cols_V/1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="img_0_rgb_data_stream_0_V_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_rgb_data_stream_0_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="img_0_rgb_data_stream_1_V_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_rgb_data_stream_1_V "/>
</bind>
</comp>

<comp id="353" class="1005" name="img_0_rgb_data_stream_2_V_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_rgb_data_stream_2_V "/>
</bind>
</comp>

<comp id="359" class="1005" name="img_2_rgb_data_stream_0_V_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="8"/>
<pin id="361" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="img_2_rgb_data_stream_0_V "/>
</bind>
</comp>

<comp id="365" class="1005" name="img_2_rgb_data_stream_1_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="8"/>
<pin id="367" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="img_2_rgb_data_stream_1_V "/>
</bind>
</comp>

<comp id="371" class="1005" name="img_2_rgb_data_stream_2_V_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="8"/>
<pin id="373" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="img_2_rgb_data_stream_2_V "/>
</bind>
</comp>

<comp id="377" class="1005" name="img_0_g_data_stream_0_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="2"/>
<pin id="379" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_0_g_data_stream_0_V "/>
</bind>
</comp>

<comp id="383" class="1005" name="img_1_g_data_stream_0_V_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="4"/>
<pin id="385" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_1_g_data_stream_0_V "/>
</bind>
</comp>

<comp id="389" class="1005" name="img_2_g_data_stream_0_V_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="6"/>
<pin id="391" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="img_2_g_data_stream_0_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="img_0_rgb_rows_V_channel_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="1"/>
<pin id="397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_rgb_rows_V_channel "/>
</bind>
</comp>

<comp id="400" class="1005" name="img_0_rgb_rows_V_channel1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="2"/>
<pin id="402" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_rgb_rows_V_channel1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="img_0_rgb_cols_V_channel_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="1"/>
<pin id="407" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_rgb_cols_V_channel "/>
</bind>
</comp>

<comp id="410" class="1005" name="img_0_rgb_cols_V_channel1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="2"/>
<pin id="412" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_rgb_cols_V_channel1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="img_2_rgb_rows_V_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="10"/>
<pin id="417" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="img_2_rgb_rows_V "/>
</bind>
</comp>

<comp id="420" class="1005" name="img_2_rgb_cols_V_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="10"/>
<pin id="422" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="img_2_rgb_cols_V "/>
</bind>
</comp>

<comp id="425" class="1005" name="img_0_g_rows_V_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="4"/>
<pin id="427" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_0_g_rows_V "/>
</bind>
</comp>

<comp id="430" class="1005" name="img_0_g_cols_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="4"/>
<pin id="432" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_0_g_cols_V "/>
</bind>
</comp>

<comp id="435" class="1005" name="img_1_g_rows_V_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="6"/>
<pin id="437" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="img_1_g_rows_V "/>
</bind>
</comp>

<comp id="440" class="1005" name="img_1_g_cols_V_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="6"/>
<pin id="442" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="img_1_g_cols_V "/>
</bind>
</comp>

<comp id="445" class="1005" name="img_2_g_rows_V_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="8"/>
<pin id="447" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="img_2_g_rows_V "/>
</bind>
</comp>

<comp id="450" class="1005" name="img_2_g_cols_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="8"/>
<pin id="452" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="img_2_g_cols_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="217" pin=4"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="217" pin=5"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="217" pin=6"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="217" pin=7"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="250" pin=6"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="250" pin=7"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="250" pin=8"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="250" pin=9"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="250" pin=10"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="250" pin=11"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="250" pin=12"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="194" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="188" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="217" pin=8"/></net>

<net id="299"><net_src comp="283" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="283" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="217" pin=9"/></net>

<net id="308"><net_src comp="283" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="283" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="283" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="283" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="283" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="283" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="283" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="283" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="283" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="152" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="217" pin=10"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="350"><net_src comp="156" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="217" pin=11"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="356"><net_src comp="160" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="217" pin=12"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="240" pin=5"/></net>

<net id="362"><net_src comp="164" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="250" pin=3"/></net>

<net id="368"><net_src comp="168" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="273" pin=5"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="374"><net_src comp="172" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="273" pin=6"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="250" pin=5"/></net>

<net id="380"><net_src comp="176" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="240" pin=6"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="386"><net_src comp="180" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="209" pin=3"/></net>

<net id="392"><net_src comp="184" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="209" pin=4"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="273" pin=3"/></net>

<net id="398"><net_src comp="291" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="217" pin=8"/></net>

<net id="403"><net_src comp="296" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="408"><net_src comp="300" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="217" pin=9"/></net>

<net id="413"><net_src comp="305" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="418"><net_src comp="309" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="423"><net_src comp="313" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="428"><net_src comp="317" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="433"><net_src comp="321" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="438"><net_src comp="325" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="443"><net_src comp="329" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="448"><net_src comp="333" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="453"><net_src comp="337" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="273" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {11 12 }
	Port: OUTPUT_STREAM_V_keep_V | {11 12 }
	Port: OUTPUT_STREAM_V_strb_V | {11 12 }
	Port: OUTPUT_STREAM_V_user_V | {11 12 }
	Port: OUTPUT_STREAM_V_last_V | {11 12 }
	Port: OUTPUT_STREAM_V_id_V | {11 12 }
	Port: OUTPUT_STREAM_V_dest_V | {11 12 }
  - Chain level:
	State 1
		img_0_rgb_rows_V_channel : 1
		img_0_rgb_rows_V_channel1 : 1
		img_0_rgb_cols_V_channel : 1
		img_0_rgb_cols_V_channel1 : 1
		img_2_rgb_rows_V : 1
		img_2_rgb_cols_V : 1
		img_0_g_rows_V : 1
		img_0_g_cols_V : 1
		img_1_g_rows_V : 1
		img_1_g_cols_V : 1
		img_2_g_rows_V : 1
		img_2_g_cols_V : 1
		stg_37 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |   grp_image_filter_GaussianBlur_fu_201  |    5    |    7    |  10.997 |   1549  |   1903  |
|          |      grp_image_filter_Sobel_fu_209      |    3    |    0    |  7.855  |   460   |   812   |
|          |   grp_image_filter_AXIvideo2Mat_fu_217  |    0    |    0    |  1.571  |   301   |    56   |
|   call   |     grp_image_filter_CvtColor_fu_240    |    0    |    1    |    0    |   159   |    69   |
|          |   grp_image_filter_Mat2AXIvideo_fu_250  |    0    |    0    |    0    |    89   |    80   |
|          |    grp_image_filter_CvtColor_1_fu_273   |    0    |    0    |    0    |    70   |    50   |
|          | call_ret_image_filter_Block_proc_fu_283 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   read   |          cols_read_read_fu_188          |    0    |    0    |    0    |    0    |    0    |
|          |          rows_read_read_fu_194          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |     img_0_rgb_rows_V_channel_fu_291     |    0    |    0    |    0    |    0    |    0    |
|          |     img_0_rgb_rows_V_channel1_fu_296    |    0    |    0    |    0    |    0    |    0    |
|          |     img_0_rgb_cols_V_channel_fu_300     |    0    |    0    |    0    |    0    |    0    |
|          |     img_0_rgb_cols_V_channel1_fu_305    |    0    |    0    |    0    |    0    |    0    |
|          |         img_2_rgb_rows_V_fu_309         |    0    |    0    |    0    |    0    |    0    |
|extractvalue|         img_2_rgb_cols_V_fu_313         |    0    |    0    |    0    |    0    |    0    |
|          |          img_0_g_rows_V_fu_317          |    0    |    0    |    0    |    0    |    0    |
|          |          img_0_g_cols_V_fu_321          |    0    |    0    |    0    |    0    |    0    |
|          |          img_1_g_rows_V_fu_325          |    0    |    0    |    0    |    0    |    0    |
|          |          img_1_g_cols_V_fu_329          |    0    |    0    |    0    |    0    |    0    |
|          |          img_2_g_rows_V_fu_333          |    0    |    0    |    0    |    0    |    0    |
|          |          img_2_g_cols_V_fu_337          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |    8    |    8    |  20.423 |   2628  |   2970  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      img_0_g_cols_V_reg_430     |   12   |
| img_0_g_data_stream_0_V_reg_377 |    8   |
|      img_0_g_rows_V_reg_425     |   12   |
|img_0_rgb_cols_V_channel1_reg_410|   12   |
| img_0_rgb_cols_V_channel_reg_405|   12   |
|img_0_rgb_data_stream_0_V_reg_341|    8   |
|img_0_rgb_data_stream_1_V_reg_347|    8   |
|img_0_rgb_data_stream_2_V_reg_353|    8   |
|img_0_rgb_rows_V_channel1_reg_400|   12   |
| img_0_rgb_rows_V_channel_reg_395|   12   |
|      img_1_g_cols_V_reg_440     |   12   |
| img_1_g_data_stream_0_V_reg_383 |    8   |
|      img_1_g_rows_V_reg_435     |   12   |
|      img_2_g_cols_V_reg_450     |   12   |
| img_2_g_data_stream_0_V_reg_389 |    8   |
|      img_2_g_rows_V_reg_445     |   12   |
|     img_2_rgb_cols_V_reg_420    |   12   |
|img_2_rgb_data_stream_0_V_reg_359|    8   |
|img_2_rgb_data_stream_1_V_reg_365|    8   |
|img_2_rgb_data_stream_2_V_reg_371|    8   |
|     img_2_rgb_rows_V_reg_415    |   12   |
+---------------------------------+--------+
|              Total              |   216  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
| grp_image_filter_AXIvideo2Mat_fu_217 |  p8  |   2  |  12  |   24   ||    12   |
| grp_image_filter_AXIvideo2Mat_fu_217 |  p9  |   2  |  12  |   24   ||    12   |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   48   ||  3.142  ||    24   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |    8   |   20   |  2628  |  2970  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   24   |
|  Register |    -   |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   23   |  2844  |  2994  |
+-----------+--------+--------+--------+--------+--------+
