// Seed: 2513082331
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd92,
    parameter id_4 = 32'd87
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [1 : -1  +  id_4] id_5;
  wire id_6, id_7, id_8;
  wire id_9;
  ;
  logic [!  id_1 : ""] id_10, id_11;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_11,
      id_9,
      id_6,
      id_6,
      id_7,
      id_11,
      id_3,
      id_10,
      id_9
  );
endmodule
