# Sequential Circuits

This folder contains the schematics and simulated circuits developed during the **VLSI Design Course** using **Xilinx Vivado**. The folder `SEQ_CIRCUITS` includes foundational concepts of sequential circuits concepts and their corresponding circuits.

## Overview
The project demonstrates various circuits simulated under **Xilinx Vivado** to build an understanding of combinantional circuitss.

## Schematics
Below are some of the schematics developed during this project:

### Set-Reset Latch
![SR_LATCH](./SCHEMATICS/SR_LATCH.png)

### Set-Reset Flip Flop
![SR_FF](./SCHEMATICS/SR_FF.png)

### Data Flip Flop
![D_FF](./SCHEMATICS/D_FF.png)

### Toggle Flip Flop
![T_FF](./SCHEMATICS/T_FF.png)

### JK Flip Flop
![JK_FF](./SCHEMATICS/JK_FF.png)

### Simple 4 Bit Register
![REG_4bit](./SCHEMATICS/REG_4bit.png)

### 4 Bit Register using Flip Flops
![REG_4bit_str](./SCHEMATICS/REG_4bit_str.png)

### 4 Bit Register with clear
![REG_4bit_clear](./SCHEMATICS/REG_4bit_clear.png)

### 4 Bit PIPO Bi-Directional Shift Register
![REG_PIPO_BD_SHIFT](./SCHEMATICS/REG_PIPO_BD_SHIFT.png)

### 4 Bit SIPO Shift Register
![REG_SIPO_4Bit](./SCHEMATICS/REG_SIPO_4Bit.png)

### 4 Bit Asynchronous Counter
![Counter_4bit_async](./SCHEMATICS/Counter_4bit_async.png)

### 4 Bit Up Down Counter
![Counter_4bit_updown](./SCHEMATICS/Counter_4bit_updown.png)

### 4 Bit Ring Counter
![Counter_4bit_ring](./SCHEMATICS/Counter_4bit_ring.png)

### 4 Bit Johnson Counter
![Counter_4bit_johnson](./SCHEMATICS/Counter_4bit_johnson.png)



## Tools Used
- **Xilinx Vivado**
- HDL Coding (Verilog)

## How to Use
1. Clone the repository:
   ```bash
   git clone https://github.com/roguehunter7/VLSI-DESIGN-COURSE.git
   ```
2. Navigate to the `SEQ_CIRCUITS` folder:
   ```bash
   cd VLSI-DESIGN-COURSE/COMBI_CIRCUITS
   ```
3. Open the schematics using Xilinx Vivado or view the `.png` files in the `SCHEMATICS` folder.


