Analysis & Synthesis report for Proyecto4
Fri Jun 03 12:20:14 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for my_SPRAM:RAM|altsyncram:ram_rtl_0|altsyncram_4871:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |memory_PDUA
 15. Parameter Settings for User Entity Instance: my_reg_8:MAR
 16. Parameter Settings for User Entity Instance: my_reg_8:MAR|my_reg:my_reg_8bits
 17. Parameter Settings for User Entity Instance: nbit_register_sclr:IR
 18. Parameter Settings for User Entity Instance: mdr_register:MDR
 19. Parameter Settings for User Entity Instance: mdr_register:MDR|my_reg_8:alu_reg_8bits
 20. Parameter Settings for User Entity Instance: mdr_register:MDR|my_reg_8:alu_reg_8bits|my_reg:my_reg_8bits
 21. Parameter Settings for User Entity Instance: mdr_register:MDR|my_reg_8:data_reg_8bits
 22. Parameter Settings for User Entity Instance: mdr_register:MDR|my_reg_8:data_reg_8bits|my_reg:my_reg_8bits
 23. Parameter Settings for User Entity Instance: register_file:REGISTER_BANK
 24. Parameter Settings for User Entity Instance: ALU:ALU
 25. Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u
 26. Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:AplusB
 27. Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder
 28. Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:Bplus1
 29. Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:Bplus1|N_bit_Adder:adder
 30. Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:negB
 31. Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:negB|N_bit_Adder:adder
 32. Parameter Settings for User Entity Instance: ALU:ALU|flag_register:flag_rec
 33. Parameter Settings for User Entity Instance: ALU:ALU|shift_unit:shift_u
 34. Parameter Settings for User Entity Instance: my_SPRAM:RAM
 35. Parameter Settings for User Entity Instance: unit_control:CONTROL_UNIT|nbit_register_sclr:uPC
 36. Parameter Settings for User Entity Instance: unit_control:CONTROL_UNIT|add_sub:add_sub
 37. Parameter Settings for User Entity Instance: unit_control:CONTROL_UNIT|add_sub:add_sub|N_bit_Adder:adder
 38. Parameter Settings for Inferred Entity Instance: my_SPRAM:RAM|altsyncram:ram_rtl_0
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "unit_control:CONTROL_UNIT|add_sub:add_sub"
 41. Port Connectivity Checks: "ALU:ALU|processing_unit:proc_u|add_sub:negB"
 42. Port Connectivity Checks: "ALU:ALU|processing_unit:proc_u|add_sub:Bplus1"
 43. Port Connectivity Checks: "ALU:ALU|processing_unit:proc_u|add_sub:AplusB"
 44. Port Connectivity Checks: "nbit_register_sclr:IR"
 45. Port Connectivity Checks: "my_dff_v2:REG_INT"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 03 12:20:14 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Proyecto4                                       ;
; Top-level Entity Name              ; memory_PDUA                                     ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 488                                             ;
;     Total combinational functions  ; 441                                             ;
;     Dedicated logic registers      ; 101                                             ;
; Total registers                    ; 101                                             ;
; Total pins                         ; 28                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; memory_PDUA        ; Proyecto4          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; nbit_register_sclr.vhd           ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/nbit_register_sclr.vhd          ;         ;
; uProgramMemory.vhd               ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/uProgramMemory.vhd              ;         ;
; unit_control.vhd                 ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/unit_control.vhd                ;         ;
; shift_unit.vhd                   ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/shift_unit.vhd                  ;         ;
; register_file.vhd                ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/register_file.vhd               ;         ;
; processing_unit.vhd              ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/processing_unit.vhd             ;         ;
; N_bit_Adder.vhd                  ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/N_bit_Adder.vhd                 ;         ;
; my_SPRAM.vhd                     ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/my_SPRAM.vhd                    ;         ;
; my_reg_8.vhd                     ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/my_reg_8.vhd                    ;         ;
; my_reg.vhd                       ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/my_reg.vhd                      ;         ;
; my_dff_v2.vhd                    ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/my_dff_v2.vhd                   ;         ;
; memory_PDUA.vhd                  ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/memory_PDUA.vhd                 ;         ;
; mdr_register.vhd                 ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/mdr_register.vhd                ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/full_adder.vhd                  ;         ;
; flag_register.vhd                ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/flag_register.vhd               ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/ALU.vhd                         ;         ;
; add_sub.vhd                      ; yes             ; User VHDL File               ; C:/Users/Jairo Esteban/Downloads/prueba/add_sub.vhd                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4871.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jairo Esteban/Downloads/prueba/db/altsyncram_4871.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 28               ;
; Total memory bits        ; 2048             ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 109              ;
; Total fan-out            ; 2136             ;
; Average fan-out          ; 3.52             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |memory_PDUA                                 ; 441 (42)          ; 101 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 28   ; 0            ; |memory_PDUA                                                                                             ; work         ;
;    |ALU:ALU|                                 ; 82 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU                                                                                     ; work         ;
;       |flag_register:flag_rec|               ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|flag_register:flag_rec                                                              ; work         ;
;       |processing_unit:proc_u|               ; 61 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u                                                              ; work         ;
;          |add_sub:AplusB|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:AplusB                                               ; work         ;
;             |N_bit_Adder:adder|              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder                             ; work         ;
;                |full_adder:\adder:0:BIT0:B0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder|full_adder:\adder:0:BIT0:B0 ; work         ;
;                |full_adder:\adder:2:BITN:BN| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder|full_adder:\adder:2:BITN:BN ; work         ;
;                |full_adder:\adder:3:BITN:BN| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder|full_adder:\adder:3:BITN:BN ; work         ;
;                |full_adder:\adder:5:BITN:BN| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder|full_adder:\adder:5:BITN:BN ; work         ;
;                |full_adder:\adder:6:BITN:BN| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder|full_adder:\adder:6:BITN:BN ; work         ;
;          |add_sub:Bplus1|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:Bplus1                                               ; work         ;
;             |N_bit_Adder:adder|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:Bplus1|N_bit_Adder:adder                             ; work         ;
;                |full_adder:\adder:3:BITN:BN| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:Bplus1|N_bit_Adder:adder|full_adder:\adder:3:BITN:BN ; work         ;
;                |full_adder:\adder:6:BITN:BN| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:Bplus1|N_bit_Adder:adder|full_adder:\adder:6:BITN:BN ; work         ;
;          |add_sub:negB|                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:negB                                                 ; work         ;
;             |N_bit_Adder:adder|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:negB|N_bit_Adder:adder                               ; work         ;
;                |full_adder:\adder:3:BITN:BN| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:negB|N_bit_Adder:adder|full_adder:\adder:3:BITN:BN   ; work         ;
;                |full_adder:\adder:6:BITN:BN| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|processing_unit:proc_u|add_sub:negB|N_bit_Adder:adder|full_adder:\adder:6:BITN:BN   ; work         ;
;       |shift_unit:shift_u|                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|ALU:ALU|shift_unit:shift_u                                                                  ; work         ;
;    |mdr_register:MDR|                        ; 8 (8)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|mdr_register:MDR                                                                            ; work         ;
;       |my_reg_8:alu_reg_8bits|               ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|mdr_register:MDR|my_reg_8:alu_reg_8bits                                                     ; work         ;
;          |my_reg:my_reg_8bits|               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|mdr_register:MDR|my_reg_8:alu_reg_8bits|my_reg:my_reg_8bits                                 ; work         ;
;       |my_reg_8:data_reg_8bits|              ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|mdr_register:MDR|my_reg_8:data_reg_8bits                                                    ; work         ;
;          |my_reg:my_reg_8bits|               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|mdr_register:MDR|my_reg_8:data_reg_8bits|my_reg:my_reg_8bits                                ; work         ;
;    |my_SPRAM:RAM|                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|my_SPRAM:RAM                                                                                ; work         ;
;       |altsyncram:ram_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|my_SPRAM:RAM|altsyncram:ram_rtl_0                                                           ; work         ;
;          |altsyncram_4871:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|my_SPRAM:RAM|altsyncram:ram_rtl_0|altsyncram_4871:auto_generated                            ; work         ;
;    |my_dff_v2:REG_INT|                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|my_dff_v2:REG_INT                                                                           ; work         ;
;    |my_reg_8:MAR|                            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|my_reg_8:MAR                                                                                ; work         ;
;       |my_reg:my_reg_8bits|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|my_reg_8:MAR|my_reg:my_reg_8bits                                                            ; work         ;
;    |nbit_register_sclr:IR|                   ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|nbit_register_sclr:IR                                                                       ; work         ;
;    |register_file:REGISTER_BANK|             ; 67 (67)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|register_file:REGISTER_BANK                                                                 ; work         ;
;    |unit_control:CONTROL_UNIT|               ; 234 (4)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|unit_control:CONTROL_UNIT                                                                   ; work         ;
;       |add_sub:add_sub|                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|unit_control:CONTROL_UNIT|add_sub:add_sub                                                   ; work         ;
;          |N_bit_Adder:adder|                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|unit_control:CONTROL_UNIT|add_sub:add_sub|N_bit_Adder:adder                                 ; work         ;
;             |full_adder:\adder:1:BITN:BN|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|unit_control:CONTROL_UNIT|add_sub:add_sub|N_bit_Adder:adder|full_adder:\adder:1:BITN:BN     ; work         ;
;             |full_adder:\adder:2:BITN:BN|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|unit_control:CONTROL_UNIT|add_sub:add_sub|N_bit_Adder:adder|full_adder:\adder:2:BITN:BN     ; work         ;
;       |nbit_register_sclr:uPC|               ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|unit_control:CONTROL_UNIT|nbit_register_sclr:uPC                                            ; work         ;
;       |uProgramMemory:uP_ROM|                ; 220 (220)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |memory_PDUA|unit_control:CONTROL_UNIT|uProgramMemory:uP_ROM                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                           ;
+-----------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; my_SPRAM:RAM|altsyncram:ram_rtl_0|altsyncram_4871:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None ;
+-----------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 101   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 101   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 100   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; register_file:REGISTER_BANK|array_reg[1][6] ; 1       ;
; register_file:REGISTER_BANK|array_reg[6][6] ; 1       ;
; register_file:REGISTER_BANK|array_reg[6][3] ; 1       ;
; register_file:REGISTER_BANK|array_reg[1][3] ; 1       ;
; register_file:REGISTER_BANK|array_reg[6][2] ; 1       ;
; register_file:REGISTER_BANK|array_reg[1][2] ; 1       ;
; register_file:REGISTER_BANK|array_reg[6][1] ; 1       ;
; register_file:REGISTER_BANK|array_reg[1][1] ; 1       ;
; register_file:REGISTER_BANK|array_reg[6][0] ; 1       ;
; register_file:REGISTER_BANK|array_reg[4][0] ; 1       ;
; register_file:REGISTER_BANK|array_reg[1][0] ; 1       ;
; register_file:REGISTER_BANK|array_reg[6][5] ; 1       ;
; register_file:REGISTER_BANK|array_reg[1][5] ; 1       ;
; register_file:REGISTER_BANK|array_reg[6][4] ; 1       ;
; register_file:REGISTER_BANK|array_reg[1][4] ; 1       ;
; register_file:REGISTER_BANK|array_reg[6][7] ; 1       ;
; register_file:REGISTER_BANK|array_reg[1][7] ; 1       ;
; Total number of inverted registers = 17     ;         ;
+---------------------------------------------+---------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+-----------------------------+------------------------+------+
; Register Name               ; Megafunction           ; Type ;
+-----------------------------+------------------------+------+
; my_SPRAM:RAM|addr_reg[0..7] ; my_SPRAM:RAM|ram_rtl_0 ; RAM  ;
+-----------------------------+------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |memory_PDUA|nbit_register_sclr:IR|q[7]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |memory_PDUA|ALU:ALU|shift_unit:shift_u|Mux4  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |memory_PDUA|register_file:REGISTER_BANK|Mux3 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for my_SPRAM:RAM|altsyncram:ram_rtl_0|altsyncram_4871:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |memory_PDUA ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                     ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                     ;
; PCINIT         ; 0     ; Signed Integer                                     ;
; SPINIT         ; 255   ; Signed Integer                                     ;
; DPTRINIT       ; 0     ; Signed Integer                                     ;
; AINIT          ; 0     ; Signed Integer                                     ;
; AVIINIT        ; 1     ; Signed Integer                                     ;
; TEMPINIT       ; 0     ; Signed Integer                                     ;
; CTE1INIT       ; 255   ; Signed Integer                                     ;
; ACCINIT        ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_reg_8:MAR ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; eight          ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_reg_8:MAR|my_reg:my_reg_8bits ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; max_width      ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbit_register_sclr:IR ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; max_width      ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mdr_register:MDR ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_width     ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mdr_register:MDR|my_reg_8:alu_reg_8bits ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; eight          ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mdr_register:MDR|my_reg_8:alu_reg_8bits|my_reg:my_reg_8bits ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; max_width      ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mdr_register:MDR|my_reg_8:data_reg_8bits ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; eight          ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mdr_register:MDR|my_reg_8:data_reg_8bits|my_reg:my_reg_8bits ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; max_width      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:REGISTER_BANK ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                  ;
; addr_width     ; 3     ; Signed Integer                                  ;
; pcinit         ; 0     ; Signed Integer                                  ;
; spinit         ; 255   ; Signed Integer                                  ;
; dptrinit       ; 0     ; Signed Integer                                  ;
; ainit          ; 0     ; Signed Integer                                  ;
; aviinit        ; 1     ; Signed Integer                                  ;
; tempinit       ; 0     ; Signed Integer                                  ;
; cte1init       ; 255   ; Signed Integer                                  ;
; accinit        ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; max_width      ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:AplusB ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:Bplus1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:Bplus1|N_bit_Adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:negB ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|processing_unit:proc_u|add_sub:negB|N_bit_Adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|flag_register:flag_rec ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; max_width      ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU|shift_unit:shift_u ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_SPRAM:RAM ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; data_width     ; 8     ; Signed Integer                   ;
; addr_width     ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unit_control:CONTROL_UNIT|nbit_register_sclr:uPC ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; max_width      ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unit_control:CONTROL_UNIT|add_sub:add_sub ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unit_control:CONTROL_UNIT|add_sub:add_sub|N_bit_Adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_SPRAM:RAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 8                    ; Untyped                ;
; NUMWORDS_A                         ; 256                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; ram_contents.mif     ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_4871      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                              ;
+-------------------------------------------+-----------------------------------+
; Name                                      ; Value                             ;
+-------------------------------------------+-----------------------------------+
; Number of entity instances                ; 1                                 ;
; Entity Instance                           ; my_SPRAM:RAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                       ;
;     -- WIDTH_A                            ; 8                                 ;
;     -- NUMWORDS_A                         ; 256                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                      ;
;     -- WIDTH_B                            ; 1                                 ;
;     -- NUMWORDS_B                         ; 1                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ;
+-------------------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unit_control:CONTROL_UNIT|add_sub:add_sub"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; addn_sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|processing_unit:proc_u|add_sub:negB" ;
+----------+-------+----------+-------------------------------------------+
; Port     ; Type  ; Severity ; Details                                   ;
+----------+-------+----------+-------------------------------------------+
; addn_sub ; Input ; Info     ; Stuck at VCC                              ;
; a        ; Input ; Info     ; Stuck at GND                              ;
+----------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|processing_unit:proc_u|add_sub:Bplus1" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; addn_sub ; Input ; Info     ; Stuck at GND                                ;
; b[7..1]  ; Input ; Info     ; Stuck at GND                                ;
; b[0]     ; Input ; Info     ; Stuck at VCC                                ;
+----------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|processing_unit:proc_u|add_sub:AplusB" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; addn_sub ; Input ; Info     ; Stuck at GND                                ;
+----------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nbit_register_sclr:IR"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "my_dff_v2:REG_INT" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; d    ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 03 12:20:09 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto4 -c Proyecto4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file nbit_register_sclr.vhd
    Info (12022): Found design unit 1: nbit_register_sclr-rtl
    Info (12023): Found entity 1: nbit_register_sclr
Info (12021): Found 2 design units, including 1 entities, in source file uprogrammemory.vhd
    Info (12022): Found design unit 1: uProgramMemory-behavioral
    Info (12023): Found entity 1: uProgramMemory
Info (12021): Found 2 design units, including 1 entities, in source file unit_control.vhd
    Info (12022): Found design unit 1: unit_control-rtl
    Info (12023): Found entity 1: unit_control
Info (12021): Found 2 design units, including 1 entities, in source file shift_unit.vhd
    Info (12022): Found design unit 1: shift_unit-rtl
    Info (12023): Found entity 1: shift_unit
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-rtl
    Info (12023): Found entity 1: register_file
Info (12021): Found 2 design units, including 1 entities, in source file processing_unit.vhd
    Info (12022): Found design unit 1: processing_unit-rtl
    Info (12023): Found entity 1: processing_unit
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_adder.vhd
    Info (12022): Found design unit 1: N_bit_Adder-rtl
    Info (12023): Found entity 1: N_bit_Adder
Info (12021): Found 2 design units, including 1 entities, in source file my_spram.vhd
    Info (12022): Found design unit 1: my_SPRAM-rtl
    Info (12023): Found entity 1: my_SPRAM
Info (12021): Found 2 design units, including 1 entities, in source file my_reg_8.vhd
    Info (12022): Found design unit 1: my_reg_8-rtl
    Info (12023): Found entity 1: my_reg_8
Info (12021): Found 2 design units, including 1 entities, in source file my_reg.vhd
    Info (12022): Found design unit 1: my_reg-rtl
    Info (12023): Found entity 1: my_reg
Info (12021): Found 2 design units, including 1 entities, in source file my_dff_v2.vhd
    Info (12022): Found design unit 1: my_dff_v2-rtl
    Info (12023): Found entity 1: my_dff_v2
Info (12021): Found 2 design units, including 1 entities, in source file my_dff.vhd
    Info (12022): Found design unit 1: my_dff-rtl
    Info (12023): Found entity 1: my_dff
Info (12021): Found 2 design units, including 1 entities, in source file memory_pdua_tb.vhd
    Info (12022): Found design unit 1: memory_PDUA_tb-testbench_memory_PDUA
    Info (12023): Found entity 1: memory_PDUA_tb
Info (12021): Found 2 design units, including 1 entities, in source file memory_pdua.vhd
    Info (12022): Found design unit 1: memory_PDUA-rtl
    Info (12023): Found entity 1: memory_PDUA
Info (12021): Found 2 design units, including 1 entities, in source file mdr_register.vhd
    Info (12022): Found design unit 1: mdr_register-rtl
    Info (12023): Found entity 1: mdr_register
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-functional
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file flag_register.vhd
    Info (12022): Found design unit 1: flag_register-rtl
    Info (12023): Found entity 1: flag_register
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-rtl
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file add_sub.vhd
    Info (12022): Found design unit 1: add_sub-rtl
    Info (12023): Found entity 1: add_sub
Info (12127): Elaborating entity "memory_PDUA" for the top level hierarchy
Info (12128): Elaborating entity "my_dff_v2" for hierarchy "my_dff_v2:REG_INT"
Info (12128): Elaborating entity "my_reg_8" for hierarchy "my_reg_8:MAR"
Info (12128): Elaborating entity "my_reg" for hierarchy "my_reg_8:MAR|my_reg:my_reg_8bits"
Info (12128): Elaborating entity "nbit_register_sclr" for hierarchy "nbit_register_sclr:IR"
Info (12128): Elaborating entity "mdr_register" for hierarchy "mdr_register:MDR"
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:REGISTER_BANK"
Warning (10492): VHDL Process Statement warning at register_file.vhd(32): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Info (12128): Elaborating entity "processing_unit" for hierarchy "ALU:ALU|processing_unit:proc_u"
Info (12128): Elaborating entity "add_sub" for hierarchy "ALU:ALU|processing_unit:proc_u|add_sub:AplusB"
Info (12128): Elaborating entity "N_bit_Adder" for hierarchy "ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder"
Info (12128): Elaborating entity "full_adder" for hierarchy "ALU:ALU|processing_unit:proc_u|add_sub:AplusB|N_bit_Adder:adder|full_adder:\adder:7:BITN:BN"
Info (12128): Elaborating entity "flag_register" for hierarchy "ALU:ALU|flag_register:flag_rec"
Info (12128): Elaborating entity "shift_unit" for hierarchy "ALU:ALU|shift_unit:shift_u"
Info (12128): Elaborating entity "my_SPRAM" for hierarchy "my_SPRAM:RAM"
Info (12128): Elaborating entity "unit_control" for hierarchy "unit_control:CONTROL_UNIT"
Info (12128): Elaborating entity "uProgramMemory" for hierarchy "unit_control:CONTROL_UNIT|uProgramMemory:uP_ROM"
Info (12128): Elaborating entity "nbit_register_sclr" for hierarchy "unit_control:CONTROL_UNIT|nbit_register_sclr:uPC"
Info (12128): Elaborating entity "add_sub" for hierarchy "unit_control:CONTROL_UNIT|add_sub:add_sub"
Info (12128): Elaborating entity "N_bit_Adder" for hierarchy "unit_control:CONTROL_UNIT|add_sub:add_sub|N_bit_Adder:adder"
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Jairo Esteban/Downloads/prueba/ram_contents.mif -- setting all initial values to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "my_SPRAM:RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ram_contents.mif
Info (12130): Elaborated megafunction instantiation "my_SPRAM:RAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "my_SPRAM:RAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "ram_contents.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4871.tdf
    Info (12023): Found entity 1: altsyncram_4871
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 541 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 505 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Fri Jun 03 12:20:14 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


