library ieee;
use ieee.std_logic_1164.all;

entity Full_adder is 
	port(
	A: in std_logic;
	B: in std_logic;
	Cin: in std_logic;
	S: out std_logic;
	Cout: out std_logic
	);
end Full_adder;

architecture behavioral of Full_adder is

begin
	S <= A xor B xor Cin;
	Cout <= (A and B) or ((A xor B) and Cin);
end behavioral;