OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route -output_drc ./reports/asap7/gcd/asap7_gcd_test/5_route_drc.rpt -output_maze ./results/asap7/gcd/asap7_gcd_test/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 13711 7856 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     407
Number of terminals:      54
Number of snets:          2
Number of nets:           415

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 103.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 6404.
[INFO DRT-0033] V1 shape region query size = 7506.
[INFO DRT-0033] M2 shape region query size = 245.
[INFO DRT-0033] V2 shape region query size = 198.
[INFO DRT-0033] M3 shape region query size = 198.
[INFO DRT-0033] V3 shape region query size = 132.
[INFO DRT-0033] M4 shape region query size = 153.
[INFO DRT-0033] V4 shape region query size = 132.
[INFO DRT-0033] M5 shape region query size = 111.
[INFO DRT-0033] V5 shape region query size = 12.
[INFO DRT-0033] M6 shape region query size = 8.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 558 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 103 unique inst patterns.
[INFO DRT-0084]   Complete 156 groups.
#scanned instances     = 407
#unique  instances     = 103
#stdCellGenAp          = 2676
#stdCellValidPlanarAp  = 46
#stdCellValidViaAp     = 2150
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1214
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:05, memory = 282.55 (MB), peak = 282.55 (MB)

[INFO DRT-0157] Number of guides:     3346

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 1082.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 965.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 560.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 159.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 56.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 7.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 2.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 283.20 (MB), peak = 283.20 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1700 vertical wires in 1 frboxes and 1131 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 175 vertical wires in 1 frboxes and 267 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 292.33 (MB), peak = 292.33 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 292.33 (MB), peak = 292.33 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 365.79 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 314.90 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:02, memory = 400.83 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:04, memory = 343.41 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:04, memory = 421.72 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:06, memory = 367.81 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:07, memory = 453.41 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:09, memory = 393.00 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer          M2     M3     V3
CutSpcTbl            0      0      1
EOL                  2      0      0
Metal Spacing        0      2      0
Recheck              1      0      0
Short                2      0      0
eolKeepOut          24      0      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:10, memory = 946.95 (MB), peak = 946.95 (MB)
Total wire length = 954 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 286 um.
Total wire length on LAYER M3 = 358 um.
Total wire length on LAYER M4 = 230 um.
Total wire length on LAYER M5 = 69 um.
Total wire length on LAYER M6 = 7 um.
Total wire length on LAYER M7 = 2 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3353.
Up-via summary (total 3353):

---------------
 Active       0
     M1    1190
     M2    1660
     M3     403
     M4      91
     M5       7
     M6       2
     M7       0
     M8       0
     M9       0
---------------
       3353


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 1105.25 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 1070.51 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:01, memory = 1022.67 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:02, memory = 1096.33 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:04, memory = 1024.09 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:04, memory = 1144.86 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:04, memory = 1110.50 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:05, memory = 1063.23 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:06, memory = 1151.45 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:08, memory = 1083.80 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer          M2
EOL                  1
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:08, memory = 1084.95 (MB), peak = 1201.55 (MB)
Total wire length = 952 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 277 um.
Total wire length on LAYER M3 = 357 um.
Total wire length on LAYER M4 = 238 um.
Total wire length on LAYER M5 = 69 um.
Total wire length on LAYER M6 = 7 um.
Total wire length on LAYER M7 = 2 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3278.
Up-via summary (total 3278):

---------------
 Active       0
     M1    1189
     M2    1561
     M3     431
     M4      90
     M5       5
     M6       2
     M7       0
     M8       0
     M9       0
---------------
       3278


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 1084.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 1094.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1094.27 (MB), peak = 1201.55 (MB)
Total wire length = 951 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 278 um.
Total wire length on LAYER M3 = 356 um.
Total wire length on LAYER M4 = 237 um.
Total wire length on LAYER M5 = 69 um.
Total wire length on LAYER M6 = 7 um.
Total wire length on LAYER M7 = 2 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3260.
Up-via summary (total 3260):

---------------
 Active       0
     M1    1189
     M2    1555
     M3     421
     M4      88
     M5       5
     M6       2
     M7       0
     M8       0
     M9       0
---------------
       3260


[INFO DRT-0198] Complete detail routing.
Total wire length = 951 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 278 um.
Total wire length on LAYER M3 = 356 um.
Total wire length on LAYER M4 = 237 um.
Total wire length on LAYER M5 = 69 um.
Total wire length on LAYER M6 = 7 um.
Total wire length on LAYER M7 = 2 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3260.
Up-via summary (total 3260):

---------------
 Active       0
     M1    1189
     M2    1555
     M3     421
     M4      88
     M5       5
     M6       2
     M7       0
     M8       0
     M9       0
---------------
       3260


[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:21, memory = 1094.27 (MB), peak = 1201.55 (MB)

[INFO DRT-0180] Post processing.
Took 28 seconds: detailed_route -output_drc ./reports/asap7/gcd/asap7_gcd_test/5_route_drc.rpt -output_maze ./results/asap7/gcd/asap7_gcd_test/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 0:30.73[h:]min:sec. CPU time: user 78.71 sys 2.45 (264%). Peak memory: 1230384KB.
