
MTB_Telemetry_System_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096b0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa4  08009850  08009850  00019850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2f4  0800a2f4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2f4  0800a2f4  0001a2f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2fc  0800a2fc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2fc  0800a2fc  0001a2fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a300  0800a300  0001a300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a304  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000678  200001dc  0800a4e0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000854  0800a4e0  00020854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a255  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039b6  00000000  00000000  0003a461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001378  00000000  00000000  0003de18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b0  00000000  00000000  0003f190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bce6  00000000  00000000  00040340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4ab  00000000  00000000  0005c026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2dc2  00000000  00000000  000764d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00119293  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006118  00000000  00000000  001192e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009838 	.word	0x08009838

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08009838 	.word	0x08009838

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <Brake_Sensor_Read>:
#include "BrakeSensors.h"


uint16_t Brake_Sensor_Read(uint8_t sensor)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	uint16_t ADC_reading = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	81fb      	strh	r3, [r7, #14]

	if(sensor == SENSOR_LEFT)
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d111      	bne.n	8000f28 <Brake_Sensor_Read+0x38>
	{
		ADC_SetActiveChannel(&handler_1_brakes, CHANNEL_LEFT);
 8000f04:	2100      	movs	r1, #0
 8000f06:	481b      	ldr	r0, [pc, #108]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f08:	f000 f970 	bl	80011ec <ADC_SetActiveChannel>
		HAL_ADC_Start(&handler_1_brakes);
 8000f0c:	4819      	ldr	r0, [pc, #100]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f0e:	f002 f817 	bl	8002f40 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&handler_1_brakes, HAL_MAX_DELAY);
 8000f12:	f04f 31ff 	mov.w	r1, #4294967295
 8000f16:	4817      	ldr	r0, [pc, #92]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f18:	f002 f8f9 	bl	800310e <HAL_ADC_PollForConversion>
		ADC_reading = HAL_ADC_GetValue(&handler_1_brakes);
 8000f1c:	4815      	ldr	r0, [pc, #84]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f1e:	f002 f981 	bl	8003224 <HAL_ADC_GetValue>
 8000f22:	4603      	mov	r3, r0
 8000f24:	81fb      	strh	r3, [r7, #14]
 8000f26:	e017      	b.n	8000f58 <Brake_Sensor_Read+0x68>
	}
	else if (sensor == SENSOR_RIGHT)
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d111      	bne.n	8000f52 <Brake_Sensor_Read+0x62>
	{
		ADC_SetActiveChannel(&handler_1_brakes, CHANNEL_RIGHT);
 8000f2e:	2101      	movs	r1, #1
 8000f30:	4810      	ldr	r0, [pc, #64]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f32:	f000 f95b 	bl	80011ec <ADC_SetActiveChannel>
		HAL_ADC_Start(&handler_1_brakes);
 8000f36:	480f      	ldr	r0, [pc, #60]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f38:	f002 f802 	bl	8002f40 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&handler_1_brakes, HAL_MAX_DELAY);
 8000f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f40:	480c      	ldr	r0, [pc, #48]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f42:	f002 f8e4 	bl	800310e <HAL_ADC_PollForConversion>
		ADC_reading = HAL_ADC_GetValue(&handler_1_brakes);
 8000f46:	480b      	ldr	r0, [pc, #44]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f48:	f002 f96c 	bl	8003224 <HAL_ADC_GetValue>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	81fb      	strh	r3, [r7, #14]
 8000f50:	e002      	b.n	8000f58 <Brake_Sensor_Read+0x68>
	}
	else
	{
		ADC_reading = 999;
 8000f52:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000f56:	81fb      	strh	r3, [r7, #14]
	}

	HAL_ADC_Stop(&handler_1_brakes);
 8000f58:	4806      	ldr	r0, [pc, #24]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f5a:	f002 f8a5 	bl	80030a8 <HAL_ADC_Stop>

	// Scale to 0-100 range
	ADC_reading = ADC_reading / 40;
 8000f5e:	89fb      	ldrh	r3, [r7, #14]
 8000f60:	4a05      	ldr	r2, [pc, #20]	; (8000f78 <Brake_Sensor_Read+0x88>)
 8000f62:	fba2 2303 	umull	r2, r3, r2, r3
 8000f66:	095b      	lsrs	r3, r3, #5
 8000f68:	81fb      	strh	r3, [r7, #14]

	return ADC_reading;
 8000f6a:	89fb      	ldrh	r3, [r7, #14]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3710      	adds	r7, #16
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000060c 	.word	0x2000060c
 8000f78:	cccccccd 	.word	0xcccccccd

08000f7c <HMC5883L_initialize>:
#include "HMC5883L.h"

void HMC5883L_initialize(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af04      	add	r7, sp, #16
	uint8_t RegSettingA = HMC5883l_Enable_A;
 8000f82:	2378      	movs	r3, #120	; 0x78
 8000f84:	71fb      	strb	r3, [r7, #7]
	uint8_t RegSettingB = HMC5883l_Enable_B;
 8000f86:	23a0      	movs	r3, #160	; 0xa0
 8000f88:	71bb      	strb	r3, [r7, #6]
	uint8_t RegSettingMR = HMC5883l_MR;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	717b      	strb	r3, [r7, #5]

	// Sensor 1
	HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x00 , 1, &RegSettingA , 1, 100);
 8000f8e:	2364      	movs	r3, #100	; 0x64
 8000f90:	9302      	str	r3, [sp, #8]
 8000f92:	2301      	movs	r3, #1
 8000f94:	9301      	str	r3, [sp, #4]
 8000f96:	1dfb      	adds	r3, r7, #7
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	213c      	movs	r1, #60	; 0x3c
 8000fa0:	4821      	ldr	r0, [pc, #132]	; (8001028 <HMC5883L_initialize+0xac>)
 8000fa2:	f002 ffc1 	bl	8003f28 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x01 , 1, &RegSettingB , 1, 100);
 8000fa6:	2364      	movs	r3, #100	; 0x64
 8000fa8:	9302      	str	r3, [sp, #8]
 8000faa:	2301      	movs	r3, #1
 8000fac:	9301      	str	r3, [sp, #4]
 8000fae:	1dbb      	adds	r3, r7, #6
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	213c      	movs	r1, #60	; 0x3c
 8000fb8:	481b      	ldr	r0, [pc, #108]	; (8001028 <HMC5883L_initialize+0xac>)
 8000fba:	f002 ffb5 	bl	8003f28 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x02 , 1, &RegSettingMR , 1, 100);
 8000fbe:	2364      	movs	r3, #100	; 0x64
 8000fc0:	9302      	str	r3, [sp, #8]
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	1d7b      	adds	r3, r7, #5
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	2202      	movs	r2, #2
 8000fce:	213c      	movs	r1, #60	; 0x3c
 8000fd0:	4815      	ldr	r0, [pc, #84]	; (8001028 <HMC5883L_initialize+0xac>)
 8000fd2:	f002 ffa9 	bl	8003f28 <HAL_I2C_Mem_Write>

	// Sensor 2
	HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x00 , 1, &RegSettingA , 1, 100);
 8000fd6:	2364      	movs	r3, #100	; 0x64
 8000fd8:	9302      	str	r3, [sp, #8]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	1dfb      	adds	r3, r7, #7
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	213c      	movs	r1, #60	; 0x3c
 8000fe8:	4810      	ldr	r0, [pc, #64]	; (800102c <HMC5883L_initialize+0xb0>)
 8000fea:	f002 ff9d 	bl	8003f28 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x01 , 1, &RegSettingB , 1, 100);
 8000fee:	2364      	movs	r3, #100	; 0x64
 8000ff0:	9302      	str	r3, [sp, #8]
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	9301      	str	r3, [sp, #4]
 8000ff6:	1dbb      	adds	r3, r7, #6
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	213c      	movs	r1, #60	; 0x3c
 8001000:	480a      	ldr	r0, [pc, #40]	; (800102c <HMC5883L_initialize+0xb0>)
 8001002:	f002 ff91 	bl	8003f28 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x02 , 1, &RegSettingMR , 1, 100);
 8001006:	2364      	movs	r3, #100	; 0x64
 8001008:	9302      	str	r3, [sp, #8]
 800100a:	2301      	movs	r3, #1
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	1d7b      	adds	r3, r7, #5
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	2301      	movs	r3, #1
 8001014:	2202      	movs	r2, #2
 8001016:	213c      	movs	r1, #60	; 0x3c
 8001018:	4804      	ldr	r0, [pc, #16]	; (800102c <HMC5883L_initialize+0xb0>)
 800101a:	f002 ff85 	bl	8003f28 <HAL_I2C_Mem_Write>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000654 	.word	0x20000654
 800102c:	200006a8 	.word	0x200006a8

08001030 <HMC5883L_get_X>:

uint16_t HMC5883L_get_X(uint8_t sensor)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af04      	add	r7, sp, #16
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
	uint8_t DataX[2];
	uint16_t Xaxis = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	81fb      	strh	r3, [r7, #14]
	uint8_t temp[2];

	// Read the register
	if(sensor == 0)
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d127      	bne.n	8001094 <HMC5883L_get_X+0x64>
	{
		// RECEIVE X_axis
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAX_MSB_MULTI,1,DataX,2,100);
 8001044:	2364      	movs	r3, #100	; 0x64
 8001046:	9302      	str	r3, [sp, #8]
 8001048:	2302      	movs	r3, #2
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	f107 030c 	add.w	r3, r7, #12
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2301      	movs	r3, #1
 8001054:	2283      	movs	r2, #131	; 0x83
 8001056:	213c      	movs	r1, #60	; 0x3c
 8001058:	482c      	ldr	r0, [pc, #176]	; (800110c <HMC5883L_get_X+0xdc>)
 800105a:	f003 f85f 	bl	800411c <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAY_MSB_MULTI,1,temp,2,100);
 800105e:	2364      	movs	r3, #100	; 0x64
 8001060:	9302      	str	r3, [sp, #8]
 8001062:	2302      	movs	r3, #2
 8001064:	9301      	str	r3, [sp, #4]
 8001066:	f107 0308 	add.w	r3, r7, #8
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2301      	movs	r3, #1
 800106e:	2287      	movs	r2, #135	; 0x87
 8001070:	213c      	movs	r1, #60	; 0x3c
 8001072:	4826      	ldr	r0, [pc, #152]	; (800110c <HMC5883L_get_X+0xdc>)
 8001074:	f003 f852 	bl	800411c <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAZ_MSB_MULTI,1,temp,2,100);
 8001078:	2364      	movs	r3, #100	; 0x64
 800107a:	9302      	str	r3, [sp, #8]
 800107c:	2302      	movs	r3, #2
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	f107 0308 	add.w	r3, r7, #8
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	2301      	movs	r3, #1
 8001088:	2285      	movs	r2, #133	; 0x85
 800108a:	213c      	movs	r1, #60	; 0x3c
 800108c:	481f      	ldr	r0, [pc, #124]	; (800110c <HMC5883L_get_X+0xdc>)
 800108e:	f003 f845 	bl	800411c <HAL_I2C_Mem_Read>
 8001092:	e026      	b.n	80010e2 <HMC5883L_get_X+0xb2>
	}
	//	HAL_I2C_Mem_Read(&handler_1_HMC, HMC5883l_ADDRESS, HMC5883l_ADD_DATAX_MSB_MULTI, 1, DataX, 2, 100);
	else
	{
		//HAL_I2C_Mem_Read(&handler_2_HMC, HMC5883l_ADDRESS, HMC5883l_ADD_DATAX_MSB_MULTI, 1, DataX, 2, 100);
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAX_MSB_MULTI,1,DataX,2,100);
 8001094:	2364      	movs	r3, #100	; 0x64
 8001096:	9302      	str	r3, [sp, #8]
 8001098:	2302      	movs	r3, #2
 800109a:	9301      	str	r3, [sp, #4]
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	2301      	movs	r3, #1
 80010a4:	2283      	movs	r2, #131	; 0x83
 80010a6:	213c      	movs	r1, #60	; 0x3c
 80010a8:	4819      	ldr	r0, [pc, #100]	; (8001110 <HMC5883L_get_X+0xe0>)
 80010aa:	f003 f837 	bl	800411c <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAY_MSB_MULTI,1,temp,2,100);
 80010ae:	2364      	movs	r3, #100	; 0x64
 80010b0:	9302      	str	r3, [sp, #8]
 80010b2:	2302      	movs	r3, #2
 80010b4:	9301      	str	r3, [sp, #4]
 80010b6:	f107 0308 	add.w	r3, r7, #8
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	2301      	movs	r3, #1
 80010be:	2287      	movs	r2, #135	; 0x87
 80010c0:	213c      	movs	r1, #60	; 0x3c
 80010c2:	4813      	ldr	r0, [pc, #76]	; (8001110 <HMC5883L_get_X+0xe0>)
 80010c4:	f003 f82a 	bl	800411c <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAZ_MSB_MULTI,1,temp,2,100);
 80010c8:	2364      	movs	r3, #100	; 0x64
 80010ca:	9302      	str	r3, [sp, #8]
 80010cc:	2302      	movs	r3, #2
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	2301      	movs	r3, #1
 80010d8:	2285      	movs	r2, #133	; 0x85
 80010da:	213c      	movs	r1, #60	; 0x3c
 80010dc:	480c      	ldr	r0, [pc, #48]	; (8001110 <HMC5883L_get_X+0xe0>)
 80010de:	f003 f81d 	bl	800411c <HAL_I2C_Mem_Read>
	}

	Xaxis = ((DataX[1]<<8) | DataX[0]);
 80010e2:	7b7b      	ldrb	r3, [r7, #13]
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	7b3b      	ldrb	r3, [r7, #12]
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	4313      	orrs	r3, r2
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	81fb      	strh	r3, [r7, #14]
	return Xaxis / 655;
 80010f2:	89fa      	ldrh	r2, [r7, #14]
 80010f4:	4b07      	ldr	r3, [pc, #28]	; (8001114 <HMC5883L_get_X+0xe4>)
 80010f6:	fba3 1302 	umull	r1, r3, r3, r2
 80010fa:	1ad2      	subs	r2, r2, r3
 80010fc:	0852      	lsrs	r2, r2, #1
 80010fe:	4413      	add	r3, r2
 8001100:	0a5b      	lsrs	r3, r3, #9
 8001102:	b29b      	uxth	r3, r3
}
 8001104:	4618      	mov	r0, r3
 8001106:	3710      	adds	r7, #16
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000654 	.word	0x20000654
 8001110:	200006a8 	.word	0x200006a8
 8001114:	903847eb 	.word	0x903847eb

08001118 <MPU6050_initialize>:
#include "MPU6050.h"

uint8_t MPU6050_initialize(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af04      	add	r7, sp, #16
	uint8_t check;

	// Check the device id
	HAL_I2C_Mem_Read(&handler_MPU6050, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 800111e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	2301      	movs	r3, #1
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	f107 030f 	add.w	r3, r7, #15
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	2301      	movs	r3, #1
 8001130:	2275      	movs	r2, #117	; 0x75
 8001132:	21d0      	movs	r1, #208	; 0xd0
 8001134:	482c      	ldr	r0, [pc, #176]	; (80011e8 <MPU6050_initialize+0xd0>)
 8001136:	f002 fff1 	bl	800411c <HAL_I2C_Mem_Read>

	if (check == 104)
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	2b68      	cmp	r3, #104	; 0x68
 800113e:	d14e      	bne.n	80011de <MPU6050_initialize+0xc6>
	{
		// Set power register to 0
		uint8_t command = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &command, 1, 1000);
 8001144:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001148:	9302      	str	r3, [sp, #8]
 800114a:	2301      	movs	r3, #1
 800114c:	9301      	str	r3, [sp, #4]
 800114e:	f107 030e 	add.w	r3, r7, #14
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2301      	movs	r3, #1
 8001156:	226b      	movs	r2, #107	; 0x6b
 8001158:	21d0      	movs	r1, #208	; 0xd0
 800115a:	4823      	ldr	r0, [pc, #140]	; (80011e8 <MPU6050_initialize+0xd0>)
 800115c:	f002 fee4 	bl	8003f28 <HAL_I2C_Mem_Write>

		// Set data rate of 1kHz
		command = 0x07;
 8001160:	2307      	movs	r3, #7
 8001162:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &command, 1, 1000);
 8001164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001168:	9302      	str	r3, [sp, #8]
 800116a:	2301      	movs	r3, #1
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	f107 030e 	add.w	r3, r7, #14
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2301      	movs	r3, #1
 8001176:	2219      	movs	r2, #25
 8001178:	21d0      	movs	r1, #208	; 0xd0
 800117a:	481b      	ldr	r0, [pc, #108]	; (80011e8 <MPU6050_initialize+0xd0>)
 800117c:	f002 fed4 	bl	8003f28 <HAL_I2C_Mem_Write>

		// Accelerometer configuration
		command = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &command, 1, 1000);
 8001184:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001188:	9302      	str	r3, [sp, #8]
 800118a:	2301      	movs	r3, #1
 800118c:	9301      	str	r3, [sp, #4]
 800118e:	f107 030e 	add.w	r3, r7, #14
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	221c      	movs	r2, #28
 8001198:	21d0      	movs	r1, #208	; 0xd0
 800119a:	4813      	ldr	r0, [pc, #76]	; (80011e8 <MPU6050_initialize+0xd0>)
 800119c:	f002 fec4 	bl	8003f28 <HAL_I2C_Mem_Write>

		// Gyroscope config
		command = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &command, 1, 1000);
 80011a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a8:	9302      	str	r3, [sp, #8]
 80011aa:	2301      	movs	r3, #1
 80011ac:	9301      	str	r3, [sp, #4]
 80011ae:	f107 030e 	add.w	r3, r7, #14
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	2301      	movs	r3, #1
 80011b6:	221b      	movs	r2, #27
 80011b8:	21d0      	movs	r1, #208	; 0xd0
 80011ba:	480b      	ldr	r0, [pc, #44]	; (80011e8 <MPU6050_initialize+0xd0>)
 80011bc:	f002 feb4 	bl	8003f28 <HAL_I2C_Mem_Write>

		// Read all data from sensor
		uint8_t Rec_Data[14];
		HAL_I2C_Mem_Read(&handler_MPU6050, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, 1000);
 80011c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c4:	9302      	str	r3, [sp, #8]
 80011c6:	230e      	movs	r3, #14
 80011c8:	9301      	str	r3, [sp, #4]
 80011ca:	463b      	mov	r3, r7
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	2301      	movs	r3, #1
 80011d0:	223b      	movs	r2, #59	; 0x3b
 80011d2:	21d0      	movs	r1, #208	; 0xd0
 80011d4:	4804      	ldr	r0, [pc, #16]	; (80011e8 <MPU6050_initialize+0xd0>)
 80011d6:	f002 ffa1 	bl	800411c <HAL_I2C_Mem_Read>

		return 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	e000      	b.n	80011e0 <MPU6050_initialize+0xc8>
	}
	else
	{
		return 1; // error
 80011de:	2301      	movs	r3, #1
	}
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3710      	adds	r7, #16
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000654 	.word	0x20000654

080011ec <ADC_SetActiveChannel>:
#include "MiscellaneousFunctions.h"


void ADC_SetActiveChannel(ADC_HandleTypeDef *hadc, uint32_t AdcChannel)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef sConfig = {0};
 80011f6:	f107 0308 	add.w	r3, r7, #8
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
	sConfig.Channel = AdcChannel;
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001208:	2301      	movs	r3, #1
 800120a:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800120c:	2304      	movs	r3, #4
 800120e:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001210:	f107 0308 	add.w	r3, r7, #8
 8001214:	4619      	mov	r1, r3
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f002 f812 	bl	8003240 <HAL_ADC_ConfigChannel>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <ADC_SetActiveChannel+0x3a>
	{
		Error_Handler();
 8001222:	f000 ffc9 	bl	80021b8 <Error_Handler>
	}
}
 8001226:	bf00      	nop
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <Read_Battery_Voltage>:


uint8_t Read_Battery_Voltage()
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
	uint16_t ADC_reading = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	80bb      	strh	r3, [r7, #4]
	uint8_t battery_out = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	71fb      	strb	r3, [r7, #7]
	const uint16_t bat_min = 2172; // minimum battery reading (about 3.5V)
 800123e:	f640 037c 	movw	r3, #2172	; 0x87c
 8001242:	807b      	strh	r3, [r7, #2]

	// Get the ADC reading
	ADC_SetActiveChannel(&handler_batt_adc, CHANNEL_BATT_ADC);
 8001244:	2102      	movs	r1, #2
 8001246:	4815      	ldr	r0, [pc, #84]	; (800129c <Read_Battery_Voltage+0x6c>)
 8001248:	f7ff ffd0 	bl	80011ec <ADC_SetActiveChannel>
	HAL_ADC_Start(&handler_batt_adc);
 800124c:	4813      	ldr	r0, [pc, #76]	; (800129c <Read_Battery_Voltage+0x6c>)
 800124e:	f001 fe77 	bl	8002f40 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&handler_batt_adc, HAL_MAX_DELAY);
 8001252:	f04f 31ff 	mov.w	r1, #4294967295
 8001256:	4811      	ldr	r0, [pc, #68]	; (800129c <Read_Battery_Voltage+0x6c>)
 8001258:	f001 ff59 	bl	800310e <HAL_ADC_PollForConversion>
	ADC_reading = HAL_ADC_GetValue(&handler_batt_adc);
 800125c:	480f      	ldr	r0, [pc, #60]	; (800129c <Read_Battery_Voltage+0x6c>)
 800125e:	f001 ffe1 	bl	8003224 <HAL_ADC_GetValue>
 8001262:	4603      	mov	r3, r0
 8001264:	80bb      	strh	r3, [r7, #4]

	// Return the battery %
	if (ADC_reading < bat_min)
 8001266:	88ba      	ldrh	r2, [r7, #4]
 8001268:	887b      	ldrh	r3, [r7, #2]
 800126a:	429a      	cmp	r2, r3
 800126c:	d202      	bcs.n	8001274 <Read_Battery_Voltage+0x44>
	{
		battery_out = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	71fb      	strb	r3, [r7, #7]
 8001272:	e00e      	b.n	8001292 <Read_Battery_Voltage+0x62>
	}
	else
	{
		battery_out = (ADC_reading - bat_min) / 5;
 8001274:	88ba      	ldrh	r2, [r7, #4]
 8001276:	887b      	ldrh	r3, [r7, #2]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	4a09      	ldr	r2, [pc, #36]	; (80012a0 <Read_Battery_Voltage+0x70>)
 800127c:	fb82 1203 	smull	r1, r2, r2, r3
 8001280:	1052      	asrs	r2, r2, #1
 8001282:	17db      	asrs	r3, r3, #31
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	71fb      	strb	r3, [r7, #7]
		if (battery_out > 100) // if the voltage exceeds about 4.15 V (depends on the ADC supply voltage, so it might shift a little)
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	2b64      	cmp	r3, #100	; 0x64
 800128c:	d901      	bls.n	8001292 <Read_Battery_Voltage+0x62>
		{
			battery_out = 100;
 800128e:	2364      	movs	r3, #100	; 0x64
 8001290:	71fb      	strb	r3, [r7, #7]
		}
	}

	return battery_out;
 8001292:	79fb      	ldrb	r3, [r7, #7]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	2000060c 	.word	0x2000060c
 80012a0:	66666667 	.word	0x66666667

080012a4 <ST7565_updateBoundingBox>:
#ifdef enablePartialUpdate
	static uint8_t xUpdateMin, xUpdateMax, yUpdateMin, yUpdateMax;
#endif

static void ST7565_updateBoundingBox(uint8_t xmin, uint8_t ymin, uint8_t xmax, uint8_t ymax)
{
 80012a4:	b490      	push	{r4, r7}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4604      	mov	r4, r0
 80012ac:	4608      	mov	r0, r1
 80012ae:	4611      	mov	r1, r2
 80012b0:	461a      	mov	r2, r3
 80012b2:	4623      	mov	r3, r4
 80012b4:	71fb      	strb	r3, [r7, #7]
 80012b6:	4603      	mov	r3, r0
 80012b8:	71bb      	strb	r3, [r7, #6]
 80012ba:	460b      	mov	r3, r1
 80012bc:	717b      	strb	r3, [r7, #5]
 80012be:	4613      	mov	r3, r2
 80012c0:	713b      	strb	r3, [r7, #4]
	#ifdef enablePartialUpdate
		if (xmin < xUpdateMin) xUpdateMin = xmin;
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <ST7565_updateBoundingBox+0x68>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	79fa      	ldrb	r2, [r7, #7]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d202      	bcs.n	80012d2 <ST7565_updateBoundingBox+0x2e>
 80012cc:	4a0f      	ldr	r2, [pc, #60]	; (800130c <ST7565_updateBoundingBox+0x68>)
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	7013      	strb	r3, [r2, #0]
		if (xmax > xUpdateMax) xUpdateMax = xmax;
 80012d2:	4b0f      	ldr	r3, [pc, #60]	; (8001310 <ST7565_updateBoundingBox+0x6c>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	797a      	ldrb	r2, [r7, #5]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d902      	bls.n	80012e2 <ST7565_updateBoundingBox+0x3e>
 80012dc:	4a0c      	ldr	r2, [pc, #48]	; (8001310 <ST7565_updateBoundingBox+0x6c>)
 80012de:	797b      	ldrb	r3, [r7, #5]
 80012e0:	7013      	strb	r3, [r2, #0]
		if (ymin < yUpdateMin) yUpdateMin = ymin;
 80012e2:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <ST7565_updateBoundingBox+0x70>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	79ba      	ldrb	r2, [r7, #6]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d202      	bcs.n	80012f2 <ST7565_updateBoundingBox+0x4e>
 80012ec:	4a09      	ldr	r2, [pc, #36]	; (8001314 <ST7565_updateBoundingBox+0x70>)
 80012ee:	79bb      	ldrb	r3, [r7, #6]
 80012f0:	7013      	strb	r3, [r2, #0]
		if (ymax > yUpdateMax) yUpdateMax = ymax;
 80012f2:	4b09      	ldr	r3, [pc, #36]	; (8001318 <ST7565_updateBoundingBox+0x74>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	793a      	ldrb	r2, [r7, #4]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d902      	bls.n	8001302 <ST7565_updateBoundingBox+0x5e>
 80012fc:	4a06      	ldr	r2, [pc, #24]	; (8001318 <ST7565_updateBoundingBox+0x74>)
 80012fe:	793b      	ldrb	r3, [r7, #4]
 8001300:	7013      	strb	r3, [r2, #0]
	#endif
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bc90      	pop	{r4, r7}
 800130a:	4770      	bx	lr
 800130c:	200005f8 	.word	0x200005f8
 8001310:	200005f9 	.word	0x200005f9
 8001314:	200005fa 	.word	0x200005fa
 8001318:	200005fb 	.word	0x200005fb

0800131c <ST7565_drawbitmap>:

void ST7565_drawbitmap(uint8_t x, uint8_t y, const uint8_t* bitmap, uint8_t w, uint8_t h, uint8_t color)
{
 800131c:	b590      	push	{r4, r7, lr}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	603a      	str	r2, [r7, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
 800132a:	460b      	mov	r3, r1
 800132c:	71bb      	strb	r3, [r7, #6]
 800132e:	4613      	mov	r3, r2
 8001330:	717b      	strb	r3, [r7, #5]
	uint8_t i, j;
	for (j = 0; j < h; j++)
 8001332:	2300      	movs	r3, #0
 8001334:	73bb      	strb	r3, [r7, #14]
 8001336:	e030      	b.n	800139a <ST7565_drawbitmap+0x7e>
	{
		for (i = 0; i < w; i++)
 8001338:	2300      	movs	r3, #0
 800133a:	73fb      	strb	r3, [r7, #15]
 800133c:	e026      	b.n	800138c <ST7565_drawbitmap+0x70>
		{
			if (bitmap[i + (j / 8) * w] & (1 << (j % 8)))
 800133e:	7bfa      	ldrb	r2, [r7, #15]
 8001340:	7bbb      	ldrb	r3, [r7, #14]
 8001342:	08db      	lsrs	r3, r3, #3
 8001344:	b2db      	uxtb	r3, r3
 8001346:	4619      	mov	r1, r3
 8001348:	797b      	ldrb	r3, [r7, #5]
 800134a:	fb03 f301 	mul.w	r3, r3, r1
 800134e:	4413      	add	r3, r2
 8001350:	461a      	mov	r2, r3
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	4413      	add	r3, r2
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	461a      	mov	r2, r3
 800135a:	7bbb      	ldrb	r3, [r7, #14]
 800135c:	f003 0307 	and.w	r3, r3, #7
 8001360:	fa42 f303 	asr.w	r3, r2, r3
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	2b00      	cmp	r3, #0
 800136a:	d00c      	beq.n	8001386 <ST7565_drawbitmap+0x6a>
			{
				ST7565_my_setpixel(x + i, y + j, color);
 800136c:	79fa      	ldrb	r2, [r7, #7]
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	4413      	add	r3, r2
 8001372:	b2d8      	uxtb	r0, r3
 8001374:	79ba      	ldrb	r2, [r7, #6]
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	4413      	add	r3, r2
 800137a:	b2db      	uxtb	r3, r3
 800137c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001380:	4619      	mov	r1, r3
 8001382:	f000 f8c7 	bl	8001514 <ST7565_my_setpixel>
		for (i = 0; i < w; i++)
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	3301      	adds	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]
 800138c:	7bfa      	ldrb	r2, [r7, #15]
 800138e:	797b      	ldrb	r3, [r7, #5]
 8001390:	429a      	cmp	r2, r3
 8001392:	d3d4      	bcc.n	800133e <ST7565_drawbitmap+0x22>
	for (j = 0; j < h; j++)
 8001394:	7bbb      	ldrb	r3, [r7, #14]
 8001396:	3301      	adds	r3, #1
 8001398:	73bb      	strb	r3, [r7, #14]
 800139a:	7bba      	ldrb	r2, [r7, #14]
 800139c:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d3c9      	bcc.n	8001338 <ST7565_drawbitmap+0x1c>
			}
		}
	}

	ST7565_updateBoundingBox(x, y, x + w, y + h);
 80013a4:	79fa      	ldrb	r2, [r7, #7]
 80013a6:	797b      	ldrb	r3, [r7, #5]
 80013a8:	4413      	add	r3, r2
 80013aa:	b2dc      	uxtb	r4, r3
 80013ac:	79ba      	ldrb	r2, [r7, #6]
 80013ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013b2:	4413      	add	r3, r2
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	79b9      	ldrb	r1, [r7, #6]
 80013b8:	79f8      	ldrb	r0, [r7, #7]
 80013ba:	4622      	mov	r2, r4
 80013bc:	f7ff ff72 	bl	80012a4 <ST7565_updateBoundingBox>
}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd90      	pop	{r4, r7, pc}

080013c8 <ST7565_drawstring>:

	ST7565_updateBoundingBox(x, y, x + w, y + h);
}

void ST7565_drawstring(uint8_t x, uint8_t line, char* c)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	603a      	str	r2, [r7, #0]
 80013d2:	71fb      	strb	r3, [r7, #7]
 80013d4:	460b      	mov	r3, r1
 80013d6:	71bb      	strb	r3, [r7, #6]
	while (c[0] != 0)
 80013d8:	e017      	b.n	800140a <ST7565_drawstring+0x42>
	{
		ST7565_drawchar(x, line, c[0]);
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	781a      	ldrb	r2, [r3, #0]
 80013de:	79b9      	ldrb	r1, [r7, #6]
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 f81a 	bl	800141c <ST7565_drawchar>
		c++;
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	3301      	adds	r3, #1
 80013ec:	603b      	str	r3, [r7, #0]
		x += 6;       // 6 pixels wide
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	3306      	adds	r3, #6
 80013f2:	71fb      	strb	r3, [r7, #7]
		if (x + 6 >= LCDWIDTH)
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	2b79      	cmp	r3, #121	; 0x79
 80013f8:	d904      	bls.n	8001404 <ST7565_drawstring+0x3c>
		{
			x = 0;    // ran out of line
 80013fa:	2300      	movs	r3, #0
 80013fc:	71fb      	strb	r3, [r7, #7]
			line++;
 80013fe:	79bb      	ldrb	r3, [r7, #6]
 8001400:	3301      	adds	r3, #1
 8001402:	71bb      	strb	r3, [r7, #6]
		}

		if (line >= (LCDHEIGHT / 8))
 8001404:	79bb      	ldrb	r3, [r7, #6]
 8001406:	2b07      	cmp	r3, #7
 8001408:	d804      	bhi.n	8001414 <ST7565_drawstring+0x4c>
	while (c[0] != 0)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1e3      	bne.n	80013da <ST7565_drawstring+0x12>
 8001412:	e000      	b.n	8001416 <ST7565_drawstring+0x4e>
			return;  // ran out of space
 8001414:	bf00      	nop
	}
}
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <ST7565_drawchar>:
			return;  // ran out of space
	}
}

void  ST7565_drawchar(uint8_t x, uint8_t line, char c)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
 8001426:	460b      	mov	r3, r1
 8001428:	71bb      	strb	r3, [r7, #6]
 800142a:	4613      	mov	r3, r2
 800142c:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < 5; i++)
 800142e:	2300      	movs	r3, #0
 8001430:	73fb      	strb	r3, [r7, #15]
 8001432:	e013      	b.n	800145c <ST7565_drawchar+0x40>
	{
		st7565_buffer[x + (line * 128)] = font[((unsigned char)c * 5) + i];
 8001434:	797a      	ldrb	r2, [r7, #5]
 8001436:	4613      	mov	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	441a      	add	r2, r3
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	441a      	add	r2, r3
 8001440:	79f9      	ldrb	r1, [r7, #7]
 8001442:	79bb      	ldrb	r3, [r7, #6]
 8001444:	01db      	lsls	r3, r3, #7
 8001446:	440b      	add	r3, r1
 8001448:	4910      	ldr	r1, [pc, #64]	; (800148c <ST7565_drawchar+0x70>)
 800144a:	5c89      	ldrb	r1, [r1, r2]
 800144c:	4a10      	ldr	r2, [pc, #64]	; (8001490 <ST7565_drawchar+0x74>)
 800144e:	54d1      	strb	r1, [r2, r3]
		x++;
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	3301      	adds	r3, #1
 8001454:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 5; i++)
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	3301      	adds	r3, #1
 800145a:	73fb      	strb	r3, [r7, #15]
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	2b04      	cmp	r3, #4
 8001460:	d9e8      	bls.n	8001434 <ST7565_drawchar+0x18>
	}

	ST7565_updateBoundingBox(x - 5, line * 8, x - 1, line * 8 + 8);
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	3b05      	subs	r3, #5
 8001466:	b2d8      	uxtb	r0, r3
 8001468:	79bb      	ldrb	r3, [r7, #6]
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	b2d9      	uxtb	r1, r3
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	3b01      	subs	r3, #1
 8001472:	b2da      	uxtb	r2, r3
 8001474:	79bb      	ldrb	r3, [r7, #6]
 8001476:	3301      	adds	r3, #1
 8001478:	b2db      	uxtb	r3, r3
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	f7ff ff11 	bl	80012a4 <ST7565_updateBoundingBox>
}
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	080098f8 	.word	0x080098f8
 8001490:	200001f8 	.word	0x200001f8

08001494 <ST7565_fillrect>:
		}
	}
}

void ST7565_fillrect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t color)
{
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	4604      	mov	r4, r0
 800149c:	4608      	mov	r0, r1
 800149e:	4611      	mov	r1, r2
 80014a0:	461a      	mov	r2, r3
 80014a2:	4623      	mov	r3, r4
 80014a4:	71fb      	strb	r3, [r7, #7]
 80014a6:	4603      	mov	r3, r0
 80014a8:	71bb      	strb	r3, [r7, #6]
 80014aa:	460b      	mov	r3, r1
 80014ac:	717b      	strb	r3, [r7, #5]
 80014ae:	4613      	mov	r3, r2
 80014b0:	713b      	strb	r3, [r7, #4]
	uint8_t i, j;

	for (i = x; i < x + w; i++)
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	73fb      	strb	r3, [r7, #15]
 80014b6:	e015      	b.n	80014e4 <ST7565_fillrect+0x50>
	{
		for (j = y; j < y + h; j++)
 80014b8:	79bb      	ldrb	r3, [r7, #6]
 80014ba:	73bb      	strb	r3, [r7, #14]
 80014bc:	e009      	b.n	80014d2 <ST7565_fillrect+0x3e>
		{
			ST7565_my_setpixel(i, j, color);
 80014be:	f897 2020 	ldrb.w	r2, [r7, #32]
 80014c2:	7bb9      	ldrb	r1, [r7, #14]
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f824 	bl	8001514 <ST7565_my_setpixel>
		for (j = y; j < y + h; j++)
 80014cc:	7bbb      	ldrb	r3, [r7, #14]
 80014ce:	3301      	adds	r3, #1
 80014d0:	73bb      	strb	r3, [r7, #14]
 80014d2:	7bba      	ldrb	r2, [r7, #14]
 80014d4:	79b9      	ldrb	r1, [r7, #6]
 80014d6:	793b      	ldrb	r3, [r7, #4]
 80014d8:	440b      	add	r3, r1
 80014da:	429a      	cmp	r2, r3
 80014dc:	dbef      	blt.n	80014be <ST7565_fillrect+0x2a>
	for (i = x; i < x + w; i++)
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	3301      	adds	r3, #1
 80014e2:	73fb      	strb	r3, [r7, #15]
 80014e4:	7bfa      	ldrb	r2, [r7, #15]
 80014e6:	79f9      	ldrb	r1, [r7, #7]
 80014e8:	797b      	ldrb	r3, [r7, #5]
 80014ea:	440b      	add	r3, r1
 80014ec:	429a      	cmp	r2, r3
 80014ee:	dbe3      	blt.n	80014b8 <ST7565_fillrect+0x24>
		}
	}

	ST7565_updateBoundingBox(x, y, x + w, y + h);
 80014f0:	79fa      	ldrb	r2, [r7, #7]
 80014f2:	797b      	ldrb	r3, [r7, #5]
 80014f4:	4413      	add	r3, r2
 80014f6:	b2dc      	uxtb	r4, r3
 80014f8:	79ba      	ldrb	r2, [r7, #6]
 80014fa:	793b      	ldrb	r3, [r7, #4]
 80014fc:	4413      	add	r3, r2
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	79b9      	ldrb	r1, [r7, #6]
 8001502:	79f8      	ldrb	r0, [r7, #7]
 8001504:	4622      	mov	r2, r4
 8001506:	f7ff fecd 	bl	80012a4 <ST7565_updateBoundingBox>
}
 800150a:	bf00      	nop
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	bd90      	pop	{r4, r7, pc}
	...

08001514 <ST7565_my_setpixel>:
		}
	}
}

void ST7565_my_setpixel(uint8_t x, uint8_t y, uint8_t color)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
 800151e:	460b      	mov	r3, r1
 8001520:	71bb      	strb	r3, [r7, #6]
 8001522:	4613      	mov	r3, r2
 8001524:	717b      	strb	r3, [r7, #5]
	if ((x >= LCDWIDTH) || (y >= LCDHEIGHT))
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	2b00      	cmp	r3, #0
 800152c:	db3f      	blt.n	80015ae <ST7565_my_setpixel+0x9a>
 800152e:	79bb      	ldrb	r3, [r7, #6]
 8001530:	2b3f      	cmp	r3, #63	; 0x3f
 8001532:	d83c      	bhi.n	80015ae <ST7565_my_setpixel+0x9a>
		return;

	if (color)
 8001534:	797b      	ldrb	r3, [r7, #5]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d01b      	beq.n	8001572 <ST7565_my_setpixel+0x5e>
		st7565_buffer[x + (y / 8) * 128] |= (1 << (7 - (y % 8)));
 800153a:	79fa      	ldrb	r2, [r7, #7]
 800153c:	79bb      	ldrb	r3, [r7, #6]
 800153e:	08db      	lsrs	r3, r3, #3
 8001540:	b2d8      	uxtb	r0, r3
 8001542:	4603      	mov	r3, r0
 8001544:	01db      	lsls	r3, r3, #7
 8001546:	4413      	add	r3, r2
 8001548:	4a1c      	ldr	r2, [pc, #112]	; (80015bc <ST7565_my_setpixel+0xa8>)
 800154a:	5cd3      	ldrb	r3, [r2, r3]
 800154c:	b25a      	sxtb	r2, r3
 800154e:	79bb      	ldrb	r3, [r7, #6]
 8001550:	43db      	mvns	r3, r3
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	2101      	movs	r1, #1
 8001558:	fa01 f303 	lsl.w	r3, r1, r3
 800155c:	b25b      	sxtb	r3, r3
 800155e:	4313      	orrs	r3, r2
 8001560:	b259      	sxtb	r1, r3
 8001562:	79fa      	ldrb	r2, [r7, #7]
 8001564:	4603      	mov	r3, r0
 8001566:	01db      	lsls	r3, r3, #7
 8001568:	4413      	add	r3, r2
 800156a:	b2c9      	uxtb	r1, r1
 800156c:	4a13      	ldr	r2, [pc, #76]	; (80015bc <ST7565_my_setpixel+0xa8>)
 800156e:	54d1      	strb	r1, [r2, r3]
 8001570:	e01e      	b.n	80015b0 <ST7565_my_setpixel+0x9c>
	else
		st7565_buffer[x + (y / 8) * 128] &= ~(1 << (7 - (y % 8)));
 8001572:	79fa      	ldrb	r2, [r7, #7]
 8001574:	79bb      	ldrb	r3, [r7, #6]
 8001576:	08db      	lsrs	r3, r3, #3
 8001578:	b2d8      	uxtb	r0, r3
 800157a:	4603      	mov	r3, r0
 800157c:	01db      	lsls	r3, r3, #7
 800157e:	4413      	add	r3, r2
 8001580:	4a0e      	ldr	r2, [pc, #56]	; (80015bc <ST7565_my_setpixel+0xa8>)
 8001582:	5cd3      	ldrb	r3, [r2, r3]
 8001584:	b25a      	sxtb	r2, r3
 8001586:	79bb      	ldrb	r3, [r7, #6]
 8001588:	43db      	mvns	r3, r3
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	2101      	movs	r1, #1
 8001590:	fa01 f303 	lsl.w	r3, r1, r3
 8001594:	b25b      	sxtb	r3, r3
 8001596:	43db      	mvns	r3, r3
 8001598:	b25b      	sxtb	r3, r3
 800159a:	4013      	ands	r3, r2
 800159c:	b259      	sxtb	r1, r3
 800159e:	79fa      	ldrb	r2, [r7, #7]
 80015a0:	4603      	mov	r3, r0
 80015a2:	01db      	lsls	r3, r3, #7
 80015a4:	4413      	add	r3, r2
 80015a6:	b2c9      	uxtb	r1, r1
 80015a8:	4a04      	ldr	r2, [pc, #16]	; (80015bc <ST7565_my_setpixel+0xa8>)
 80015aa:	54d1      	strb	r1, [r2, r3]
 80015ac:	e000      	b.n	80015b0 <ST7565_my_setpixel+0x9c>
		return;
 80015ae:	bf00      	nop
}
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	200001f8 	.word	0x200001f8

080015c0 <ST7565_begin>:

	return (st7565_buffer[x + (y / 8) * 128] >> (7 - (y % 8))) & 0x1;
}

void ST7565_begin(uint8_t contrast)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
	ST7565_st7565_init();
 80015ca:	f000 f80f 	bl	80015ec <ST7565_st7565_init>
	ST7565_st7565_command(CMD_DISPLAY_ON);
 80015ce:	20af      	movs	r0, #175	; 0xaf
 80015d0:	f000 f866 	bl	80016a0 <ST7565_st7565_command>
	ST7565_st7565_command(CMD_SET_ALLPTS_NORMAL);
 80015d4:	20a4      	movs	r0, #164	; 0xa4
 80015d6:	f000 f863 	bl	80016a0 <ST7565_st7565_command>
	ST7565_st7565_set_brightness(contrast);
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 f887 	bl	80016f0 <ST7565_st7565_set_brightness>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <ST7565_st7565_init>:

void ST7565_st7565_init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	// Toggle RST low to reset; CS low so it'll listen to us
	HAL_GPIO_WritePin(CS_port, CS_pin, GPIO_PIN_RESET);
 80015f0:	2200      	movs	r2, #0
 80015f2:	2140      	movs	r1, #64	; 0x40
 80015f4:	481c      	ldr	r0, [pc, #112]	; (8001668 <ST7565_st7565_init+0x7c>)
 80015f6:	f002 fb21 	bl	8003c3c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RST_port, RST_pin, GPIO_PIN_RESET);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2108      	movs	r1, #8
 80015fe:	481a      	ldr	r0, [pc, #104]	; (8001668 <ST7565_st7565_init+0x7c>)
 8001600:	f002 fb1c 	bl	8003c3c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001604:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001608:	f001 fc32 	bl	8002e70 <HAL_Delay>
	HAL_GPIO_WritePin(RST_port, RST_pin, GPIO_PIN_SET);
 800160c:	2201      	movs	r2, #1
 800160e:	2108      	movs	r1, #8
 8001610:	4815      	ldr	r0, [pc, #84]	; (8001668 <ST7565_st7565_init+0x7c>)
 8001612:	f002 fb13 	bl	8003c3c <HAL_GPIO_WritePin>

	// LCD bias select
	ST7565_st7565_command(CMD_SET_BIAS_7);
 8001616:	20a3      	movs	r0, #163	; 0xa3
 8001618:	f000 f842 	bl	80016a0 <ST7565_st7565_command>
	// ADC select
	ST7565_st7565_command(CMD_SET_ADC_NORMAL);
 800161c:	20a0      	movs	r0, #160	; 0xa0
 800161e:	f000 f83f 	bl	80016a0 <ST7565_st7565_command>
	// SHL select
	ST7565_st7565_command(CMD_SET_COM_NORMAL);
 8001622:	20c0      	movs	r0, #192	; 0xc0
 8001624:	f000 f83c 	bl	80016a0 <ST7565_st7565_command>
	// Initial display line
	ST7565_st7565_command(CMD_SET_DISP_START_LINE);
 8001628:	2040      	movs	r0, #64	; 0x40
 800162a:	f000 f839 	bl	80016a0 <ST7565_st7565_command>

	// Turn on voltage converter (VC=1, VR=0, VF=0)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x4);
 800162e:	202c      	movs	r0, #44	; 0x2c
 8001630:	f000 f836 	bl	80016a0 <ST7565_st7565_command>
	HAL_Delay(50);
 8001634:	2032      	movs	r0, #50	; 0x32
 8001636:	f001 fc1b 	bl	8002e70 <HAL_Delay>

	// Turn on voltage regulator (VC=1, VR=1, VF=0)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x6);
 800163a:	202e      	movs	r0, #46	; 0x2e
 800163c:	f000 f830 	bl	80016a0 <ST7565_st7565_command>
	HAL_Delay(50);
 8001640:	2032      	movs	r0, #50	; 0x32
 8001642:	f001 fc15 	bl	8002e70 <HAL_Delay>

	// Turn on voltage follower (VC=1, VR=1, VF=1)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x7);
 8001646:	202f      	movs	r0, #47	; 0x2f
 8001648:	f000 f82a 	bl	80016a0 <ST7565_st7565_command>
	HAL_Delay(10);
 800164c:	200a      	movs	r0, #10
 800164e:	f001 fc0f 	bl	8002e70 <HAL_Delay>

	// Set lcd operating voltage (regulator resistor, ref voltage resistor)
	ST7565_st7565_command(CMD_SET_RESISTOR_RATIO | 0x6);
 8001652:	2026      	movs	r0, #38	; 0x26
 8001654:	f000 f824 	bl	80016a0 <ST7565_st7565_command>

	// Set up a bounding box for screen updates
	ST7565_updateBoundingBox(0, 0, LCDWIDTH - 1, LCDHEIGHT - 1);
 8001658:	233f      	movs	r3, #63	; 0x3f
 800165a:	227f      	movs	r2, #127	; 0x7f
 800165c:	2100      	movs	r1, #0
 800165e:	2000      	movs	r0, #0
 8001660:	f7ff fe20 	bl	80012a4 <ST7565_updateBoundingBox>
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40020000 	.word	0x40020000

0800166c <ST7565_spiwrite>:

inline void ST7565_spiwrite(uint8_t c)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&handler_1, (uint8_t *)&c, sizeof(uint8_t), 1000);
 8001676:	1df9      	adds	r1, r7, #7
 8001678:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800167c:	2201      	movs	r2, #1
 800167e:	4807      	ldr	r0, [pc, #28]	; (800169c <ST7565_spiwrite+0x30>)
 8001680:	f004 fbab 	bl	8005dda <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&handler_1) != HAL_SPI_STATE_READY); // Wait for the transmission to end
 8001684:	bf00      	nop
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <ST7565_spiwrite+0x30>)
 8001688:	f004 fce3 	bl	8006052 <HAL_SPI_GetState>
 800168c:	4603      	mov	r3, r0
 800168e:	2b01      	cmp	r3, #1
 8001690:	d1f9      	bne.n	8001686 <ST7565_spiwrite+0x1a>
}
 8001692:	bf00      	nop
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	200006fc 	.word	0x200006fc

080016a0 <ST7565_st7565_command>:

void ST7565_st7565_command(uint8_t c)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_port, RS_pin, GPIO_PIN_RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2110      	movs	r1, #16
 80016ae:	4805      	ldr	r0, [pc, #20]	; (80016c4 <ST7565_st7565_command+0x24>)
 80016b0:	f002 fac4 	bl	8003c3c <HAL_GPIO_WritePin>
	ST7565_spiwrite(c);
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ffd8 	bl	800166c <ST7565_spiwrite>
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40020000 	.word	0x40020000

080016c8 <ST7565_st7565_data>:

void ST7565_st7565_data(uint8_t c)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_port, RS_pin, GPIO_PIN_SET);
 80016d2:	2201      	movs	r2, #1
 80016d4:	2110      	movs	r1, #16
 80016d6:	4805      	ldr	r0, [pc, #20]	; (80016ec <ST7565_st7565_data+0x24>)
 80016d8:	f002 fab0 	bl	8003c3c <HAL_GPIO_WritePin>
	ST7565_spiwrite(c);
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff ffc4 	bl	800166c <ST7565_spiwrite>
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40020000 	.word	0x40020000

080016f0 <ST7565_st7565_set_brightness>:

void ST7565_st7565_set_brightness(uint8_t val)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
	ST7565_st7565_command(CMD_SET_VOLUME_FIRST);
 80016fa:	2081      	movs	r0, #129	; 0x81
 80016fc:	f7ff ffd0 	bl	80016a0 <ST7565_st7565_command>
	ST7565_st7565_command(CMD_SET_VOLUME_SECOND | (val & 0x3f));
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001706:	b2db      	uxtb	r3, r3
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff ffc9 	bl	80016a0 <ST7565_st7565_command>
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
	...

08001718 <ST7565_display>:

void ST7565_display(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
	uint8_t col, maxcol, p;

	for (p = 0; p < 8; p++)
 800171e:	2300      	movs	r3, #0
 8001720:	71bb      	strb	r3, [r7, #6]
 8001722:	e055      	b.n	80017d0 <ST7565_display+0xb8>
	{
		#ifdef enablePartialUpdate
			// check if this page is part of update
			if (yUpdateMin >= ((p + 1) * 8))
 8001724:	4b35      	ldr	r3, [pc, #212]	; (80017fc <ST7565_display+0xe4>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	79bb      	ldrb	r3, [r7, #6]
 800172c:	3301      	adds	r3, #1
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	429a      	cmp	r2, r3
 8001732:	da49      	bge.n	80017c8 <ST7565_display+0xb0>
			{
				continue;   // nope, skip it!
			}
				if (yUpdateMax < p * 8)
 8001734:	4b32      	ldr	r3, [pc, #200]	; (8001800 <ST7565_display+0xe8>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	79bb      	ldrb	r3, [r7, #6]
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	429a      	cmp	r2, r3
 8001740:	db4a      	blt.n	80017d8 <ST7565_display+0xc0>
				{
					break;
				}
		#endif

		HAL_Delay(1);
 8001742:	2001      	movs	r0, #1
 8001744:	f001 fb94 	bl	8002e70 <HAL_Delay>
		ST7565_st7565_command(CMD_SET_PAGE | pagemap[p]);
 8001748:	79bb      	ldrb	r3, [r7, #6]
 800174a:	4a2e      	ldr	r2, [pc, #184]	; (8001804 <ST7565_display+0xec>)
 800174c:	5cd3      	ldrb	r3, [r2, r3]
 800174e:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8001752:	b2db      	uxtb	r3, r3
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ffa3 	bl	80016a0 <ST7565_st7565_command>
		HAL_Delay(1);
 800175a:	2001      	movs	r0, #1
 800175c:	f001 fb88 	bl	8002e70 <HAL_Delay>

		#ifdef enablePartialUpdate
			col = xUpdateMin;
 8001760:	4b29      	ldr	r3, [pc, #164]	; (8001808 <ST7565_display+0xf0>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	71fb      	strb	r3, [r7, #7]
			maxcol = xUpdateMax;
 8001766:	4b29      	ldr	r3, [pc, #164]	; (800180c <ST7565_display+0xf4>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	717b      	strb	r3, [r7, #5]
			// Start at the beginning of the row
			col = 0;
			maxcol = LCDWIDTH;
		#endif

		ST7565_st7565_command(CMD_SET_COLUMN_LOWER | ((col + ST7565_STARTBYTES) & 0xf));
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	f003 030f 	and.w	r3, r3, #15
 8001772:	b2db      	uxtb	r3, r3
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ff93 	bl	80016a0 <ST7565_st7565_command>
		HAL_Delay(1);
 800177a:	2001      	movs	r0, #1
 800177c:	f001 fb78 	bl	8002e70 <HAL_Delay>
		ST7565_st7565_command(CMD_SET_COLUMN_UPPER | (((col + ST7565_STARTBYTES) >> 4) & 0x0F));
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	091b      	lsrs	r3, r3, #4
 8001784:	b2db      	uxtb	r3, r3
 8001786:	f043 0310 	orr.w	r3, r3, #16
 800178a:	b2db      	uxtb	r3, r3
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff87 	bl	80016a0 <ST7565_st7565_command>
		HAL_Delay(1);
 8001792:	2001      	movs	r0, #1
 8001794:	f001 fb6c 	bl	8002e70 <HAL_Delay>
		ST7565_st7565_command(CMD_RMW);
 8001798:	20e0      	movs	r0, #224	; 0xe0
 800179a:	f7ff ff81 	bl	80016a0 <ST7565_st7565_command>
		HAL_Delay(1);
 800179e:	2001      	movs	r0, #1
 80017a0:	f001 fb66 	bl	8002e70 <HAL_Delay>

		for (; col < maxcol; col++)
 80017a4:	e00b      	b.n	80017be <ST7565_display+0xa6>
		{
			ST7565_st7565_data(st7565_buffer[(128 * p) + col]);
 80017a6:	79bb      	ldrb	r3, [r7, #6]
 80017a8:	01da      	lsls	r2, r3, #7
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	4413      	add	r3, r2
 80017ae:	4a18      	ldr	r2, [pc, #96]	; (8001810 <ST7565_display+0xf8>)
 80017b0:	5cd3      	ldrb	r3, [r2, r3]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff88 	bl	80016c8 <ST7565_st7565_data>
		for (; col < maxcol; col++)
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	3301      	adds	r3, #1
 80017bc:	71fb      	strb	r3, [r7, #7]
 80017be:	79fa      	ldrb	r2, [r7, #7]
 80017c0:	797b      	ldrb	r3, [r7, #5]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d3ef      	bcc.n	80017a6 <ST7565_display+0x8e>
 80017c6:	e000      	b.n	80017ca <ST7565_display+0xb2>
				continue;   // nope, skip it!
 80017c8:	bf00      	nop
	for (p = 0; p < 8; p++)
 80017ca:	79bb      	ldrb	r3, [r7, #6]
 80017cc:	3301      	adds	r3, #1
 80017ce:	71bb      	strb	r3, [r7, #6]
 80017d0:	79bb      	ldrb	r3, [r7, #6]
 80017d2:	2b07      	cmp	r3, #7
 80017d4:	d9a6      	bls.n	8001724 <ST7565_display+0xc>
 80017d6:	e000      	b.n	80017da <ST7565_display+0xc2>
					break;
 80017d8:	bf00      	nop
		}
	}

	#ifdef enablePartialUpdate
		xUpdateMin = LCDWIDTH;  // -1;
 80017da:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <ST7565_display+0xf0>)
 80017dc:	2280      	movs	r2, #128	; 0x80
 80017de:	701a      	strb	r2, [r3, #0]
		xUpdateMax = 0;
 80017e0:	4b0a      	ldr	r3, [pc, #40]	; (800180c <ST7565_display+0xf4>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
		yUpdateMin = LCDHEIGHT; // -1;
 80017e6:	4b05      	ldr	r3, [pc, #20]	; (80017fc <ST7565_display+0xe4>)
 80017e8:	2240      	movs	r2, #64	; 0x40
 80017ea:	701a      	strb	r2, [r3, #0]
		yUpdateMax = 0;
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <ST7565_display+0xe8>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	701a      	strb	r2, [r3, #0]
	#endif
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200005fa 	.word	0x200005fa
 8001800:	200005fb 	.word	0x200005fb
 8001804:	080098f0 	.word	0x080098f0
 8001808:	200005f8 	.word	0x200005f8
 800180c:	200005f9 	.word	0x200005f9
 8001810:	200001f8 	.word	0x200001f8

08001814 <ST7565_clear>:

void ST7565_clear(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	memset(st7565_buffer, 0, 1024);
 8001818:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800181c:	2100      	movs	r1, #0
 800181e:	4805      	ldr	r0, [pc, #20]	; (8001834 <ST7565_clear+0x20>)
 8001820:	f005 f96e 	bl	8006b00 <memset>
	ST7565_updateBoundingBox(0, 0, LCDWIDTH, LCDHEIGHT);
 8001824:	2340      	movs	r3, #64	; 0x40
 8001826:	2280      	movs	r2, #128	; 0x80
 8001828:	2100      	movs	r1, #0
 800182a:	2000      	movs	r0, #0
 800182c:	f7ff fd3a 	bl	80012a4 <ST7565_updateBoundingBox>
	//ST7565_updateBoundingBox(0, 0, LCDWIDTH - 1, LCDHEIGHT - 1);
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200001f8 	.word	0x200001f8

08001838 <ST7565_get_big_font_bmp>:
		}
	}
}

void ST7565_get_big_font_bmp(uint8_t number, uint8_t* buffer)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	6039      	str	r1, [r7, #0]
 8001842:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 22; i++)
 8001844:	2300      	movs	r3, #0
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	e00e      	b.n	8001868 <ST7565_get_big_font_bmp+0x30>
	{
		buffer[i] = font12x16[i + number * 22];
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2216      	movs	r2, #22
 800184e:	fb02 f203 	mul.w	r2, r2, r3
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	441a      	add	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6839      	ldr	r1, [r7, #0]
 800185a:	440b      	add	r3, r1
 800185c:	4907      	ldr	r1, [pc, #28]	; (800187c <ST7565_get_big_font_bmp+0x44>)
 800185e:	5c8a      	ldrb	r2, [r1, r2]
 8001860:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 22; i++)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	3301      	adds	r3, #1
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2b15      	cmp	r3, #21
 800186c:	dded      	ble.n	800184a <ST7565_get_big_font_bmp+0x12>
	}
}
 800186e:	bf00      	nop
 8001870:	bf00      	nop
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	08009df4 	.word	0x08009df4

08001880 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001886:	463b      	mov	r3, r7
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001892:	4b21      	ldr	r3, [pc, #132]	; (8001918 <MX_ADC1_Init+0x98>)
 8001894:	4a21      	ldr	r2, [pc, #132]	; (800191c <MX_ADC1_Init+0x9c>)
 8001896:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001898:	4b1f      	ldr	r3, [pc, #124]	; (8001918 <MX_ADC1_Init+0x98>)
 800189a:	2200      	movs	r2, #0
 800189c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800189e:	4b1e      	ldr	r3, [pc, #120]	; (8001918 <MX_ADC1_Init+0x98>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80018a4:	4b1c      	ldr	r3, [pc, #112]	; (8001918 <MX_ADC1_Init+0x98>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018aa:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <MX_ADC1_Init+0x98>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018b0:	4b19      	ldr	r3, [pc, #100]	; (8001918 <MX_ADC1_Init+0x98>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018b8:	4b17      	ldr	r3, [pc, #92]	; (8001918 <MX_ADC1_Init+0x98>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018be:	4b16      	ldr	r3, [pc, #88]	; (8001918 <MX_ADC1_Init+0x98>)
 80018c0:	4a17      	ldr	r2, [pc, #92]	; (8001920 <MX_ADC1_Init+0xa0>)
 80018c2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018c4:	4b14      	ldr	r3, [pc, #80]	; (8001918 <MX_ADC1_Init+0x98>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80018ca:	4b13      	ldr	r3, [pc, #76]	; (8001918 <MX_ADC1_Init+0x98>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <MX_ADC1_Init+0x98>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018d8:	4b0f      	ldr	r3, [pc, #60]	; (8001918 <MX_ADC1_Init+0x98>)
 80018da:	2201      	movs	r2, #1
 80018dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018de:	480e      	ldr	r0, [pc, #56]	; (8001918 <MX_ADC1_Init+0x98>)
 80018e0:	f001 faea 	bl	8002eb8 <HAL_ADC_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80018ea:	f000 fc65 	bl	80021b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018f2:	2301      	movs	r3, #1
 80018f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018f6:	2300      	movs	r3, #0
 80018f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018fa:	463b      	mov	r3, r7
 80018fc:	4619      	mov	r1, r3
 80018fe:	4806      	ldr	r0, [pc, #24]	; (8001918 <MX_ADC1_Init+0x98>)
 8001900:	f001 fc9e 	bl	8003240 <HAL_ADC_ConfigChannel>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800190a:	f000 fc55 	bl	80021b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	2000060c 	.word	0x2000060c
 800191c:	40012000 	.word	0x40012000
 8001920:	0f000001 	.word	0x0f000001

08001924 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	; 0x28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a17      	ldr	r2, [pc, #92]	; (80019a0 <HAL_ADC_MspInit+0x7c>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d127      	bne.n	8001996 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	4b16      	ldr	r3, [pc, #88]	; (80019a4 <HAL_ADC_MspInit+0x80>)
 800194c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194e:	4a15      	ldr	r2, [pc, #84]	; (80019a4 <HAL_ADC_MspInit+0x80>)
 8001950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001954:	6453      	str	r3, [r2, #68]	; 0x44
 8001956:	4b13      	ldr	r3, [pc, #76]	; (80019a4 <HAL_ADC_MspInit+0x80>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	4b0f      	ldr	r3, [pc, #60]	; (80019a4 <HAL_ADC_MspInit+0x80>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a0e      	ldr	r2, [pc, #56]	; (80019a4 <HAL_ADC_MspInit+0x80>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <HAL_ADC_MspInit+0x80>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = BrakeADC1_Pin|BrakeADC2_Pin|BatteryADC_Pin;
 800197e:	2307      	movs	r3, #7
 8001980:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001982:	2303      	movs	r3, #3
 8001984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198a:	f107 0314 	add.w	r3, r7, #20
 800198e:	4619      	mov	r1, r3
 8001990:	4805      	ldr	r0, [pc, #20]	; (80019a8 <HAL_ADC_MspInit+0x84>)
 8001992:	f001 ffb7 	bl	8003904 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001996:	bf00      	nop
 8001998:	3728      	adds	r7, #40	; 0x28
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40012000 	.word	0x40012000
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40020000 	.word	0x40020000

080019ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08a      	sub	sp, #40	; 0x28
 80019b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]
 80019c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	4b48      	ldr	r3, [pc, #288]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	4a47      	ldr	r2, [pc, #284]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 80019cc:	f043 0304 	orr.w	r3, r3, #4
 80019d0:	6313      	str	r3, [r2, #48]	; 0x30
 80019d2:	4b45      	ldr	r3, [pc, #276]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	4b41      	ldr	r3, [pc, #260]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a40      	ldr	r2, [pc, #256]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 80019e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b3e      	ldr	r3, [pc, #248]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	4b3a      	ldr	r3, [pc, #232]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	4a39      	ldr	r2, [pc, #228]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 8001a04:	f043 0301 	orr.w	r3, r3, #1
 8001a08:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0a:	4b37      	ldr	r3, [pc, #220]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	4b33      	ldr	r3, [pc, #204]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	4a32      	ldr	r2, [pc, #200]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 8001a20:	f043 0302 	orr.w	r3, r3, #2
 8001a24:	6313      	str	r3, [r2, #48]	; 0x30
 8001a26:	4b30      	ldr	r3, [pc, #192]	; (8001ae8 <MX_GPIO_Init+0x13c>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DisplayRSE_Pin|DisplayRS_Pin|DisplayCS_Pin, GPIO_PIN_RESET);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2158      	movs	r1, #88	; 0x58
 8001a36:	482d      	ldr	r0, [pc, #180]	; (8001aec <MX_GPIO_Init+0x140>)
 8001a38:	f002 f900 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SDCS_GPIO_Port, SDCS_Pin, GPIO_PIN_RESET);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a42:	482b      	ldr	r0, [pc, #172]	; (8001af0 <MX_GPIO_Init+0x144>)
 8001a44:	f002 f8fa 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DisplayRSE_Pin|DisplayRS_Pin|DisplayCS_Pin;
 8001a48:	2358      	movs	r3, #88	; 0x58
 8001a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4823      	ldr	r0, [pc, #140]	; (8001aec <MX_GPIO_Init+0x140>)
 8001a60:	f001 ff50 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDCS_Pin;
 8001a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SDCS_GPIO_Port, &GPIO_InitStruct);
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	481c      	ldr	r0, [pc, #112]	; (8001af0 <MX_GPIO_Init+0x144>)
 8001a7e:	f001 ff41 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8001a82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a88:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	4814      	ldr	r0, [pc, #80]	; (8001aec <MX_GPIO_Init+0x140>)
 8001a9a:	f001 ff33 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SW2_Pin|SW3_Pin;
 8001a9e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480e      	ldr	r0, [pc, #56]	; (8001aec <MX_GPIO_Init+0x140>)
 8001ab4:	f001 ff26 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DRDY1_Pin|DRDY2_Pin|MPU6050INT_Pin;
 8001ab8:	23e0      	movs	r3, #224	; 0xe0
 8001aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4809      	ldr	r0, [pc, #36]	; (8001af0 <MX_GPIO_Init+0x144>)
 8001acc:	f001 ff1a 	bl	8003904 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	2028      	movs	r0, #40	; 0x28
 8001ad6:	f001 fed0 	bl	800387a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ada:	2028      	movs	r0, #40	; 0x28
 8001adc:	f001 fee9 	bl	80038b2 <HAL_NVIC_EnableIRQ>

}
 8001ae0:	bf00      	nop
 8001ae2:	3728      	adds	r7, #40	; 0x28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	40020000 	.word	0x40020000
 8001af0:	40020400 	.word	0x40020400

08001af4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001af8:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001afa:	4a13      	ldr	r2, [pc, #76]	; (8001b48 <MX_I2C1_Init+0x54>)
 8001afc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001afe:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b00:	4a12      	ldr	r2, [pc, #72]	; (8001b4c <MX_I2C1_Init+0x58>)
 8001b02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b04:	4b0f      	ldr	r3, [pc, #60]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b16:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b24:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b30:	4804      	ldr	r0, [pc, #16]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b32:	f002 f8b5 	bl	8003ca0 <HAL_I2C_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b3c:	f000 fb3c 	bl	80021b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000654 	.word	0x20000654
 8001b48:	40005400 	.word	0x40005400
 8001b4c:	000186a0 	.word	0x000186a0

08001b50 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b54:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b56:	4a13      	ldr	r2, [pc, #76]	; (8001ba4 <MX_I2C2_Init+0x54>)
 8001b58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b5a:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b5c:	4a12      	ldr	r2, [pc, #72]	; (8001ba8 <MX_I2C2_Init+0x58>)
 8001b5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b60:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b66:	4b0e      	ldr	r3, [pc, #56]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b72:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b74:	4b0a      	ldr	r3, [pc, #40]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b80:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b86:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b8c:	4804      	ldr	r0, [pc, #16]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b8e:	f002 f887 	bl	8003ca0 <HAL_I2C_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b98:	f000 fb0e 	bl	80021b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b9c:	bf00      	nop
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	200006a8 	.word	0x200006a8
 8001ba4:	40005800 	.word	0x40005800
 8001ba8:	000186a0 	.word	0x000186a0

08001bac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08c      	sub	sp, #48	; 0x30
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 031c 	add.w	r3, r7, #28
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a3b      	ldr	r2, [pc, #236]	; (8001cb8 <HAL_I2C_MspInit+0x10c>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d12d      	bne.n	8001c2a <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61bb      	str	r3, [r7, #24]
 8001bd2:	4b3a      	ldr	r3, [pc, #232]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	4a39      	ldr	r2, [pc, #228]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001bd8:	f043 0302 	orr.w	r3, r3, #2
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b37      	ldr	r3, [pc, #220]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	61bb      	str	r3, [r7, #24]
 8001be8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bf0:	2312      	movs	r3, #18
 8001bf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bfc:	2304      	movs	r3, #4
 8001bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c00:	f107 031c 	add.w	r3, r7, #28
 8001c04:	4619      	mov	r1, r3
 8001c06:	482e      	ldr	r0, [pc, #184]	; (8001cc0 <HAL_I2C_MspInit+0x114>)
 8001c08:	f001 fe7c 	bl	8003904 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	4b2a      	ldr	r3, [pc, #168]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c14:	4a29      	ldr	r2, [pc, #164]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001c16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c1c:	4b27      	ldr	r3, [pc, #156]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001c28:	e041      	b.n	8001cae <HAL_I2C_MspInit+0x102>
  else if(i2cHandle->Instance==I2C2)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a25      	ldr	r2, [pc, #148]	; (8001cc4 <HAL_I2C_MspInit+0x118>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d13c      	bne.n	8001cae <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c34:	2300      	movs	r3, #0
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	4b20      	ldr	r3, [pc, #128]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3c:	4a1f      	ldr	r2, [pc, #124]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001c3e:	f043 0302 	orr.w	r3, r3, #2
 8001c42:	6313      	str	r3, [r2, #48]	; 0x30
 8001c44:	4b1d      	ldr	r3, [pc, #116]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c56:	2312      	movs	r3, #18
 8001c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c62:	2304      	movs	r3, #4
 8001c64:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c66:	f107 031c 	add.w	r3, r7, #28
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4814      	ldr	r0, [pc, #80]	; (8001cc0 <HAL_I2C_MspInit+0x114>)
 8001c6e:	f001 fe49 	bl	8003904 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c72:	2308      	movs	r3, #8
 8001c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c76:	2312      	movs	r3, #18
 8001c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001c82:	2309      	movs	r3, #9
 8001c84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c86:	f107 031c 	add.w	r3, r7, #28
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	480c      	ldr	r0, [pc, #48]	; (8001cc0 <HAL_I2C_MspInit+0x114>)
 8001c8e:	f001 fe39 	bl	8003904 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b09      	ldr	r3, [pc, #36]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9a:	4a08      	ldr	r2, [pc, #32]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001c9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ca0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_I2C_MspInit+0x110>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
}
 8001cae:	bf00      	nop
 8001cb0:	3730      	adds	r7, #48	; 0x30
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40005400 	.word	0x40005400
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40020400 	.word	0x40020400
 8001cc4:	40005800 	.word	0x40005800

08001cc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b092      	sub	sp, #72	; 0x48
 8001ccc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cce:	f001 f85d 	bl	8002d8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cd2:	f000 f9b1 	bl	8002038 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cd6:	f7ff fe69 	bl	80019ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8001cda:	f7ff fdd1 	bl	8001880 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001cde:	f7ff ff09 	bl	8001af4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001ce2:	f7ff ff35 	bl	8001b50 <MX_I2C2_Init>
  MX_RTC_Init();
 8001ce6:	f000 fa6d 	bl	80021c4 <MX_RTC_Init>
  MX_SPI1_Init();
 8001cea:	f000 fd87 	bl	80027fc <MX_SPI1_Init>
  MX_SPI2_Init();
 8001cee:	f000 fdbd 	bl	800286c <MX_SPI2_Init>
  MX_TIM4_Init();
 8001cf2:	f000 ffab 	bl	8002c4c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  ST7565_begin(0x7); // Initialize display
 8001cf6:	2007      	movs	r0, #7
 8001cf8:	f7ff fc62 	bl	80015c0 <ST7565_begin>
  ST7565_clear(); // Clear the display
 8001cfc:	f7ff fd8a 	bl	8001814 <ST7565_clear>

  HMC5883L_initialize(); // Initialize magnetometers
 8001d00:	f7ff f93c 	bl	8000f7c <HMC5883L_initialize>

  uint8_t check = MPU6050_initialize(); // Initialize MPU6050
 8001d04:	f7ff fa08 	bl	8001118 <MPU6050_initialize>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (check == 1)
 8001d0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <main+0x52>
  {
	  Error_Handler();
 8001d16:	f000 fa4f 	bl	80021b8 <Error_Handler>
  }

  HAL_TIM_Base_Start_IT(&htim4);
 8001d1a:	48b7      	ldr	r0, [pc, #732]	; (8001ff8 <main+0x330>)
 8001d1c:	f004 fac2 	bl	80062a4 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (button_pressed == 1)
 8001d20:	4bb6      	ldr	r3, [pc, #728]	; (8001ffc <main+0x334>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d112      	bne.n	8001d4e <main+0x86>
	  {
		  // Disable button interrupt so that it does not interfere with our menu
		  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8001d28:	2028      	movs	r0, #40	; 0x28
 8001d2a:	f001 fdd0 	bl	80038ce <HAL_NVIC_DisableIRQ>

		  // Go into the menu display function in file setup_menu.c
		  enterMenu();
 8001d2e:	f000 facf 	bl	80022d0 <enterMenu>

		  HAL_Delay(200);
 8001d32:	20c8      	movs	r0, #200	; 0xc8
 8001d34:	f001 f89c 	bl	8002e70 <HAL_Delay>
		  __HAL_GPIO_EXTI_CLEAR_IT(SW1_Pin); // clear interrupts
 8001d38:	4bb1      	ldr	r3, [pc, #708]	; (8002000 <main+0x338>)
 8001d3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d3e:	615a      	str	r2, [r3, #20]
		  button_pressed = 0;
 8001d40:	4bae      	ldr	r3, [pc, #696]	; (8001ffc <main+0x334>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	701a      	strb	r2, [r3, #0]

		  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d46:	2028      	movs	r0, #40	; 0x28
 8001d48:	f001 fdb3 	bl	80038b2 <HAL_NVIC_EnableIRQ>
 8001d4c:	e7e8      	b.n	8001d20 <main+0x58>
	  }
	  else
	  {
	  	  HAL_Delay(100);
 8001d4e:	2064      	movs	r0, #100	; 0x64
 8001d50:	f001 f88e 	bl	8002e70 <HAL_Delay>
		  ST7565_clear(); // clear the display
 8001d54:	f7ff fd5e 	bl	8001814 <ST7565_clear>

		  char str[10] = "";
 8001d58:	2300      	movs	r3, #0
 8001d5a:	633b      	str	r3, [r7, #48]	; 0x30
 8001d5c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	809a      	strh	r2, [r3, #4]
		  char str_temp[20] = "";
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	f107 0320 	add.w	r3, r7, #32
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	60da      	str	r2, [r3, #12]

		  // Brake lever bar graph
		  Brake_left = (uint16_t)(Brake_left / 2.3);
 8001d78:	4ba2      	ldr	r3, [pc, #648]	; (8002004 <main+0x33c>)
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7fe fbd9 	bl	8000534 <__aeabi_i2d>
 8001d82:	a39b      	add	r3, pc, #620	; (adr r3, 8001ff0 <main+0x328>)
 8001d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d88:	f7fe fd68 	bl	800085c <__aeabi_ddiv>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4610      	mov	r0, r2
 8001d92:	4619      	mov	r1, r3
 8001d94:	f7fe ff10 	bl	8000bb8 <__aeabi_d2uiz>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	4b99      	ldr	r3, [pc, #612]	; (8002004 <main+0x33c>)
 8001d9e:	801a      	strh	r2, [r3, #0]
		  Brake_right = (uint16_t)(Brake_right / 2.3);
 8001da0:	4b99      	ldr	r3, [pc, #612]	; (8002008 <main+0x340>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7fe fbc5 	bl	8000534 <__aeabi_i2d>
 8001daa:	a391      	add	r3, pc, #580	; (adr r3, 8001ff0 <main+0x328>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fd54 	bl	800085c <__aeabi_ddiv>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f7fe fefc 	bl	8000bb8 <__aeabi_d2uiz>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	4b90      	ldr	r3, [pc, #576]	; (8002008 <main+0x340>)
 8001dc6:	801a      	strh	r2, [r3, #0]
		  ST7565_fillrect(0, 0, Brake_left, 10, BLACK);
 8001dc8:	4b8e      	ldr	r3, [pc, #568]	; (8002004 <main+0x33c>)
 8001dca:	881b      	ldrh	r3, [r3, #0]
 8001dcc:	b2da      	uxtb	r2, r3
 8001dce:	2301      	movs	r3, #1
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	230a      	movs	r3, #10
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f7ff fb5c 	bl	8001494 <ST7565_fillrect>
		  ST7565_fillrect((128-Brake_right), 0, Brake_right, 10, BLACK);
 8001ddc:	4b8a      	ldr	r3, [pc, #552]	; (8002008 <main+0x340>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8001de6:	1a9b      	subs	r3, r3, r2
 8001de8:	b2d8      	uxtb	r0, r3
 8001dea:	4b87      	ldr	r3, [pc, #540]	; (8002008 <main+0x340>)
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	b2da      	uxtb	r2, r3
 8001df0:	2301      	movs	r3, #1
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	230a      	movs	r3, #10
 8001df6:	2100      	movs	r1, #0
 8001df8:	f7ff fb4c 	bl	8001494 <ST7565_fillrect>
		  ST7565_drawstring(50, 0, "BRAKE");
 8001dfc:	4a83      	ldr	r2, [pc, #524]	; (800200c <main+0x344>)
 8001dfe:	2100      	movs	r1, #0
 8001e00:	2032      	movs	r0, #50	; 0x32
 8001e02:	f7ff fae1 	bl	80013c8 <ST7565_drawstring>

		  // Suspension percent
		  ST7565_drawstring(48, 2, "TRAVEL");
 8001e06:	4a82      	ldr	r2, [pc, #520]	; (8002010 <main+0x348>)
 8001e08:	2102      	movs	r1, #2
 8001e0a:	2030      	movs	r0, #48	; 0x30
 8001e0c:	f7ff fadc 	bl	80013c8 <ST7565_drawstring>
		  uint8_t suspension_front_1 = HMC_x_axis_front % 10;
 8001e10:	4b80      	ldr	r3, [pc, #512]	; (8002014 <main+0x34c>)
 8001e12:	881a      	ldrh	r2, [r3, #0]
 8001e14:	4b80      	ldr	r3, [pc, #512]	; (8002018 <main+0x350>)
 8001e16:	fba3 1302 	umull	r1, r3, r3, r2
 8001e1a:	08d9      	lsrs	r1, r3, #3
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	440b      	add	r3, r1
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
		  uint8_t suspension_front_10 = HMC_x_axis_front / 10;
 8001e2c:	4b79      	ldr	r3, [pc, #484]	; (8002014 <main+0x34c>)
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	4a79      	ldr	r2, [pc, #484]	; (8002018 <main+0x350>)
 8001e32:	fba2 2303 	umull	r2, r3, r2, r3
 8001e36:	08db      	lsrs	r3, r3, #3
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
		  uint8_t suspension_rear_1 = HMC_x_axis_rear % 10;
 8001e3e:	4b77      	ldr	r3, [pc, #476]	; (800201c <main+0x354>)
 8001e40:	881a      	ldrh	r2, [r3, #0]
 8001e42:	4b75      	ldr	r3, [pc, #468]	; (8002018 <main+0x350>)
 8001e44:	fba3 1302 	umull	r1, r3, r3, r2
 8001e48:	08d9      	lsrs	r1, r3, #3
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	440b      	add	r3, r1
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
		  uint8_t suspension_rear_10 = HMC_x_axis_rear / 10;
 8001e5a:	4b70      	ldr	r3, [pc, #448]	; (800201c <main+0x354>)
 8001e5c:	881b      	ldrh	r3, [r3, #0]
 8001e5e:	4a6e      	ldr	r2, [pc, #440]	; (8002018 <main+0x350>)
 8001e60:	fba2 2303 	umull	r2, r3, r2, r3
 8001e64:	08db      	lsrs	r3, r3, #3
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		  uint8_t buffer[22];

		  ST7565_get_big_font_bmp(suspension_front_10, buffer);
 8001e6c:	1d3a      	adds	r2, r7, #4
 8001e6e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001e72:	4611      	mov	r1, r2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff fcdf 	bl	8001838 <ST7565_get_big_font_bmp>
		  ST7565_drawbitmap(10, 15, buffer, 11, 16, BLACK);
 8001e7a:	1d3a      	adds	r2, r7, #4
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	9301      	str	r3, [sp, #4]
 8001e80:	2310      	movs	r3, #16
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	230b      	movs	r3, #11
 8001e86:	210f      	movs	r1, #15
 8001e88:	200a      	movs	r0, #10
 8001e8a:	f7ff fa47 	bl	800131c <ST7565_drawbitmap>
		  ST7565_get_big_font_bmp(suspension_front_1, buffer);
 8001e8e:	1d3a      	adds	r2, r7, #4
 8001e90:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff fcce 	bl	8001838 <ST7565_get_big_font_bmp>
		  ST7565_drawbitmap(25, 15, buffer, 11, 16, BLACK);
 8001e9c:	1d3a      	adds	r2, r7, #4
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	9301      	str	r3, [sp, #4]
 8001ea2:	2310      	movs	r3, #16
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	230b      	movs	r3, #11
 8001ea8:	210f      	movs	r1, #15
 8001eaa:	2019      	movs	r0, #25
 8001eac:	f7ff fa36 	bl	800131c <ST7565_drawbitmap>

		  ST7565_get_big_font_bmp(suspension_rear_10, buffer);
 8001eb0:	1d3a      	adds	r2, r7, #4
 8001eb2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fcbd 	bl	8001838 <ST7565_get_big_font_bmp>
		  ST7565_drawbitmap(90, 15, buffer, 11, 16, BLACK);
 8001ebe:	1d3a      	adds	r2, r7, #4
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	2310      	movs	r3, #16
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	230b      	movs	r3, #11
 8001eca:	210f      	movs	r1, #15
 8001ecc:	205a      	movs	r0, #90	; 0x5a
 8001ece:	f7ff fa25 	bl	800131c <ST7565_drawbitmap>
		  ST7565_get_big_font_bmp(suspension_rear_1, buffer);
 8001ed2:	1d3a      	adds	r2, r7, #4
 8001ed4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001ed8:	4611      	mov	r1, r2
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff fcac 	bl	8001838 <ST7565_get_big_font_bmp>
		  ST7565_drawbitmap(105, 15, buffer, 11, 16, BLACK);
 8001ee0:	1d3a      	adds	r2, r7, #4
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	9301      	str	r3, [sp, #4]
 8001ee6:	2310      	movs	r3, #16
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	230b      	movs	r3, #11
 8001eec:	210f      	movs	r1, #15
 8001eee:	2069      	movs	r0, #105	; 0x69
 8001ef0:	f7ff fa14 	bl	800131c <ST7565_drawbitmap>

		  // Current time
		  ST7565_drawstring(10, 6, "TIME");
 8001ef4:	4a4a      	ldr	r2, [pc, #296]	; (8002020 <main+0x358>)
 8001ef6:	2106      	movs	r1, #6
 8001ef8:	200a      	movs	r0, #10
 8001efa:	f7ff fa65 	bl	80013c8 <ST7565_drawstring>
		  sprintf(str, "%02u", time.Hours);
 8001efe:	4b49      	ldr	r3, [pc, #292]	; (8002024 <main+0x35c>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	461a      	mov	r2, r3
 8001f04:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f08:	4947      	ldr	r1, [pc, #284]	; (8002028 <main+0x360>)
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f005 fa6a 	bl	80073e4 <siprintf>
		  strcat(str_temp, str);
 8001f10:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f14:	f107 031c 	add.w	r3, r7, #28
 8001f18:	4611      	mov	r1, r2
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f005 fa82 	bl	8007424 <strcat>
		  strcpy(str, ":");
 8001f20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f24:	223a      	movs	r2, #58	; 0x3a
 8001f26:	801a      	strh	r2, [r3, #0]
		  strcat(str_temp, str);
 8001f28:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f2c:	f107 031c 	add.w	r3, r7, #28
 8001f30:	4611      	mov	r1, r2
 8001f32:	4618      	mov	r0, r3
 8001f34:	f005 fa76 	bl	8007424 <strcat>
		  sprintf(str, "%02u", time.Minutes);
 8001f38:	4b3a      	ldr	r3, [pc, #232]	; (8002024 <main+0x35c>)
 8001f3a:	785b      	ldrb	r3, [r3, #1]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f42:	4939      	ldr	r1, [pc, #228]	; (8002028 <main+0x360>)
 8001f44:	4618      	mov	r0, r3
 8001f46:	f005 fa4d 	bl	80073e4 <siprintf>
		  strcat(str_temp, str);
 8001f4a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f4e:	f107 031c 	add.w	r3, r7, #28
 8001f52:	4611      	mov	r1, r2
 8001f54:	4618      	mov	r0, r3
 8001f56:	f005 fa65 	bl	8007424 <strcat>
		  strcpy(str, ":");
 8001f5a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f5e:	223a      	movs	r2, #58	; 0x3a
 8001f60:	801a      	strh	r2, [r3, #0]
		  strcat(str_temp, str);
 8001f62:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f66:	f107 031c 	add.w	r3, r7, #28
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f005 fa59 	bl	8007424 <strcat>
		  sprintf(str, "%02u", time.Seconds);
 8001f72:	4b2c      	ldr	r3, [pc, #176]	; (8002024 <main+0x35c>)
 8001f74:	789b      	ldrb	r3, [r3, #2]
 8001f76:	461a      	mov	r2, r3
 8001f78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f7c:	492a      	ldr	r1, [pc, #168]	; (8002028 <main+0x360>)
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f005 fa30 	bl	80073e4 <siprintf>
		  strcat(str_temp, str);
 8001f84:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f88:	f107 031c 	add.w	r3, r7, #28
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f005 fa48 	bl	8007424 <strcat>
		  ST7565_drawstring(0, 7, str_temp);
 8001f94:	f107 031c 	add.w	r3, r7, #28
 8001f98:	461a      	mov	r2, r3
 8001f9a:	2107      	movs	r1, #7
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f7ff fa13 	bl	80013c8 <ST7565_drawstring>

		  // Battery %
		  ST7565_drawstring(95, 6, "BATT");
 8001fa2:	4a22      	ldr	r2, [pc, #136]	; (800202c <main+0x364>)
 8001fa4:	2106      	movs	r1, #6
 8001fa6:	205f      	movs	r0, #95	; 0x5f
 8001fa8:	f7ff fa0e 	bl	80013c8 <ST7565_drawstring>
		  sprintf(str, "%u", battery_voltage);
 8001fac:	4b20      	ldr	r3, [pc, #128]	; (8002030 <main+0x368>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fb6:	491f      	ldr	r1, [pc, #124]	; (8002034 <main+0x36c>)
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f005 fa13 	bl	80073e4 <siprintf>
		  strcpy(str_temp, "%");
 8001fbe:	f107 031c 	add.w	r3, r7, #28
 8001fc2:	2225      	movs	r2, #37	; 0x25
 8001fc4:	801a      	strh	r2, [r3, #0]
		  strcat(str, str_temp);
 8001fc6:	f107 021c 	add.w	r2, r7, #28
 8001fca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fce:	4611      	mov	r1, r2
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f005 fa27 	bl	8007424 <strcat>
		  ST7565_drawstring(105, 7, str);
 8001fd6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fda:	461a      	mov	r2, r3
 8001fdc:	2107      	movs	r1, #7
 8001fde:	2069      	movs	r0, #105	; 0x69
 8001fe0:	f7ff f9f2 	bl	80013c8 <ST7565_drawstring>

		  // Send data to display
		  ST7565_display();
 8001fe4:	f7ff fb98 	bl	8001718 <ST7565_display>
	  if (button_pressed == 1)
 8001fe8:	e69a      	b.n	8001d20 <main+0x58>
 8001fea:	bf00      	nop
 8001fec:	f3af 8000 	nop.w
 8001ff0:	66666666 	.word	0x66666666
 8001ff4:	40026666 	.word	0x40026666
 8001ff8:	200007f8 	.word	0x200007f8
 8001ffc:	200005fc 	.word	0x200005fc
 8002000:	40013c00 	.word	0x40013c00
 8002004:	2000075e 	.word	0x2000075e
 8002008:	20000758 	.word	0x20000758
 800200c:	08009850 	.word	0x08009850
 8002010:	08009858 	.word	0x08009858
 8002014:	20000760 	.word	0x20000760
 8002018:	cccccccd 	.word	0xcccccccd
 800201c:	2000075c 	.word	0x2000075c
 8002020:	08009860 	.word	0x08009860
 8002024:	20000764 	.word	0x20000764
 8002028:	08009868 	.word	0x08009868
 800202c:	08009870 	.word	0x08009870
 8002030:	2000075a 	.word	0x2000075a
 8002034:	08009878 	.word	0x08009878

08002038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b094      	sub	sp, #80	; 0x50
 800203c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800203e:	f107 0320 	add.w	r3, r7, #32
 8002042:	2230      	movs	r2, #48	; 0x30
 8002044:	2100      	movs	r1, #0
 8002046:	4618      	mov	r0, r3
 8002048:	f004 fd5a 	bl	8006b00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800204c:	f107 030c 	add.w	r3, r7, #12
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800205c:	2300      	movs	r3, #0
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	4b24      	ldr	r3, [pc, #144]	; (80020f4 <SystemClock_Config+0xbc>)
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	4a23      	ldr	r2, [pc, #140]	; (80020f4 <SystemClock_Config+0xbc>)
 8002066:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800206a:	6413      	str	r3, [r2, #64]	; 0x40
 800206c:	4b21      	ldr	r3, [pc, #132]	; (80020f4 <SystemClock_Config+0xbc>)
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002078:	2300      	movs	r3, #0
 800207a:	607b      	str	r3, [r7, #4]
 800207c:	4b1e      	ldr	r3, [pc, #120]	; (80020f8 <SystemClock_Config+0xc0>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002084:	4a1c      	ldr	r2, [pc, #112]	; (80020f8 <SystemClock_Config+0xc0>)
 8002086:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	4b1a      	ldr	r3, [pc, #104]	; (80020f8 <SystemClock_Config+0xc0>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002098:	2306      	movs	r3, #6
 800209a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800209c:	2301      	movs	r3, #1
 800209e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020a0:	2301      	movs	r3, #1
 80020a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020a4:	2310      	movs	r3, #16
 80020a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020ac:	f107 0320 	add.w	r3, r7, #32
 80020b0:	4618      	mov	r0, r3
 80020b2:	f002 fdb5 	bl	8004c20 <HAL_RCC_OscConfig>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80020bc:	f000 f87c 	bl	80021b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020c0:	230f      	movs	r3, #15
 80020c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80020c4:	2300      	movs	r3, #0
 80020c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80020d4:	f107 030c 	add.w	r3, r7, #12
 80020d8:	2100      	movs	r1, #0
 80020da:	4618      	mov	r0, r3
 80020dc:	f003 f818 	bl	8005110 <HAL_RCC_ClockConfig>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80020e6:	f000 f867 	bl	80021b8 <Error_Handler>
  }
}
 80020ea:	bf00      	nop
 80020ec:	3750      	adds	r7, #80	; 0x50
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40007000 	.word	0x40007000

080020fc <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */

// Timer interrupt
// On every timer interrupt read the current sensor states and write to SD card
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback
  if (htim == &htim4)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a19      	ldr	r2, [pc, #100]	; (800216c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d12b      	bne.n	8002164 <HAL_TIM_PeriodElapsedCallback+0x68>
  {
	  // Read magnetometer data
	  HMC_x_axis_front = HMC5883L_get_X(1);
 800210c:	2001      	movs	r0, #1
 800210e:	f7fe ff8f 	bl	8001030 <HMC5883L_get_X>
 8002112:	4603      	mov	r3, r0
 8002114:	461a      	mov	r2, r3
 8002116:	4b16      	ldr	r3, [pc, #88]	; (8002170 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002118:	801a      	strh	r2, [r3, #0]
	  HMC_x_axis_rear = HMC5883L_get_X(0);
 800211a:	2000      	movs	r0, #0
 800211c:	f7fe ff88 	bl	8001030 <HMC5883L_get_X>
 8002120:	4603      	mov	r3, r0
 8002122:	461a      	mov	r2, r3
 8002124:	4b13      	ldr	r3, [pc, #76]	; (8002174 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002126:	801a      	strh	r2, [r3, #0]

	  // Read brake sensor ADC
	  Brake_left = Brake_Sensor_Read(SENSOR_LEFT);
 8002128:	2000      	movs	r0, #0
 800212a:	f7fe fee1 	bl	8000ef0 <Brake_Sensor_Read>
 800212e:	4603      	mov	r3, r0
 8002130:	461a      	mov	r2, r3
 8002132:	4b11      	ldr	r3, [pc, #68]	; (8002178 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002134:	801a      	strh	r2, [r3, #0]
	  Brake_right = Brake_Sensor_Read(SENSOR_RIGHT);
 8002136:	2001      	movs	r0, #1
 8002138:	f7fe feda 	bl	8000ef0 <Brake_Sensor_Read>
 800213c:	4603      	mov	r3, r0
 800213e:	461a      	mov	r2, r3
 8002140:	4b0e      	ldr	r3, [pc, #56]	; (800217c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002142:	801a      	strh	r2, [r3, #0]

	  // Read battery voltage
	  battery_voltage = Read_Battery_Voltage();
 8002144:	f7ff f874 	bl	8001230 <Read_Battery_Voltage>
 8002148:	4603      	mov	r3, r0
 800214a:	461a      	mov	r2, r3
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800214e:	701a      	strb	r2, [r3, #0]
	  // Read accelerometer and gyroscpe
	  //float accel_x = MPU6050_accel_read(Xaxis);
	  //float gyro_x = MPU6050_gyro_read(Zaxis);

	  // Get current time
	  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8002150:	2200      	movs	r2, #0
 8002152:	490c      	ldr	r1, [pc, #48]	; (8002184 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002154:	480c      	ldr	r0, [pc, #48]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002156:	f003 fbd3 	bl	8005900 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 800215a:	2200      	movs	r2, #0
 800215c:	490b      	ldr	r1, [pc, #44]	; (800218c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800215e:	480a      	ldr	r0, [pc, #40]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002160:	f003 fcd3 	bl	8005b0a <HAL_RTC_GetDate>

	  // Write to SD card
	  // TODO
  }
}
 8002164:	bf00      	nop
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	200007f8 	.word	0x200007f8
 8002170:	20000760 	.word	0x20000760
 8002174:	2000075c 	.word	0x2000075c
 8002178:	2000075e 	.word	0x2000075e
 800217c:	20000758 	.word	0x20000758
 8002180:	2000075a 	.word	0x2000075a
 8002184:	20000764 	.word	0x20000764
 8002188:	20000780 	.word	0x20000780
 800218c:	2000077c 	.word	0x2000077c

08002190 <HAL_GPIO_EXTI_Callback>:


// Button interrupt
// Disables all interrupts, stops main loop, shows basic menu
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	80fb      	strh	r3, [r7, #6]
	// Check the interrupt source
    if(GPIO_Pin == SW1_Pin)
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021a0:	d102      	bne.n	80021a8 <HAL_GPIO_EXTI_Callback+0x18>
    {
    	button_pressed = 1;
 80021a2:	4b04      	ldr	r3, [pc, #16]	; (80021b4 <HAL_GPIO_EXTI_Callback+0x24>)
 80021a4:	2201      	movs	r2, #1
 80021a6:	701a      	strb	r2, [r3, #0]
    }
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	200005fc 	.word	0x200005fc

080021b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021bc:	b672      	cpsid	i
}
 80021be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021c0:	e7fe      	b.n	80021c0 <Error_Handler+0x8>
	...

080021c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80021ca:	1d3b      	adds	r3, r7, #4
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	60da      	str	r2, [r3, #12]
 80021d6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80021d8:	2300      	movs	r3, #0
 80021da:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80021dc:	4b24      	ldr	r3, [pc, #144]	; (8002270 <MX_RTC_Init+0xac>)
 80021de:	4a25      	ldr	r2, [pc, #148]	; (8002274 <MX_RTC_Init+0xb0>)
 80021e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80021e2:	4b23      	ldr	r3, [pc, #140]	; (8002270 <MX_RTC_Init+0xac>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80021e8:	4b21      	ldr	r3, [pc, #132]	; (8002270 <MX_RTC_Init+0xac>)
 80021ea:	227f      	movs	r2, #127	; 0x7f
 80021ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80021ee:	4b20      	ldr	r3, [pc, #128]	; (8002270 <MX_RTC_Init+0xac>)
 80021f0:	22ff      	movs	r2, #255	; 0xff
 80021f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80021f4:	4b1e      	ldr	r3, [pc, #120]	; (8002270 <MX_RTC_Init+0xac>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80021fa:	4b1d      	ldr	r3, [pc, #116]	; (8002270 <MX_RTC_Init+0xac>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <MX_RTC_Init+0xac>)
 8002202:	2200      	movs	r2, #0
 8002204:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002206:	481a      	ldr	r0, [pc, #104]	; (8002270 <MX_RTC_Init+0xac>)
 8002208:	f003 fa2c 	bl	8005664 <HAL_RTC_Init>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002212:	f7ff ffd1 	bl	80021b8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8002216:	2312      	movs	r3, #18
 8002218:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800221a:	2300      	movs	r3, #0
 800221c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800221e:	2300      	movs	r3, #0
 8002220:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800222a:	1d3b      	adds	r3, r7, #4
 800222c:	2201      	movs	r2, #1
 800222e:	4619      	mov	r1, r3
 8002230:	480f      	ldr	r0, [pc, #60]	; (8002270 <MX_RTC_Init+0xac>)
 8002232:	f003 faa8 	bl	8005786 <HAL_RTC_SetTime>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800223c:	f7ff ffbc 	bl	80021b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002240:	2301      	movs	r3, #1
 8002242:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002244:	2301      	movs	r3, #1
 8002246:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002248:	2301      	movs	r3, #1
 800224a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800224c:	2300      	movs	r3, #0
 800224e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002250:	463b      	mov	r3, r7
 8002252:	2201      	movs	r2, #1
 8002254:	4619      	mov	r1, r3
 8002256:	4806      	ldr	r0, [pc, #24]	; (8002270 <MX_RTC_Init+0xac>)
 8002258:	f003 fbb0 	bl	80059bc <HAL_RTC_SetDate>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002262:	f7ff ffa9 	bl	80021b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002266:	bf00      	nop
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000780 	.word	0x20000780
 8002274:	40002800 	.word	0x40002800

08002278 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b088      	sub	sp, #32
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002280:	f107 030c 	add.w	r3, r7, #12
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]
  if(rtcHandle->Instance==RTC)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a0c      	ldr	r2, [pc, #48]	; (80022c8 <HAL_RTC_MspInit+0x50>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d111      	bne.n	80022be <HAL_RTC_MspInit+0x46>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800229a:	2302      	movs	r3, #2
 800229c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800229e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022a2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022a4:	f107 030c 	add.w	r3, r7, #12
 80022a8:	4618      	mov	r0, r3
 80022aa:	f003 f8ed 	bl	8005488 <HAL_RCCEx_PeriphCLKConfig>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80022b4:	f7ff ff80 	bl	80021b8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80022b8:	4b04      	ldr	r3, [pc, #16]	; (80022cc <HAL_RTC_MspInit+0x54>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80022be:	bf00      	nop
 80022c0:	3720      	adds	r7, #32
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40002800 	.word	0x40002800
 80022cc:	42470e3c 	.word	0x42470e3c

080022d0 <enterMenu>:
#include "setup_menu.h"

void enterMenu()
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b09a      	sub	sp, #104	; 0x68
 80022d4:	af00      	add	r7, sp, #0
	ST7565_clear();
 80022d6:	f7ff fa9d 	bl	8001814 <ST7565_clear>
	ST7565_drawstring(40, 0, "SETTINGS");
 80022da:	4a69      	ldr	r2, [pc, #420]	; (8002480 <enterMenu+0x1b0>)
 80022dc:	2100      	movs	r1, #0
 80022de:	2028      	movs	r0, #40	; 0x28
 80022e0:	f7ff f872 	bl	80013c8 <ST7565_drawstring>

	char menu_items[4][20] = {"Set time", "Set travel", "Set brakes", "Exit"};
 80022e4:	4a67      	ldr	r2, [pc, #412]	; (8002484 <enterMenu+0x1b4>)
 80022e6:	f107 0314 	add.w	r3, r7, #20
 80022ea:	4611      	mov	r1, r2
 80022ec:	2250      	movs	r2, #80	; 0x50
 80022ee:	4618      	mov	r0, r3
 80022f0:	f004 fbf8 	bl	8006ae4 <memcpy>
	uint8_t cursor_position = 0;
 80022f4:	2300      	movs	r3, #0
 80022f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	char str_temp[20];
	uint8_t exit = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

	while(exit == 0)
 8002300:	e0b3      	b.n	800246a <enterMenu+0x19a>
	{
		ST7565_clear();
 8002302:	f7ff fa87 	bl	8001814 <ST7565_clear>
		ST7565_drawstring(40, 0, "SETTINGS");
 8002306:	4a5e      	ldr	r2, [pc, #376]	; (8002480 <enterMenu+0x1b0>)
 8002308:	2100      	movs	r1, #0
 800230a:	2028      	movs	r0, #40	; 0x28
 800230c:	f7ff f85c 	bl	80013c8 <ST7565_drawstring>

		// Print menu items
		for(uint8_t i = 0; i < 4; i++)
 8002310:	2300      	movs	r3, #0
 8002312:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 8002316:	e037      	b.n	8002388 <enterMenu+0xb8>
		{
			if (cursor_position == i)
 8002318:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800231c:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8002320:	429a      	cmp	r2, r3
 8002322:	d11a      	bne.n	800235a <enterMenu+0x8a>
			{
				  strcpy(str_temp, "-> ");
 8002324:	463b      	mov	r3, r7
 8002326:	4a58      	ldr	r2, [pc, #352]	; (8002488 <enterMenu+0x1b8>)
 8002328:	601a      	str	r2, [r3, #0]
				  strcat(str_temp, menu_items[i]);
 800232a:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 800232e:	f107 0114 	add.w	r1, r7, #20
 8002332:	4613      	mov	r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	4413      	add	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	18ca      	adds	r2, r1, r3
 800233c:	463b      	mov	r3, r7
 800233e:	4611      	mov	r1, r2
 8002340:	4618      	mov	r0, r3
 8002342:	f005 f86f 	bl	8007424 <strcat>
				  ST7565_drawstring(0, i+2, str_temp);
 8002346:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800234a:	3302      	adds	r3, #2
 800234c:	b2db      	uxtb	r3, r3
 800234e:	463a      	mov	r2, r7
 8002350:	4619      	mov	r1, r3
 8002352:	2000      	movs	r0, #0
 8002354:	f7ff f838 	bl	80013c8 <ST7565_drawstring>
 8002358:	e011      	b.n	800237e <enterMenu+0xae>
			}
			else
			{
				ST7565_drawstring(0, i+2, menu_items[i]);
 800235a:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800235e:	3302      	adds	r3, #2
 8002360:	b2d8      	uxtb	r0, r3
 8002362:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 8002366:	f107 0114 	add.w	r1, r7, #20
 800236a:	4613      	mov	r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	440b      	add	r3, r1
 8002374:	461a      	mov	r2, r3
 8002376:	4601      	mov	r1, r0
 8002378:	2000      	movs	r0, #0
 800237a:	f7ff f825 	bl	80013c8 <ST7565_drawstring>
		for(uint8_t i = 0; i < 4; i++)
 800237e:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8002382:	3301      	adds	r3, #1
 8002384:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 8002388:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800238c:	2b03      	cmp	r3, #3
 800238e:	d9c3      	bls.n	8002318 <enterMenu+0x48>
			}
		}


		// Button inputs
		if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == GPIO_PIN_RESET) // button down
 8002390:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002394:	483d      	ldr	r0, [pc, #244]	; (800248c <enterMenu+0x1bc>)
 8002396:	f001 fc39 	bl	8003c0c <HAL_GPIO_ReadPin>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d118      	bne.n	80023d2 <enterMenu+0x102>
		{
			HAL_Delay(50);
 80023a0:	2032      	movs	r0, #50	; 0x32
 80023a2:	f000 fd65 	bl	8002e70 <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == GPIO_PIN_RESET)
 80023a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023aa:	4838      	ldr	r0, [pc, #224]	; (800248c <enterMenu+0x1bc>)
 80023ac:	f001 fc2e 	bl	8003c0c <HAL_GPIO_ReadPin>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d157      	bne.n	8002466 <enterMenu+0x196>
			{
				if(cursor_position < 3)
 80023b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d805      	bhi.n	80023ca <enterMenu+0xfa>
				{
					cursor_position++;
 80023be:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80023c2:	3301      	adds	r3, #1
 80023c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80023c8:	e04d      	b.n	8002466 <enterMenu+0x196>
				}
				else
				{
					cursor_position = 0;
 80023ca:	2300      	movs	r3, #0
 80023cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80023d0:	e049      	b.n	8002466 <enterMenu+0x196>
				}
			}
		}
		else if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET) // button up
 80023d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023d6:	482d      	ldr	r0, [pc, #180]	; (800248c <enterMenu+0x1bc>)
 80023d8:	f001 fc18 	bl	8003c0c <HAL_GPIO_ReadPin>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d118      	bne.n	8002414 <enterMenu+0x144>
		{
			HAL_Delay(50);
 80023e2:	2032      	movs	r0, #50	; 0x32
 80023e4:	f000 fd44 	bl	8002e70 <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET)
 80023e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023ec:	4827      	ldr	r0, [pc, #156]	; (800248c <enterMenu+0x1bc>)
 80023ee:	f001 fc0d 	bl	8003c0c <HAL_GPIO_ReadPin>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d136      	bne.n	8002466 <enterMenu+0x196>
			{
				if(cursor_position > 0)
 80023f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <enterMenu+0x13c>
				{
					cursor_position--;
 8002400:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002404:	3b01      	subs	r3, #1
 8002406:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800240a:	e02c      	b.n	8002466 <enterMenu+0x196>
				}
				else
				{
					cursor_position = 3;
 800240c:	2303      	movs	r3, #3
 800240e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002412:	e028      	b.n	8002466 <enterMenu+0x196>
				}
			}
		}
		else if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == GPIO_PIN_RESET) // enter
 8002414:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002418:	481c      	ldr	r0, [pc, #112]	; (800248c <enterMenu+0x1bc>)
 800241a:	f001 fbf7 	bl	8003c0c <HAL_GPIO_ReadPin>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d120      	bne.n	8002466 <enterMenu+0x196>
		{
			HAL_Delay(100);
 8002424:	2064      	movs	r0, #100	; 0x64
 8002426:	f000 fd23 	bl	8002e70 <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == GPIO_PIN_RESET)
 800242a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800242e:	4817      	ldr	r0, [pc, #92]	; (800248c <enterMenu+0x1bc>)
 8002430:	f001 fbec 	bl	8003c0c <HAL_GPIO_ReadPin>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d115      	bne.n	8002466 <enterMenu+0x196>
			{
				if (cursor_position == 3)
 800243a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800243e:	2b03      	cmp	r3, #3
 8002440:	d103      	bne.n	800244a <enterMenu+0x17a>
					exit = 1;
 8002442:	2301      	movs	r3, #1
 8002444:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8002448:	e00d      	b.n	8002466 <enterMenu+0x196>
				else if (cursor_position == 2)
 800244a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800244e:	2b02      	cmp	r3, #2
 8002450:	d009      	beq.n	8002466 <enterMenu+0x196>
					;//setup_brakes();
				else if (cursor_position == 1)
 8002452:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002456:	2b01      	cmp	r3, #1
 8002458:	d005      	beq.n	8002466 <enterMenu+0x196>
					;//setup_suspension();
				else if (cursor_position == 0)
 800245a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <enterMenu+0x196>
					setupTime();
 8002462:	f000 f815 	bl	8002490 <setupTime>
			}
		}

		ST7565_display();
 8002466:	f7ff f957 	bl	8001718 <ST7565_display>
	while(exit == 0)
 800246a:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800246e:	2b00      	cmp	r3, #0
 8002470:	f43f af47 	beq.w	8002302 <enterMenu+0x32>
	}
}
 8002474:	bf00      	nop
 8002476:	bf00      	nop
 8002478:	3768      	adds	r7, #104	; 0x68
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	0800987c 	.word	0x0800987c
 8002484:	08009888 	.word	0x08009888
 8002488:	00203e2d 	.word	0x00203e2d
 800248c:	40020000 	.word	0x40020000

08002490 <setupTime>:


void setupTime()
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b098      	sub	sp, #96	; 0x60
 8002494:	af00      	add	r7, sp, #0
	uint8_t exit = 0;
 8002496:	2300      	movs	r3, #0
 8002498:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t cursor_position = 0;
 800249c:	2300      	movs	r3, #0
 800249e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	char str[30] = "";
 80024a2:	2300      	movs	r3, #0
 80024a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	611a      	str	r2, [r3, #16]
 80024b6:	615a      	str	r2, [r3, #20]
 80024b8:	831a      	strh	r2, [r3, #24]
	char str_temp[30] = "";
 80024ba:	2300      	movs	r3, #0
 80024bc:	61fb      	str	r3, [r7, #28]
 80024be:	f107 0320 	add.w	r3, r7, #32
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	605a      	str	r2, [r3, #4]
 80024c8:	609a      	str	r2, [r3, #8]
 80024ca:	60da      	str	r2, [r3, #12]
 80024cc:	611a      	str	r2, [r3, #16]
 80024ce:	615a      	str	r2, [r3, #20]
 80024d0:	831a      	strh	r2, [r3, #24]

	RTC_TimeTypeDef time_temp;
	RTC_DateTypeDef date_temp;

	HAL_RTC_GetTime(&hrtc, &time_temp, RTC_FORMAT_BIN);
 80024d2:	f107 0308 	add.w	r3, r7, #8
 80024d6:	2200      	movs	r2, #0
 80024d8:	4619      	mov	r1, r3
 80024da:	48c3      	ldr	r0, [pc, #780]	; (80027e8 <setupTime+0x358>)
 80024dc:	f003 fa10 	bl	8005900 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date_temp, RTC_FORMAT_BIN);
 80024e0:	1d3b      	adds	r3, r7, #4
 80024e2:	2200      	movs	r2, #0
 80024e4:	4619      	mov	r1, r3
 80024e6:	48c0      	ldr	r0, [pc, #768]	; (80027e8 <setupTime+0x358>)
 80024e8:	f003 fb0f 	bl	8005b0a <HAL_RTC_GetDate>

	uint8_t hour = time_temp.Hours;
 80024ec:	7a3b      	ldrb	r3, [r7, #8]
 80024ee:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint8_t minute = time_temp.Minutes;
 80024f2:	7a7b      	ldrb	r3, [r7, #9]
 80024f4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	uint8_t second = time_temp.Seconds;
 80024f8:	7abb      	ldrb	r3, [r7, #10]
 80024fa:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

	memset(str, '\0', sizeof(str));
 80024fe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002502:	221e      	movs	r2, #30
 8002504:	2100      	movs	r1, #0
 8002506:	4618      	mov	r0, r3
 8002508:	f004 fafa 	bl	8006b00 <memset>
	memset(str_temp, '\0', sizeof(str_temp));
 800250c:	f107 031c 	add.w	r3, r7, #28
 8002510:	221e      	movs	r2, #30
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f004 faf3 	bl	8006b00 <memset>

	sprintf(str, "%02u", hour);
 800251a:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800251e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002522:	49b2      	ldr	r1, [pc, #712]	; (80027ec <setupTime+0x35c>)
 8002524:	4618      	mov	r0, r3
 8002526:	f004 ff5d 	bl	80073e4 <siprintf>
	strcat(str_temp, str);
 800252a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800252e:	f107 031c 	add.w	r3, r7, #28
 8002532:	4611      	mov	r1, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f004 ff75 	bl	8007424 <strcat>
	strcat(str_temp, " : ");
 800253a:	f107 031c 	add.w	r3, r7, #28
 800253e:	4618      	mov	r0, r3
 8002540:	f7fd fe4e 	bl	80001e0 <strlen>
 8002544:	4603      	mov	r3, r0
 8002546:	461a      	mov	r2, r3
 8002548:	f107 031c 	add.w	r3, r7, #28
 800254c:	4413      	add	r3, r2
 800254e:	4aa8      	ldr	r2, [pc, #672]	; (80027f0 <setupTime+0x360>)
 8002550:	6810      	ldr	r0, [r2, #0]
 8002552:	6018      	str	r0, [r3, #0]
	sprintf(str, "%02u", minute);
 8002554:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8002558:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800255c:	49a3      	ldr	r1, [pc, #652]	; (80027ec <setupTime+0x35c>)
 800255e:	4618      	mov	r0, r3
 8002560:	f004 ff40 	bl	80073e4 <siprintf>
	strcat(str_temp, str);
 8002564:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002568:	f107 031c 	add.w	r3, r7, #28
 800256c:	4611      	mov	r1, r2
 800256e:	4618      	mov	r0, r3
 8002570:	f004 ff58 	bl	8007424 <strcat>
	strcat(str_temp, " : ");
 8002574:	f107 031c 	add.w	r3, r7, #28
 8002578:	4618      	mov	r0, r3
 800257a:	f7fd fe31 	bl	80001e0 <strlen>
 800257e:	4603      	mov	r3, r0
 8002580:	461a      	mov	r2, r3
 8002582:	f107 031c 	add.w	r3, r7, #28
 8002586:	4413      	add	r3, r2
 8002588:	4a99      	ldr	r2, [pc, #612]	; (80027f0 <setupTime+0x360>)
 800258a:	6810      	ldr	r0, [r2, #0]
 800258c:	6018      	str	r0, [r3, #0]
	sprintf(str, "%02u", second);
 800258e:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 8002592:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002596:	4995      	ldr	r1, [pc, #596]	; (80027ec <setupTime+0x35c>)
 8002598:	4618      	mov	r0, r3
 800259a:	f004 ff23 	bl	80073e4 <siprintf>
	strcat(str_temp, str);
 800259e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80025a2:	f107 031c 	add.w	r3, r7, #28
 80025a6:	4611      	mov	r1, r2
 80025a8:	4618      	mov	r0, r3
 80025aa:	f004 ff3b 	bl	8007424 <strcat>

	while(exit == 0)
 80025ae:	e110      	b.n	80027d2 <setupTime+0x342>
	{
		ST7565_clear();
 80025b0:	f7ff f930 	bl	8001814 <ST7565_clear>
		ST7565_drawstring(30, 0, "TIME SETUP");
 80025b4:	4a8f      	ldr	r2, [pc, #572]	; (80027f4 <setupTime+0x364>)
 80025b6:	2100      	movs	r1, #0
 80025b8:	201e      	movs	r0, #30
 80025ba:	f7fe ff05 	bl	80013c8 <ST7565_drawstring>

		memset(str, '\0', sizeof(str));
 80025be:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025c2:	221e      	movs	r2, #30
 80025c4:	2100      	movs	r1, #0
 80025c6:	4618      	mov	r0, r3
 80025c8:	f004 fa9a 	bl	8006b00 <memset>
		memset(str_temp, '\0', sizeof(str_temp));
 80025cc:	f107 031c 	add.w	r3, r7, #28
 80025d0:	221e      	movs	r2, #30
 80025d2:	2100      	movs	r1, #0
 80025d4:	4618      	mov	r0, r3
 80025d6:	f004 fa93 	bl	8006b00 <memset>

		sprintf(str, "%02u", hour);
 80025da:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80025de:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025e2:	4982      	ldr	r1, [pc, #520]	; (80027ec <setupTime+0x35c>)
 80025e4:	4618      	mov	r0, r3
 80025e6:	f004 fefd 	bl	80073e4 <siprintf>
		strcat(str_temp, str);
 80025ea:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80025ee:	f107 031c 	add.w	r3, r7, #28
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f004 ff15 	bl	8007424 <strcat>
		strcat(str_temp, " : ");
 80025fa:	f107 031c 	add.w	r3, r7, #28
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fd fdee 	bl	80001e0 <strlen>
 8002604:	4603      	mov	r3, r0
 8002606:	461a      	mov	r2, r3
 8002608:	f107 031c 	add.w	r3, r7, #28
 800260c:	4413      	add	r3, r2
 800260e:	4a78      	ldr	r2, [pc, #480]	; (80027f0 <setupTime+0x360>)
 8002610:	6810      	ldr	r0, [r2, #0]
 8002612:	6018      	str	r0, [r3, #0]
		sprintf(str, "%02u", minute);
 8002614:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8002618:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800261c:	4973      	ldr	r1, [pc, #460]	; (80027ec <setupTime+0x35c>)
 800261e:	4618      	mov	r0, r3
 8002620:	f004 fee0 	bl	80073e4 <siprintf>
		strcat(str_temp, str);
 8002624:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002628:	f107 031c 	add.w	r3, r7, #28
 800262c:	4611      	mov	r1, r2
 800262e:	4618      	mov	r0, r3
 8002630:	f004 fef8 	bl	8007424 <strcat>
		strcat(str_temp, " : ");
 8002634:	f107 031c 	add.w	r3, r7, #28
 8002638:	4618      	mov	r0, r3
 800263a:	f7fd fdd1 	bl	80001e0 <strlen>
 800263e:	4603      	mov	r3, r0
 8002640:	461a      	mov	r2, r3
 8002642:	f107 031c 	add.w	r3, r7, #28
 8002646:	4413      	add	r3, r2
 8002648:	4a69      	ldr	r2, [pc, #420]	; (80027f0 <setupTime+0x360>)
 800264a:	6810      	ldr	r0, [r2, #0]
 800264c:	6018      	str	r0, [r3, #0]
		sprintf(str, "%02u", second);
 800264e:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 8002652:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002656:	4965      	ldr	r1, [pc, #404]	; (80027ec <setupTime+0x35c>)
 8002658:	4618      	mov	r0, r3
 800265a:	f004 fec3 	bl	80073e4 <siprintf>
		strcat(str_temp, str);
 800265e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002662:	f107 031c 	add.w	r3, r7, #28
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f004 fedb 	bl	8007424 <strcat>

		ST7565_drawstring(20, 3, str_temp);
 800266e:	f107 031c 	add.w	r3, r7, #28
 8002672:	461a      	mov	r2, r3
 8002674:	2103      	movs	r1, #3
 8002676:	2014      	movs	r0, #20
 8002678:	f7fe fea6 	bl	80013c8 <ST7565_drawstring>

		// Button inputs
		if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == GPIO_PIN_RESET) // button down
 800267c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002680:	485d      	ldr	r0, [pc, #372]	; (80027f8 <setupTime+0x368>)
 8002682:	f001 fac3 	bl	8003c0c <HAL_GPIO_ReadPin>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d132      	bne.n	80026f2 <setupTime+0x262>
		{
			HAL_Delay(100);
 800268c:	2064      	movs	r0, #100	; 0x64
 800268e:	f000 fbef 	bl	8002e70 <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == GPIO_PIN_RESET)
 8002692:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002696:	4858      	ldr	r0, [pc, #352]	; (80027f8 <setupTime+0x368>)
 8002698:	f001 fab8 	bl	8003c0c <HAL_GPIO_ReadPin>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f040 8095 	bne.w	80027ce <setupTime+0x33e>
			{
				if (cursor_position == 0)
 80026a4:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d10a      	bne.n	80026c2 <setupTime+0x232>
				{
					if (hour > 0)
 80026ac:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f000 808c 	beq.w	80027ce <setupTime+0x33e>
						hour--;
 80026b6:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80026ba:	3b01      	subs	r3, #1
 80026bc:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
 80026c0:	e085      	b.n	80027ce <setupTime+0x33e>
				}
				else if (cursor_position == 1)
 80026c2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d109      	bne.n	80026de <setupTime+0x24e>
				{
					if (minute > 0)
 80026ca:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d07d      	beq.n	80027ce <setupTime+0x33e>
						minute--;
 80026d2:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80026d6:	3b01      	subs	r3, #1
 80026d8:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 80026dc:	e077      	b.n	80027ce <setupTime+0x33e>
				}
				else
				{
					if (second > 0)
 80026de:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d073      	beq.n	80027ce <setupTime+0x33e>
						second--;
 80026e6:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80026ea:	3b01      	subs	r3, #1
 80026ec:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 80026f0:	e06d      	b.n	80027ce <setupTime+0x33e>
				}
			}
		}
		else if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET) // button up
 80026f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026f6:	4840      	ldr	r0, [pc, #256]	; (80027f8 <setupTime+0x368>)
 80026f8:	f001 fa88 	bl	8003c0c <HAL_GPIO_ReadPin>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d130      	bne.n	8002764 <setupTime+0x2d4>
		{
			HAL_Delay(100);
 8002702:	2064      	movs	r0, #100	; 0x64
 8002704:	f000 fbb4 	bl	8002e70 <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET)
 8002708:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800270c:	483a      	ldr	r0, [pc, #232]	; (80027f8 <setupTime+0x368>)
 800270e:	f001 fa7d 	bl	8003c0c <HAL_GPIO_ReadPin>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d15a      	bne.n	80027ce <setupTime+0x33e>
			{
				if (cursor_position == 0)
 8002718:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800271c:	2b00      	cmp	r3, #0
 800271e:	d109      	bne.n	8002734 <setupTime+0x2a4>
				{
					if (hour < 23)
 8002720:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8002724:	2b16      	cmp	r3, #22
 8002726:	d852      	bhi.n	80027ce <setupTime+0x33e>
						hour++;
 8002728:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800272c:	3301      	adds	r3, #1
 800272e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
 8002732:	e04c      	b.n	80027ce <setupTime+0x33e>
				}
				else if (cursor_position == 1)
 8002734:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002738:	2b01      	cmp	r3, #1
 800273a:	d109      	bne.n	8002750 <setupTime+0x2c0>
				{
					if (minute < 59)
 800273c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002740:	2b3a      	cmp	r3, #58	; 0x3a
 8002742:	d844      	bhi.n	80027ce <setupTime+0x33e>
						minute++;
 8002744:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002748:	3301      	adds	r3, #1
 800274a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 800274e:	e03e      	b.n	80027ce <setupTime+0x33e>
				}
				else
				{
					if (second < 59)
 8002750:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8002754:	2b3a      	cmp	r3, #58	; 0x3a
 8002756:	d83a      	bhi.n	80027ce <setupTime+0x33e>
						second++;
 8002758:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800275c:	3301      	adds	r3, #1
 800275e:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8002762:	e034      	b.n	80027ce <setupTime+0x33e>
				}
			}
		}
		else if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == GPIO_PIN_RESET) // button enter
 8002764:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002768:	4823      	ldr	r0, [pc, #140]	; (80027f8 <setupTime+0x368>)
 800276a:	f001 fa4f 	bl	8003c0c <HAL_GPIO_ReadPin>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d12c      	bne.n	80027ce <setupTime+0x33e>
		{
			HAL_Delay(100);
 8002774:	2064      	movs	r0, #100	; 0x64
 8002776:	f000 fb7b 	bl	8002e70 <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == GPIO_PIN_RESET)
 800277a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800277e:	481e      	ldr	r0, [pc, #120]	; (80027f8 <setupTime+0x368>)
 8002780:	f001 fa44 	bl	8003c0c <HAL_GPIO_ReadPin>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d121      	bne.n	80027ce <setupTime+0x33e>
			{
				cursor_position++;
 800278a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800278e:	3301      	adds	r3, #1
 8002790:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
				if(cursor_position >= 3)
 8002794:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002798:	2b02      	cmp	r3, #2
 800279a:	d918      	bls.n	80027ce <setupTime+0x33e>
				{
					// Write to RTC registers on exit
					time_temp.Hours = hour;
 800279c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80027a0:	723b      	strb	r3, [r7, #8]
					time_temp.Minutes = minute;
 80027a2:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80027a6:	727b      	strb	r3, [r7, #9]
					time_temp.Seconds = second;
 80027a8:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80027ac:	72bb      	strb	r3, [r7, #10]

					HAL_RTC_SetTime(&hrtc, &time_temp, RTC_FORMAT_BIN);
 80027ae:	f107 0308 	add.w	r3, r7, #8
 80027b2:	2200      	movs	r2, #0
 80027b4:	4619      	mov	r1, r3
 80027b6:	480c      	ldr	r0, [pc, #48]	; (80027e8 <setupTime+0x358>)
 80027b8:	f002 ffe5 	bl	8005786 <HAL_RTC_SetTime>
					HAL_RTC_SetDate(&hrtc, &date_temp, RTC_FORMAT_BIN);
 80027bc:	1d3b      	adds	r3, r7, #4
 80027be:	2200      	movs	r2, #0
 80027c0:	4619      	mov	r1, r3
 80027c2:	4809      	ldr	r0, [pc, #36]	; (80027e8 <setupTime+0x358>)
 80027c4:	f003 f8fa 	bl	80059bc <HAL_RTC_SetDate>

					exit = 1;
 80027c8:	2301      	movs	r3, #1
 80027ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}

		ST7565_display();
 80027ce:	f7fe ffa3 	bl	8001718 <ST7565_display>
	while(exit == 0)
 80027d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f43f aeea 	beq.w	80025b0 <setupTime+0x120>
	}
}
 80027dc:	bf00      	nop
 80027de:	bf00      	nop
 80027e0:	3760      	adds	r7, #96	; 0x60
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000780 	.word	0x20000780
 80027ec:	080098d8 	.word	0x080098d8
 80027f0:	080098e0 	.word	0x080098e0
 80027f4:	080098e4 	.word	0x080098e4
 80027f8:	40020000 	.word	0x40020000

080027fc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002800:	4b18      	ldr	r3, [pc, #96]	; (8002864 <MX_SPI1_Init+0x68>)
 8002802:	4a19      	ldr	r2, [pc, #100]	; (8002868 <MX_SPI1_Init+0x6c>)
 8002804:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002806:	4b17      	ldr	r3, [pc, #92]	; (8002864 <MX_SPI1_Init+0x68>)
 8002808:	f44f 7282 	mov.w	r2, #260	; 0x104
 800280c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800280e:	4b15      	ldr	r3, [pc, #84]	; (8002864 <MX_SPI1_Init+0x68>)
 8002810:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002814:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002816:	4b13      	ldr	r3, [pc, #76]	; (8002864 <MX_SPI1_Init+0x68>)
 8002818:	2200      	movs	r2, #0
 800281a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800281c:	4b11      	ldr	r3, [pc, #68]	; (8002864 <MX_SPI1_Init+0x68>)
 800281e:	2202      	movs	r2, #2
 8002820:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002822:	4b10      	ldr	r3, [pc, #64]	; (8002864 <MX_SPI1_Init+0x68>)
 8002824:	2201      	movs	r2, #1
 8002826:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002828:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <MX_SPI1_Init+0x68>)
 800282a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800282e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <MX_SPI1_Init+0x68>)
 8002832:	2208      	movs	r2, #8
 8002834:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002836:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <MX_SPI1_Init+0x68>)
 8002838:	2200      	movs	r2, #0
 800283a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800283c:	4b09      	ldr	r3, [pc, #36]	; (8002864 <MX_SPI1_Init+0x68>)
 800283e:	2200      	movs	r2, #0
 8002840:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002842:	4b08      	ldr	r3, [pc, #32]	; (8002864 <MX_SPI1_Init+0x68>)
 8002844:	2200      	movs	r2, #0
 8002846:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002848:	4b06      	ldr	r3, [pc, #24]	; (8002864 <MX_SPI1_Init+0x68>)
 800284a:	220a      	movs	r2, #10
 800284c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800284e:	4805      	ldr	r0, [pc, #20]	; (8002864 <MX_SPI1_Init+0x68>)
 8002850:	f003 fa3a 	bl	8005cc8 <HAL_SPI_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800285a:	f7ff fcad 	bl	80021b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	200006fc 	.word	0x200006fc
 8002868:	40013000 	.word	0x40013000

0800286c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002870:	4b17      	ldr	r3, [pc, #92]	; (80028d0 <MX_SPI2_Init+0x64>)
 8002872:	4a18      	ldr	r2, [pc, #96]	; (80028d4 <MX_SPI2_Init+0x68>)
 8002874:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002876:	4b16      	ldr	r3, [pc, #88]	; (80028d0 <MX_SPI2_Init+0x64>)
 8002878:	f44f 7282 	mov.w	r2, #260	; 0x104
 800287c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800287e:	4b14      	ldr	r3, [pc, #80]	; (80028d0 <MX_SPI2_Init+0x64>)
 8002880:	2200      	movs	r2, #0
 8002882:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002884:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <MX_SPI2_Init+0x64>)
 8002886:	2200      	movs	r2, #0
 8002888:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800288a:	4b11      	ldr	r3, [pc, #68]	; (80028d0 <MX_SPI2_Init+0x64>)
 800288c:	2200      	movs	r2, #0
 800288e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002890:	4b0f      	ldr	r3, [pc, #60]	; (80028d0 <MX_SPI2_Init+0x64>)
 8002892:	2200      	movs	r2, #0
 8002894:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002896:	4b0e      	ldr	r3, [pc, #56]	; (80028d0 <MX_SPI2_Init+0x64>)
 8002898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800289c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800289e:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <MX_SPI2_Init+0x64>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028a4:	4b0a      	ldr	r3, [pc, #40]	; (80028d0 <MX_SPI2_Init+0x64>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80028aa:	4b09      	ldr	r3, [pc, #36]	; (80028d0 <MX_SPI2_Init+0x64>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028b0:	4b07      	ldr	r3, [pc, #28]	; (80028d0 <MX_SPI2_Init+0x64>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80028b6:	4b06      	ldr	r3, [pc, #24]	; (80028d0 <MX_SPI2_Init+0x64>)
 80028b8:	220a      	movs	r2, #10
 80028ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80028bc:	4804      	ldr	r0, [pc, #16]	; (80028d0 <MX_SPI2_Init+0x64>)
 80028be:	f003 fa03 	bl	8005cc8 <HAL_SPI_Init>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80028c8:	f7ff fc76 	bl	80021b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80028cc:	bf00      	nop
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	200007a0 	.word	0x200007a0
 80028d4:	40003800 	.word	0x40003800

080028d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b08c      	sub	sp, #48	; 0x30
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e0:	f107 031c 	add.w	r3, r7, #28
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	605a      	str	r2, [r3, #4]
 80028ea:	609a      	str	r2, [r3, #8]
 80028ec:	60da      	str	r2, [r3, #12]
 80028ee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a32      	ldr	r2, [pc, #200]	; (80029c0 <HAL_SPI_MspInit+0xe8>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d12c      	bne.n	8002954 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	61bb      	str	r3, [r7, #24]
 80028fe:	4b31      	ldr	r3, [pc, #196]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002902:	4a30      	ldr	r2, [pc, #192]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002904:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002908:	6453      	str	r3, [r2, #68]	; 0x44
 800290a:	4b2e      	ldr	r3, [pc, #184]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002912:	61bb      	str	r3, [r7, #24]
 8002914:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	617b      	str	r3, [r7, #20]
 800291a:	4b2a      	ldr	r3, [pc, #168]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291e:	4a29      	ldr	r2, [pc, #164]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	6313      	str	r3, [r2, #48]	; 0x30
 8002926:	4b27      	ldr	r3, [pc, #156]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	617b      	str	r3, [r7, #20]
 8002930:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002932:	23a0      	movs	r3, #160	; 0xa0
 8002934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002936:	2302      	movs	r3, #2
 8002938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800293e:	2303      	movs	r3, #3
 8002940:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002942:	2305      	movs	r3, #5
 8002944:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002946:	f107 031c 	add.w	r3, r7, #28
 800294a:	4619      	mov	r1, r3
 800294c:	481e      	ldr	r0, [pc, #120]	; (80029c8 <HAL_SPI_MspInit+0xf0>)
 800294e:	f000 ffd9 	bl	8003904 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002952:	e031      	b.n	80029b8 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a1c      	ldr	r2, [pc, #112]	; (80029cc <HAL_SPI_MspInit+0xf4>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d12c      	bne.n	80029b8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	613b      	str	r3, [r7, #16]
 8002962:	4b18      	ldr	r3, [pc, #96]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002966:	4a17      	ldr	r2, [pc, #92]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002968:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800296c:	6413      	str	r3, [r2, #64]	; 0x40
 800296e:	4b15      	ldr	r3, [pc, #84]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]
 800297e:	4b11      	ldr	r3, [pc, #68]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	4a10      	ldr	r2, [pc, #64]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 8002984:	f043 0302 	orr.w	r3, r3, #2
 8002988:	6313      	str	r3, [r2, #48]	; 0x30
 800298a:	4b0e      	ldr	r3, [pc, #56]	; (80029c4 <HAL_SPI_MspInit+0xec>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002996:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800299a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299c:	2302      	movs	r3, #2
 800299e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a4:	2303      	movs	r3, #3
 80029a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029a8:	2305      	movs	r3, #5
 80029aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ac:	f107 031c 	add.w	r3, r7, #28
 80029b0:	4619      	mov	r1, r3
 80029b2:	4807      	ldr	r0, [pc, #28]	; (80029d0 <HAL_SPI_MspInit+0xf8>)
 80029b4:	f000 ffa6 	bl	8003904 <HAL_GPIO_Init>
}
 80029b8:	bf00      	nop
 80029ba:	3730      	adds	r7, #48	; 0x30
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40013000 	.word	0x40013000
 80029c4:	40023800 	.word	0x40023800
 80029c8:	40020000 	.word	0x40020000
 80029cc:	40003800 	.word	0x40003800
 80029d0:	40020400 	.word	0x40020400

080029d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029da:	2300      	movs	r3, #0
 80029dc:	607b      	str	r3, [r7, #4]
 80029de:	4b10      	ldr	r3, [pc, #64]	; (8002a20 <HAL_MspInit+0x4c>)
 80029e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e2:	4a0f      	ldr	r2, [pc, #60]	; (8002a20 <HAL_MspInit+0x4c>)
 80029e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029e8:	6453      	str	r3, [r2, #68]	; 0x44
 80029ea:	4b0d      	ldr	r3, [pc, #52]	; (8002a20 <HAL_MspInit+0x4c>)
 80029ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029f2:	607b      	str	r3, [r7, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	603b      	str	r3, [r7, #0]
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <HAL_MspInit+0x4c>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	4a08      	ldr	r2, [pc, #32]	; (8002a20 <HAL_MspInit+0x4c>)
 8002a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a04:	6413      	str	r3, [r2, #64]	; 0x40
 8002a06:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <HAL_MspInit+0x4c>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a0e:	603b      	str	r3, [r7, #0]
 8002a10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	40023800 	.word	0x40023800

08002a24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a28:	e7fe      	b.n	8002a28 <NMI_Handler+0x4>

08002a2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a2e:	e7fe      	b.n	8002a2e <HardFault_Handler+0x4>

08002a30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a34:	e7fe      	b.n	8002a34 <MemManage_Handler+0x4>

08002a36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a36:	b480      	push	{r7}
 8002a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a3a:	e7fe      	b.n	8002a3a <BusFault_Handler+0x4>

08002a3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a40:	e7fe      	b.n	8002a40 <UsageFault_Handler+0x4>

08002a42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a42:	b480      	push	{r7}
 8002a44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a46:	bf00      	nop
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a54:	bf00      	nop
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr

08002a5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a70:	f000 f9de 	bl	8002e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a74:	bf00      	nop
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002a7c:	4802      	ldr	r0, [pc, #8]	; (8002a88 <TIM4_IRQHandler+0x10>)
 8002a7e:	f003 fc73 	bl	8006368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	200007f8 	.word	0x200007f8

08002a8c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 8002a90:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002a94:	f001 f8ec 	bl	8003c70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a98:	bf00      	nop
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
	return 1;
 8002aa0:	2301      	movs	r3, #1
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <_kill>:

int _kill(int pid, int sig)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ab6:	f003 ffeb 	bl	8006a90 <__errno>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2216      	movs	r2, #22
 8002abe:	601a      	str	r2, [r3, #0]
	return -1;
 8002ac0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <_exit>:

void _exit (int status)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002ad4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f7ff ffe7 	bl	8002aac <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ade:	e7fe      	b.n	8002ade <_exit+0x12>

08002ae0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aec:	2300      	movs	r3, #0
 8002aee:	617b      	str	r3, [r7, #20]
 8002af0:	e00a      	b.n	8002b08 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002af2:	f3af 8000 	nop.w
 8002af6:	4601      	mov	r1, r0
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	60ba      	str	r2, [r7, #8]
 8002afe:	b2ca      	uxtb	r2, r1
 8002b00:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	3301      	adds	r3, #1
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	dbf0      	blt.n	8002af2 <_read+0x12>
	}

return len;
 8002b10:	687b      	ldr	r3, [r7, #4]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3718      	adds	r7, #24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b086      	sub	sp, #24
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	60f8      	str	r0, [r7, #12]
 8002b22:	60b9      	str	r1, [r7, #8]
 8002b24:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
 8002b2a:	e009      	b.n	8002b40 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	60ba      	str	r2, [r7, #8]
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	617b      	str	r3, [r7, #20]
 8002b40:	697a      	ldr	r2, [r7, #20]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	dbf1      	blt.n	8002b2c <_write+0x12>
	}
	return len;
 8002b48:	687b      	ldr	r3, [r7, #4]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <_close>:

int _close(int file)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b083      	sub	sp, #12
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
	return -1;
 8002b5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
 8002b72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b7a:	605a      	str	r2, [r3, #4]
	return 0;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <_isatty>:

int _isatty(int file)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
	return 1;
 8002b92:	2301      	movs	r3, #1
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
	return 0;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3714      	adds	r7, #20
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
	...

08002bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bc4:	4a14      	ldr	r2, [pc, #80]	; (8002c18 <_sbrk+0x5c>)
 8002bc6:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <_sbrk+0x60>)
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bd0:	4b13      	ldr	r3, [pc, #76]	; (8002c20 <_sbrk+0x64>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d102      	bne.n	8002bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bd8:	4b11      	ldr	r3, [pc, #68]	; (8002c20 <_sbrk+0x64>)
 8002bda:	4a12      	ldr	r2, [pc, #72]	; (8002c24 <_sbrk+0x68>)
 8002bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bde:	4b10      	ldr	r3, [pc, #64]	; (8002c20 <_sbrk+0x64>)
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4413      	add	r3, r2
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d207      	bcs.n	8002bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bec:	f003 ff50 	bl	8006a90 <__errno>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	220c      	movs	r2, #12
 8002bf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfa:	e009      	b.n	8002c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bfc:	4b08      	ldr	r3, [pc, #32]	; (8002c20 <_sbrk+0x64>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c02:	4b07      	ldr	r3, [pc, #28]	; (8002c20 <_sbrk+0x64>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4413      	add	r3, r2
 8002c0a:	4a05      	ldr	r2, [pc, #20]	; (8002c20 <_sbrk+0x64>)
 8002c0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	20010000 	.word	0x20010000
 8002c1c:	00000400 	.word	0x00000400
 8002c20:	20000600 	.word	0x20000600
 8002c24:	20000858 	.word	0x20000858

08002c28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c2c:	4b06      	ldr	r3, [pc, #24]	; (8002c48 <SystemInit+0x20>)
 8002c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c32:	4a05      	ldr	r2, [pc, #20]	; (8002c48 <SystemInit+0x20>)
 8002c34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	e000ed00 	.word	0xe000ed00

08002c4c <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c52:	f107 0308 	add.w	r3, r7, #8
 8002c56:	2200      	movs	r2, #0
 8002c58:	601a      	str	r2, [r3, #0]
 8002c5a:	605a      	str	r2, [r3, #4]
 8002c5c:	609a      	str	r2, [r3, #8]
 8002c5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c60:	463b      	mov	r3, r7
 8002c62:	2200      	movs	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c68:	4b1d      	ldr	r3, [pc, #116]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002c6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ce4 <MX_TIM4_Init+0x98>)
 8002c6c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 999;
 8002c6e:	4b1c      	ldr	r3, [pc, #112]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002c70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c74:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c76:	4b1a      	ldr	r3, [pc, #104]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 639;
 8002c7c:	4b18      	ldr	r3, [pc, #96]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002c7e:	f240 227f 	movw	r2, #639	; 0x27f
 8002c82:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c84:	4b16      	ldr	r3, [pc, #88]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c8a:	4b15      	ldr	r3, [pc, #84]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002c8c:	2280      	movs	r2, #128	; 0x80
 8002c8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c90:	4813      	ldr	r0, [pc, #76]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002c92:	f003 fab7 	bl	8006204 <HAL_TIM_Base_Init>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002c9c:	f7ff fa8c 	bl	80021b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ca0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ca4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002ca6:	f107 0308 	add.w	r3, r7, #8
 8002caa:	4619      	mov	r1, r3
 8002cac:	480c      	ldr	r0, [pc, #48]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002cae:	f003 fc63 	bl	8006578 <HAL_TIM_ConfigClockSource>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002cb8:	f7ff fa7e 	bl	80021b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002cc4:	463b      	mov	r3, r7
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4805      	ldr	r0, [pc, #20]	; (8002ce0 <MX_TIM4_Init+0x94>)
 8002cca:	f003 fe5f 	bl	800698c <HAL_TIMEx_MasterConfigSynchronization>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002cd4:	f7ff fa70 	bl	80021b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002cd8:	bf00      	nop
 8002cda:	3718      	adds	r7, #24
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	200007f8 	.word	0x200007f8
 8002ce4:	40000800 	.word	0x40000800

08002ce8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a0e      	ldr	r2, [pc, #56]	; (8002d30 <HAL_TIM_Base_MspInit+0x48>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d115      	bne.n	8002d26 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	4b0d      	ldr	r3, [pc, #52]	; (8002d34 <HAL_TIM_Base_MspInit+0x4c>)
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	4a0c      	ldr	r2, [pc, #48]	; (8002d34 <HAL_TIM_Base_MspInit+0x4c>)
 8002d04:	f043 0304 	orr.w	r3, r3, #4
 8002d08:	6413      	str	r3, [r2, #64]	; 0x40
 8002d0a:	4b0a      	ldr	r3, [pc, #40]	; (8002d34 <HAL_TIM_Base_MspInit+0x4c>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	f003 0304 	and.w	r3, r3, #4
 8002d12:	60fb      	str	r3, [r7, #12]
 8002d14:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002d16:	2200      	movs	r2, #0
 8002d18:	2100      	movs	r1, #0
 8002d1a:	201e      	movs	r0, #30
 8002d1c:	f000 fdad 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002d20:	201e      	movs	r0, #30
 8002d22:	f000 fdc6 	bl	80038b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40000800 	.word	0x40000800
 8002d34:	40023800 	.word	0x40023800

08002d38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d3c:	480d      	ldr	r0, [pc, #52]	; (8002d74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d3e:	490e      	ldr	r1, [pc, #56]	; (8002d78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d40:	4a0e      	ldr	r2, [pc, #56]	; (8002d7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d44:	e002      	b.n	8002d4c <LoopCopyDataInit>

08002d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d4a:	3304      	adds	r3, #4

08002d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d50:	d3f9      	bcc.n	8002d46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d52:	4a0b      	ldr	r2, [pc, #44]	; (8002d80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d54:	4c0b      	ldr	r4, [pc, #44]	; (8002d84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d58:	e001      	b.n	8002d5e <LoopFillZerobss>

08002d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d5c:	3204      	adds	r2, #4

08002d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d60:	d3fb      	bcc.n	8002d5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d62:	f7ff ff61 	bl	8002c28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d66:	f003 fe99 	bl	8006a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d6a:	f7fe ffad 	bl	8001cc8 <main>
  bx  lr    
 8002d6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d70:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002d74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d78:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002d7c:	0800a304 	.word	0x0800a304
  ldr r2, =_sbss
 8002d80:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002d84:	20000854 	.word	0x20000854

08002d88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d88:	e7fe      	b.n	8002d88 <ADC_IRQHandler>
	...

08002d8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d90:	4b0e      	ldr	r3, [pc, #56]	; (8002dcc <HAL_Init+0x40>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a0d      	ldr	r2, [pc, #52]	; (8002dcc <HAL_Init+0x40>)
 8002d96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <HAL_Init+0x40>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a0a      	ldr	r2, [pc, #40]	; (8002dcc <HAL_Init+0x40>)
 8002da2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002da6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002da8:	4b08      	ldr	r3, [pc, #32]	; (8002dcc <HAL_Init+0x40>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a07      	ldr	r2, [pc, #28]	; (8002dcc <HAL_Init+0x40>)
 8002dae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002db2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002db4:	2003      	movs	r0, #3
 8002db6:	f000 fd55 	bl	8003864 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dba:	200f      	movs	r0, #15
 8002dbc:	f000 f808 	bl	8002dd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dc0:	f7ff fe08 	bl	80029d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	40023c00 	.word	0x40023c00

08002dd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dd8:	4b12      	ldr	r3, [pc, #72]	; (8002e24 <HAL_InitTick+0x54>)
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	4b12      	ldr	r3, [pc, #72]	; (8002e28 <HAL_InitTick+0x58>)
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	4619      	mov	r1, r3
 8002de2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002de6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dee:	4618      	mov	r0, r3
 8002df0:	f000 fd7b 	bl	80038ea <HAL_SYSTICK_Config>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e00e      	b.n	8002e1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b0f      	cmp	r3, #15
 8002e02:	d80a      	bhi.n	8002e1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e04:	2200      	movs	r2, #0
 8002e06:	6879      	ldr	r1, [r7, #4]
 8002e08:	f04f 30ff 	mov.w	r0, #4294967295
 8002e0c:	f000 fd35 	bl	800387a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e10:	4a06      	ldr	r2, [pc, #24]	; (8002e2c <HAL_InitTick+0x5c>)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
 8002e18:	e000      	b.n	8002e1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	20000000 	.word	0x20000000
 8002e28:	20000008 	.word	0x20000008
 8002e2c:	20000004 	.word	0x20000004

08002e30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e34:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <HAL_IncTick+0x20>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <HAL_IncTick+0x24>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4413      	add	r3, r2
 8002e40:	4a04      	ldr	r2, [pc, #16]	; (8002e54 <HAL_IncTick+0x24>)
 8002e42:	6013      	str	r3, [r2, #0]
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	20000008 	.word	0x20000008
 8002e54:	20000840 	.word	0x20000840

08002e58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e5c:	4b03      	ldr	r3, [pc, #12]	; (8002e6c <HAL_GetTick+0x14>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	20000840 	.word	0x20000840

08002e70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e78:	f7ff ffee 	bl	8002e58 <HAL_GetTick>
 8002e7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e88:	d005      	beq.n	8002e96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	; (8002eb4 <HAL_Delay+0x44>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	4413      	add	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e96:	bf00      	nop
 8002e98:	f7ff ffde 	bl	8002e58 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d8f7      	bhi.n	8002e98 <HAL_Delay+0x28>
  {
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000008 	.word	0x20000008

08002eb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e033      	b.n	8002f36 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d109      	bne.n	8002eea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7fe fd24 	bl	8001924 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	f003 0310 	and.w	r3, r3, #16
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d118      	bne.n	8002f28 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002efe:	f023 0302 	bic.w	r3, r3, #2
 8002f02:	f043 0202 	orr.w	r2, r3, #2
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 faba 	bl	8003484 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	f023 0303 	bic.w	r3, r3, #3
 8002f1e:	f043 0201 	orr.w	r2, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	641a      	str	r2, [r3, #64]	; 0x40
 8002f26:	e001      	b.n	8002f2c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
	...

08002f40 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d101      	bne.n	8002f5a <HAL_ADC_Start+0x1a>
 8002f56:	2302      	movs	r3, #2
 8002f58:	e097      	b.n	800308a <HAL_ADC_Start+0x14a>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d018      	beq.n	8002fa2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f042 0201 	orr.w	r2, r2, #1
 8002f7e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f80:	4b45      	ldr	r3, [pc, #276]	; (8003098 <HAL_ADC_Start+0x158>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a45      	ldr	r2, [pc, #276]	; (800309c <HAL_ADC_Start+0x15c>)
 8002f86:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8a:	0c9a      	lsrs	r2, r3, #18
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002f94:	e002      	b.n	8002f9c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f9      	bne.n	8002f96 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d15f      	bne.n	8003070 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002fb8:	f023 0301 	bic.w	r3, r3, #1
 8002fbc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d007      	beq.n	8002fe2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fda:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fee:	d106      	bne.n	8002ffe <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff4:	f023 0206 	bic.w	r2, r3, #6
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	645a      	str	r2, [r3, #68]	; 0x44
 8002ffc:	e002      	b.n	8003004 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800300c:	4b24      	ldr	r3, [pc, #144]	; (80030a0 <HAL_ADC_Start+0x160>)
 800300e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003018:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f003 031f 	and.w	r3, r3, #31
 8003022:	2b00      	cmp	r3, #0
 8003024:	d10f      	bne.n	8003046 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d129      	bne.n	8003088 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689a      	ldr	r2, [r3, #8]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	e020      	b.n	8003088 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a16      	ldr	r2, [pc, #88]	; (80030a4 <HAL_ADC_Start+0x164>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d11b      	bne.n	8003088 <HAL_ADC_Start+0x148>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d114      	bne.n	8003088 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800306c:	609a      	str	r2, [r3, #8]
 800306e:	e00b      	b.n	8003088 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003074:	f043 0210 	orr.w	r2, r3, #16
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003080:	f043 0201 	orr.w	r2, r3, #1
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3714      	adds	r7, #20
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	20000000 	.word	0x20000000
 800309c:	431bde83 	.word	0x431bde83
 80030a0:	40012300 	.word	0x40012300
 80030a4:	40012000 	.word	0x40012000

080030a8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d101      	bne.n	80030be <HAL_ADC_Stop+0x16>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e021      	b.n	8003102 <HAL_ADC_Stop+0x5a>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0201 	bic.w	r2, r2, #1
 80030d4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d109      	bne.n	80030f8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030ec:	f023 0301 	bic.w	r3, r3, #1
 80030f0:	f043 0201 	orr.w	r2, r3, #1
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b084      	sub	sp, #16
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
 8003116:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003126:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800312a:	d113      	bne.n	8003154 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003136:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800313a:	d10b      	bne.n	8003154 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	f043 0220 	orr.w	r2, r3, #32
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e063      	b.n	800321c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003154:	f7ff fe80 	bl	8002e58 <HAL_GetTick>
 8003158:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800315a:	e021      	b.n	80031a0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003162:	d01d      	beq.n	80031a0 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d007      	beq.n	800317a <HAL_ADC_PollForConversion+0x6c>
 800316a:	f7ff fe75 	bl	8002e58 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	429a      	cmp	r2, r3
 8003178:	d212      	bcs.n	80031a0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b02      	cmp	r3, #2
 8003186:	d00b      	beq.n	80031a0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	f043 0204 	orr.w	r2, r3, #4
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e03d      	b.n	800321c <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d1d6      	bne.n	800315c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f06f 0212 	mvn.w	r2, #18
 80031b6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031bc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d123      	bne.n	800321a <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d11f      	bne.n	800321a <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d006      	beq.n	80031f6 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d111      	bne.n	800321a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d105      	bne.n	800321a <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003212:	f043 0201 	orr.w	r2, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003232:	4618      	mov	r0, r3
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
	...

08003240 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800324a:	2300      	movs	r3, #0
 800324c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003254:	2b01      	cmp	r3, #1
 8003256:	d101      	bne.n	800325c <HAL_ADC_ConfigChannel+0x1c>
 8003258:	2302      	movs	r3, #2
 800325a:	e105      	b.n	8003468 <HAL_ADC_ConfigChannel+0x228>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2b09      	cmp	r3, #9
 800326a:	d925      	bls.n	80032b8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68d9      	ldr	r1, [r3, #12]
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	b29b      	uxth	r3, r3
 8003278:	461a      	mov	r2, r3
 800327a:	4613      	mov	r3, r2
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	4413      	add	r3, r2
 8003280:	3b1e      	subs	r3, #30
 8003282:	2207      	movs	r2, #7
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	43da      	mvns	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	400a      	ands	r2, r1
 8003290:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68d9      	ldr	r1, [r3, #12]
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	4618      	mov	r0, r3
 80032a4:	4603      	mov	r3, r0
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	4403      	add	r3, r0
 80032aa:	3b1e      	subs	r3, #30
 80032ac:	409a      	lsls	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	60da      	str	r2, [r3, #12]
 80032b6:	e022      	b.n	80032fe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6919      	ldr	r1, [r3, #16]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	461a      	mov	r2, r3
 80032c6:	4613      	mov	r3, r2
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	4413      	add	r3, r2
 80032cc:	2207      	movs	r2, #7
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43da      	mvns	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	400a      	ands	r2, r1
 80032da:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6919      	ldr	r1, [r3, #16]
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	4618      	mov	r0, r3
 80032ee:	4603      	mov	r3, r0
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	4403      	add	r3, r0
 80032f4:	409a      	lsls	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b06      	cmp	r3, #6
 8003304:	d824      	bhi.n	8003350 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	3b05      	subs	r3, #5
 8003318:	221f      	movs	r2, #31
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	43da      	mvns	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	400a      	ands	r2, r1
 8003326:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	b29b      	uxth	r3, r3
 8003334:	4618      	mov	r0, r3
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	3b05      	subs	r3, #5
 8003342:	fa00 f203 	lsl.w	r2, r0, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	635a      	str	r2, [r3, #52]	; 0x34
 800334e:	e04c      	b.n	80033ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	2b0c      	cmp	r3, #12
 8003356:	d824      	bhi.n	80033a2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	4413      	add	r3, r2
 8003368:	3b23      	subs	r3, #35	; 0x23
 800336a:	221f      	movs	r2, #31
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43da      	mvns	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	400a      	ands	r2, r1
 8003378:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	b29b      	uxth	r3, r3
 8003386:	4618      	mov	r0, r3
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	3b23      	subs	r3, #35	; 0x23
 8003394:	fa00 f203 	lsl.w	r2, r0, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	631a      	str	r2, [r3, #48]	; 0x30
 80033a0:	e023      	b.n	80033ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	4613      	mov	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	4413      	add	r3, r2
 80033b2:	3b41      	subs	r3, #65	; 0x41
 80033b4:	221f      	movs	r2, #31
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43da      	mvns	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	400a      	ands	r2, r1
 80033c2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	4618      	mov	r0, r3
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	4613      	mov	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4413      	add	r3, r2
 80033dc:	3b41      	subs	r3, #65	; 0x41
 80033de:	fa00 f203 	lsl.w	r2, r0, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033ea:	4b22      	ldr	r3, [pc, #136]	; (8003474 <HAL_ADC_ConfigChannel+0x234>)
 80033ec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a21      	ldr	r2, [pc, #132]	; (8003478 <HAL_ADC_ConfigChannel+0x238>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d109      	bne.n	800340c <HAL_ADC_ConfigChannel+0x1cc>
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2b12      	cmp	r3, #18
 80033fe:	d105      	bne.n	800340c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a19      	ldr	r2, [pc, #100]	; (8003478 <HAL_ADC_ConfigChannel+0x238>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d123      	bne.n	800345e <HAL_ADC_ConfigChannel+0x21e>
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b10      	cmp	r3, #16
 800341c:	d003      	beq.n	8003426 <HAL_ADC_ConfigChannel+0x1e6>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2b11      	cmp	r3, #17
 8003424:	d11b      	bne.n	800345e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2b10      	cmp	r3, #16
 8003438:	d111      	bne.n	800345e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800343a:	4b10      	ldr	r3, [pc, #64]	; (800347c <HAL_ADC_ConfigChannel+0x23c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a10      	ldr	r2, [pc, #64]	; (8003480 <HAL_ADC_ConfigChannel+0x240>)
 8003440:	fba2 2303 	umull	r2, r3, r2, r3
 8003444:	0c9a      	lsrs	r2, r3, #18
 8003446:	4613      	mov	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003450:	e002      	b.n	8003458 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	3b01      	subs	r3, #1
 8003456:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f9      	bne.n	8003452 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	40012300 	.word	0x40012300
 8003478:	40012000 	.word	0x40012000
 800347c:	20000000 	.word	0x20000000
 8003480:	431bde83 	.word	0x431bde83

08003484 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800348c:	4b79      	ldr	r3, [pc, #484]	; (8003674 <ADC_Init+0x1f0>)
 800348e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	431a      	orrs	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685a      	ldr	r2, [r3, #4]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6859      	ldr	r1, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	021a      	lsls	r2, r3, #8
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80034dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6859      	ldr	r1, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6899      	ldr	r1, [r3, #8]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003516:	4a58      	ldr	r2, [pc, #352]	; (8003678 <ADC_Init+0x1f4>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d022      	beq.n	8003562 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800352a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6899      	ldr	r1, [r3, #8]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800354c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6899      	ldr	r1, [r3, #8]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	609a      	str	r2, [r3, #8]
 8003560:	e00f      	b.n	8003582 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003570:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003580:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 0202 	bic.w	r2, r2, #2
 8003590:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6899      	ldr	r1, [r3, #8]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	7e1b      	ldrb	r3, [r3, #24]
 800359c:	005a      	lsls	r2, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d01b      	beq.n	80035e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035be:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80035ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	6859      	ldr	r1, [r3, #4]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	3b01      	subs	r3, #1
 80035dc:	035a      	lsls	r2, r3, #13
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	605a      	str	r2, [r3, #4]
 80035e6:	e007      	b.n	80035f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003606:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	3b01      	subs	r3, #1
 8003614:	051a      	lsls	r2, r3, #20
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800362c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6899      	ldr	r1, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800363a:	025a      	lsls	r2, r3, #9
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689a      	ldr	r2, [r3, #8]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003652:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6899      	ldr	r1, [r3, #8]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	029a      	lsls	r2, r3, #10
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	609a      	str	r2, [r3, #8]
}
 8003668:	bf00      	nop
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	40012300 	.word	0x40012300
 8003678:	0f000001 	.word	0x0f000001

0800367c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800368c:	4b0c      	ldr	r3, [pc, #48]	; (80036c0 <__NVIC_SetPriorityGrouping+0x44>)
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003698:	4013      	ands	r3, r2
 800369a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ae:	4a04      	ldr	r2, [pc, #16]	; (80036c0 <__NVIC_SetPriorityGrouping+0x44>)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	60d3      	str	r3, [r2, #12]
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	e000ed00 	.word	0xe000ed00

080036c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036c4:	b480      	push	{r7}
 80036c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036c8:	4b04      	ldr	r3, [pc, #16]	; (80036dc <__NVIC_GetPriorityGrouping+0x18>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	0a1b      	lsrs	r3, r3, #8
 80036ce:	f003 0307 	and.w	r3, r3, #7
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr
 80036dc:	e000ed00 	.word	0xe000ed00

080036e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	4603      	mov	r3, r0
 80036e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	db0b      	blt.n	800370a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	f003 021f 	and.w	r2, r3, #31
 80036f8:	4907      	ldr	r1, [pc, #28]	; (8003718 <__NVIC_EnableIRQ+0x38>)
 80036fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fe:	095b      	lsrs	r3, r3, #5
 8003700:	2001      	movs	r0, #1
 8003702:	fa00 f202 	lsl.w	r2, r0, r2
 8003706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	e000e100 	.word	0xe000e100

0800371c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372a:	2b00      	cmp	r3, #0
 800372c:	db12      	blt.n	8003754 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800372e:	79fb      	ldrb	r3, [r7, #7]
 8003730:	f003 021f 	and.w	r2, r3, #31
 8003734:	490a      	ldr	r1, [pc, #40]	; (8003760 <__NVIC_DisableIRQ+0x44>)
 8003736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373a:	095b      	lsrs	r3, r3, #5
 800373c:	2001      	movs	r0, #1
 800373e:	fa00 f202 	lsl.w	r2, r0, r2
 8003742:	3320      	adds	r3, #32
 8003744:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003748:	f3bf 8f4f 	dsb	sy
}
 800374c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800374e:	f3bf 8f6f 	isb	sy
}
 8003752:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	e000e100 	.word	0xe000e100

08003764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	4603      	mov	r3, r0
 800376c:	6039      	str	r1, [r7, #0]
 800376e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003774:	2b00      	cmp	r3, #0
 8003776:	db0a      	blt.n	800378e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	b2da      	uxtb	r2, r3
 800377c:	490c      	ldr	r1, [pc, #48]	; (80037b0 <__NVIC_SetPriority+0x4c>)
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	0112      	lsls	r2, r2, #4
 8003784:	b2d2      	uxtb	r2, r2
 8003786:	440b      	add	r3, r1
 8003788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800378c:	e00a      	b.n	80037a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	b2da      	uxtb	r2, r3
 8003792:	4908      	ldr	r1, [pc, #32]	; (80037b4 <__NVIC_SetPriority+0x50>)
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	3b04      	subs	r3, #4
 800379c:	0112      	lsls	r2, r2, #4
 800379e:	b2d2      	uxtb	r2, r2
 80037a0:	440b      	add	r3, r1
 80037a2:	761a      	strb	r2, [r3, #24]
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	e000e100 	.word	0xe000e100
 80037b4:	e000ed00 	.word	0xe000ed00

080037b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b089      	sub	sp, #36	; 0x24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f1c3 0307 	rsb	r3, r3, #7
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	bf28      	it	cs
 80037d6:	2304      	movcs	r3, #4
 80037d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	3304      	adds	r3, #4
 80037de:	2b06      	cmp	r3, #6
 80037e0:	d902      	bls.n	80037e8 <NVIC_EncodePriority+0x30>
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	3b03      	subs	r3, #3
 80037e6:	e000      	b.n	80037ea <NVIC_EncodePriority+0x32>
 80037e8:	2300      	movs	r3, #0
 80037ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037ec:	f04f 32ff 	mov.w	r2, #4294967295
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43da      	mvns	r2, r3
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	401a      	ands	r2, r3
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003800:	f04f 31ff 	mov.w	r1, #4294967295
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	fa01 f303 	lsl.w	r3, r1, r3
 800380a:	43d9      	mvns	r1, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003810:	4313      	orrs	r3, r2
         );
}
 8003812:	4618      	mov	r0, r3
 8003814:	3724      	adds	r7, #36	; 0x24
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
	...

08003820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	3b01      	subs	r3, #1
 800382c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003830:	d301      	bcc.n	8003836 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003832:	2301      	movs	r3, #1
 8003834:	e00f      	b.n	8003856 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003836:	4a0a      	ldr	r2, [pc, #40]	; (8003860 <SysTick_Config+0x40>)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3b01      	subs	r3, #1
 800383c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800383e:	210f      	movs	r1, #15
 8003840:	f04f 30ff 	mov.w	r0, #4294967295
 8003844:	f7ff ff8e 	bl	8003764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003848:	4b05      	ldr	r3, [pc, #20]	; (8003860 <SysTick_Config+0x40>)
 800384a:	2200      	movs	r2, #0
 800384c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800384e:	4b04      	ldr	r3, [pc, #16]	; (8003860 <SysTick_Config+0x40>)
 8003850:	2207      	movs	r2, #7
 8003852:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	e000e010 	.word	0xe000e010

08003864 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7ff ff05 	bl	800367c <__NVIC_SetPriorityGrouping>
}
 8003872:	bf00      	nop
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800387a:	b580      	push	{r7, lr}
 800387c:	b086      	sub	sp, #24
 800387e:	af00      	add	r7, sp, #0
 8003880:	4603      	mov	r3, r0
 8003882:	60b9      	str	r1, [r7, #8]
 8003884:	607a      	str	r2, [r7, #4]
 8003886:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800388c:	f7ff ff1a 	bl	80036c4 <__NVIC_GetPriorityGrouping>
 8003890:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	68b9      	ldr	r1, [r7, #8]
 8003896:	6978      	ldr	r0, [r7, #20]
 8003898:	f7ff ff8e 	bl	80037b8 <NVIC_EncodePriority>
 800389c:	4602      	mov	r2, r0
 800389e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038a2:	4611      	mov	r1, r2
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff ff5d 	bl	8003764 <__NVIC_SetPriority>
}
 80038aa:	bf00      	nop
 80038ac:	3718      	adds	r7, #24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	4603      	mov	r3, r0
 80038ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff ff0d 	bl	80036e0 <__NVIC_EnableIRQ>
}
 80038c6:	bf00      	nop
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b082      	sub	sp, #8
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	4603      	mov	r3, r0
 80038d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80038d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff ff1d 	bl	800371c <__NVIC_DisableIRQ>
}
 80038e2:	bf00      	nop
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b082      	sub	sp, #8
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f7ff ff94 	bl	8003820 <SysTick_Config>
 80038f8:	4603      	mov	r3, r0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3708      	adds	r7, #8
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
	...

08003904 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	; 0x24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800390e:	2300      	movs	r3, #0
 8003910:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003912:	2300      	movs	r3, #0
 8003914:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003916:	2300      	movs	r3, #0
 8003918:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800391a:	2300      	movs	r3, #0
 800391c:	61fb      	str	r3, [r7, #28]
 800391e:	e159      	b.n	8003bd4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003920:	2201      	movs	r2, #1
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	697a      	ldr	r2, [r7, #20]
 8003930:	4013      	ands	r3, r2
 8003932:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	429a      	cmp	r2, r3
 800393a:	f040 8148 	bne.w	8003bce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	2b01      	cmp	r3, #1
 8003948:	d005      	beq.n	8003956 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003952:	2b02      	cmp	r3, #2
 8003954:	d130      	bne.n	80039b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	2203      	movs	r2, #3
 8003962:	fa02 f303 	lsl.w	r3, r2, r3
 8003966:	43db      	mvns	r3, r3
 8003968:	69ba      	ldr	r2, [r7, #24]
 800396a:	4013      	ands	r3, r2
 800396c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	68da      	ldr	r2, [r3, #12]
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4313      	orrs	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800398c:	2201      	movs	r2, #1
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	43db      	mvns	r3, r3
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	4013      	ands	r3, r2
 800399a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	091b      	lsrs	r3, r3, #4
 80039a2:	f003 0201 	and.w	r2, r3, #1
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f003 0303 	and.w	r3, r3, #3
 80039c0:	2b03      	cmp	r3, #3
 80039c2:	d017      	beq.n	80039f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	2203      	movs	r2, #3
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	43db      	mvns	r3, r3
 80039d6:	69ba      	ldr	r2, [r7, #24]
 80039d8:	4013      	ands	r3, r2
 80039da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	fa02 f303 	lsl.w	r3, r2, r3
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f003 0303 	and.w	r3, r3, #3
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d123      	bne.n	8003a48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	08da      	lsrs	r2, r3, #3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	3208      	adds	r2, #8
 8003a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	f003 0307 	and.w	r3, r3, #7
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	220f      	movs	r2, #15
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4013      	ands	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	691a      	ldr	r2, [r3, #16]
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	f003 0307 	and.w	r3, r3, #7
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	08da      	lsrs	r2, r3, #3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	3208      	adds	r2, #8
 8003a42:	69b9      	ldr	r1, [r7, #24]
 8003a44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	2203      	movs	r2, #3
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	69ba      	ldr	r2, [r7, #24]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 0203 	and.w	r2, r3, #3
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	69ba      	ldr	r2, [r7, #24]
 8003a7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 80a2 	beq.w	8003bce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60fb      	str	r3, [r7, #12]
 8003a8e:	4b57      	ldr	r3, [pc, #348]	; (8003bec <HAL_GPIO_Init+0x2e8>)
 8003a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a92:	4a56      	ldr	r2, [pc, #344]	; (8003bec <HAL_GPIO_Init+0x2e8>)
 8003a94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a98:	6453      	str	r3, [r2, #68]	; 0x44
 8003a9a:	4b54      	ldr	r3, [pc, #336]	; (8003bec <HAL_GPIO_Init+0x2e8>)
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003aa6:	4a52      	ldr	r2, [pc, #328]	; (8003bf0 <HAL_GPIO_Init+0x2ec>)
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	089b      	lsrs	r3, r3, #2
 8003aac:	3302      	adds	r3, #2
 8003aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	f003 0303 	and.w	r3, r3, #3
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	220f      	movs	r2, #15
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a49      	ldr	r2, [pc, #292]	; (8003bf4 <HAL_GPIO_Init+0x2f0>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d019      	beq.n	8003b06 <HAL_GPIO_Init+0x202>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a48      	ldr	r2, [pc, #288]	; (8003bf8 <HAL_GPIO_Init+0x2f4>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d013      	beq.n	8003b02 <HAL_GPIO_Init+0x1fe>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a47      	ldr	r2, [pc, #284]	; (8003bfc <HAL_GPIO_Init+0x2f8>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d00d      	beq.n	8003afe <HAL_GPIO_Init+0x1fa>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a46      	ldr	r2, [pc, #280]	; (8003c00 <HAL_GPIO_Init+0x2fc>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d007      	beq.n	8003afa <HAL_GPIO_Init+0x1f6>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a45      	ldr	r2, [pc, #276]	; (8003c04 <HAL_GPIO_Init+0x300>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d101      	bne.n	8003af6 <HAL_GPIO_Init+0x1f2>
 8003af2:	2304      	movs	r3, #4
 8003af4:	e008      	b.n	8003b08 <HAL_GPIO_Init+0x204>
 8003af6:	2307      	movs	r3, #7
 8003af8:	e006      	b.n	8003b08 <HAL_GPIO_Init+0x204>
 8003afa:	2303      	movs	r3, #3
 8003afc:	e004      	b.n	8003b08 <HAL_GPIO_Init+0x204>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e002      	b.n	8003b08 <HAL_GPIO_Init+0x204>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e000      	b.n	8003b08 <HAL_GPIO_Init+0x204>
 8003b06:	2300      	movs	r3, #0
 8003b08:	69fa      	ldr	r2, [r7, #28]
 8003b0a:	f002 0203 	and.w	r2, r2, #3
 8003b0e:	0092      	lsls	r2, r2, #2
 8003b10:	4093      	lsls	r3, r2
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b18:	4935      	ldr	r1, [pc, #212]	; (8003bf0 <HAL_GPIO_Init+0x2ec>)
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	089b      	lsrs	r3, r3, #2
 8003b1e:	3302      	adds	r3, #2
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b26:	4b38      	ldr	r3, [pc, #224]	; (8003c08 <HAL_GPIO_Init+0x304>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4013      	ands	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b4a:	4a2f      	ldr	r2, [pc, #188]	; (8003c08 <HAL_GPIO_Init+0x304>)
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003b50:	4b2d      	ldr	r3, [pc, #180]	; (8003c08 <HAL_GPIO_Init+0x304>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d003      	beq.n	8003b74 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b6c:	69ba      	ldr	r2, [r7, #24]
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b74:	4a24      	ldr	r2, [pc, #144]	; (8003c08 <HAL_GPIO_Init+0x304>)
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b7a:	4b23      	ldr	r3, [pc, #140]	; (8003c08 <HAL_GPIO_Init+0x304>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4013      	ands	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b9e:	4a1a      	ldr	r2, [pc, #104]	; (8003c08 <HAL_GPIO_Init+0x304>)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ba4:	4b18      	ldr	r3, [pc, #96]	; (8003c08 <HAL_GPIO_Init+0x304>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	43db      	mvns	r3, r3
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bc8:	4a0f      	ldr	r2, [pc, #60]	; (8003c08 <HAL_GPIO_Init+0x304>)
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	61fb      	str	r3, [r7, #28]
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	2b0f      	cmp	r3, #15
 8003bd8:	f67f aea2 	bls.w	8003920 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bdc:	bf00      	nop
 8003bde:	bf00      	nop
 8003be0:	3724      	adds	r7, #36	; 0x24
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	40023800 	.word	0x40023800
 8003bf0:	40013800 	.word	0x40013800
 8003bf4:	40020000 	.word	0x40020000
 8003bf8:	40020400 	.word	0x40020400
 8003bfc:	40020800 	.word	0x40020800
 8003c00:	40020c00 	.word	0x40020c00
 8003c04:	40021000 	.word	0x40021000
 8003c08:	40013c00 	.word	0x40013c00

08003c0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	460b      	mov	r3, r1
 8003c16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691a      	ldr	r2, [r3, #16]
 8003c1c:	887b      	ldrh	r3, [r7, #2]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c24:	2301      	movs	r3, #1
 8003c26:	73fb      	strb	r3, [r7, #15]
 8003c28:	e001      	b.n	8003c2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	807b      	strh	r3, [r7, #2]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c4c:	787b      	ldrb	r3, [r7, #1]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c52:	887a      	ldrh	r2, [r7, #2]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c58:	e003      	b.n	8003c62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c5a:	887b      	ldrh	r3, [r7, #2]
 8003c5c:	041a      	lsls	r2, r3, #16
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	619a      	str	r2, [r3, #24]
}
 8003c62:	bf00      	nop
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
	...

08003c70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	4603      	mov	r3, r0
 8003c78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c7a:	4b08      	ldr	r3, [pc, #32]	; (8003c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c7c:	695a      	ldr	r2, [r3, #20]
 8003c7e:	88fb      	ldrh	r3, [r7, #6]
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d006      	beq.n	8003c94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c86:	4a05      	ldr	r2, [pc, #20]	; (8003c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c88:	88fb      	ldrh	r3, [r7, #6]
 8003c8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c8c:	88fb      	ldrh	r3, [r7, #6]
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fe fa7e 	bl	8002190 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c94:	bf00      	nop
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40013c00 	.word	0x40013c00

08003ca0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e12b      	b.n	8003f0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7fd ff70 	bl	8001bac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2224      	movs	r2, #36	; 0x24
 8003cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0201 	bic.w	r2, r2, #1
 8003ce2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cf2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d04:	f001 fbac 	bl	8005460 <HAL_RCC_GetPCLK1Freq>
 8003d08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	4a81      	ldr	r2, [pc, #516]	; (8003f14 <HAL_I2C_Init+0x274>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d807      	bhi.n	8003d24 <HAL_I2C_Init+0x84>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	4a80      	ldr	r2, [pc, #512]	; (8003f18 <HAL_I2C_Init+0x278>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	bf94      	ite	ls
 8003d1c:	2301      	movls	r3, #1
 8003d1e:	2300      	movhi	r3, #0
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	e006      	b.n	8003d32 <HAL_I2C_Init+0x92>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4a7d      	ldr	r2, [pc, #500]	; (8003f1c <HAL_I2C_Init+0x27c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	bf94      	ite	ls
 8003d2c:	2301      	movls	r3, #1
 8003d2e:	2300      	movhi	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e0e7      	b.n	8003f0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4a78      	ldr	r2, [pc, #480]	; (8003f20 <HAL_I2C_Init+0x280>)
 8003d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d42:	0c9b      	lsrs	r3, r3, #18
 8003d44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68ba      	ldr	r2, [r7, #8]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	6a1b      	ldr	r3, [r3, #32]
 8003d60:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	4a6a      	ldr	r2, [pc, #424]	; (8003f14 <HAL_I2C_Init+0x274>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d802      	bhi.n	8003d74 <HAL_I2C_Init+0xd4>
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	3301      	adds	r3, #1
 8003d72:	e009      	b.n	8003d88 <HAL_I2C_Init+0xe8>
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d7a:	fb02 f303 	mul.w	r3, r2, r3
 8003d7e:	4a69      	ldr	r2, [pc, #420]	; (8003f24 <HAL_I2C_Init+0x284>)
 8003d80:	fba2 2303 	umull	r2, r3, r2, r3
 8003d84:	099b      	lsrs	r3, r3, #6
 8003d86:	3301      	adds	r3, #1
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	430b      	orrs	r3, r1
 8003d8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d9a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	495c      	ldr	r1, [pc, #368]	; (8003f14 <HAL_I2C_Init+0x274>)
 8003da4:	428b      	cmp	r3, r1
 8003da6:	d819      	bhi.n	8003ddc <HAL_I2C_Init+0x13c>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	1e59      	subs	r1, r3, #1
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003db6:	1c59      	adds	r1, r3, #1
 8003db8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003dbc:	400b      	ands	r3, r1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00a      	beq.n	8003dd8 <HAL_I2C_Init+0x138>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	1e59      	subs	r1, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd6:	e051      	b.n	8003e7c <HAL_I2C_Init+0x1dc>
 8003dd8:	2304      	movs	r3, #4
 8003dda:	e04f      	b.n	8003e7c <HAL_I2C_Init+0x1dc>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d111      	bne.n	8003e08 <HAL_I2C_Init+0x168>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	1e58      	subs	r0, r3, #1
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6859      	ldr	r1, [r3, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	440b      	add	r3, r1
 8003df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003df6:	3301      	adds	r3, #1
 8003df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	bf0c      	ite	eq
 8003e00:	2301      	moveq	r3, #1
 8003e02:	2300      	movne	r3, #0
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	e012      	b.n	8003e2e <HAL_I2C_Init+0x18e>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	1e58      	subs	r0, r3, #1
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6859      	ldr	r1, [r3, #4]
 8003e10:	460b      	mov	r3, r1
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	440b      	add	r3, r1
 8003e16:	0099      	lsls	r1, r3, #2
 8003e18:	440b      	add	r3, r1
 8003e1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e1e:	3301      	adds	r3, #1
 8003e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bf0c      	ite	eq
 8003e28:	2301      	moveq	r3, #1
 8003e2a:	2300      	movne	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <HAL_I2C_Init+0x196>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e022      	b.n	8003e7c <HAL_I2C_Init+0x1dc>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10e      	bne.n	8003e5c <HAL_I2C_Init+0x1bc>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	1e58      	subs	r0, r3, #1
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6859      	ldr	r1, [r3, #4]
 8003e46:	460b      	mov	r3, r1
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	440b      	add	r3, r1
 8003e4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e50:	3301      	adds	r3, #1
 8003e52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e5a:	e00f      	b.n	8003e7c <HAL_I2C_Init+0x1dc>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	1e58      	subs	r0, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6859      	ldr	r1, [r3, #4]
 8003e64:	460b      	mov	r3, r1
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	440b      	add	r3, r1
 8003e6a:	0099      	lsls	r1, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e72:	3301      	adds	r3, #1
 8003e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	6809      	ldr	r1, [r1, #0]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	69da      	ldr	r2, [r3, #28]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	431a      	orrs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003eaa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	6911      	ldr	r1, [r2, #16]
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	68d2      	ldr	r2, [r2, #12]
 8003eb6:	4311      	orrs	r1, r2
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	430b      	orrs	r3, r1
 8003ebe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	695a      	ldr	r2, [r3, #20]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f042 0201 	orr.w	r2, r2, #1
 8003eea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	000186a0 	.word	0x000186a0
 8003f18:	001e847f 	.word	0x001e847f
 8003f1c:	003d08ff 	.word	0x003d08ff
 8003f20:	431bde83 	.word	0x431bde83
 8003f24:	10624dd3 	.word	0x10624dd3

08003f28 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b088      	sub	sp, #32
 8003f2c:	af02      	add	r7, sp, #8
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	4608      	mov	r0, r1
 8003f32:	4611      	mov	r1, r2
 8003f34:	461a      	mov	r2, r3
 8003f36:	4603      	mov	r3, r0
 8003f38:	817b      	strh	r3, [r7, #10]
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	813b      	strh	r3, [r7, #8]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f42:	f7fe ff89 	bl	8002e58 <HAL_GetTick>
 8003f46:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b20      	cmp	r3, #32
 8003f52:	f040 80d9 	bne.w	8004108 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	2319      	movs	r3, #25
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	496d      	ldr	r1, [pc, #436]	; (8004114 <HAL_I2C_Mem_Write+0x1ec>)
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 fc7f 	bl	8004864 <I2C_WaitOnFlagUntilTimeout>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d001      	beq.n	8003f70 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	e0cc      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d101      	bne.n	8003f7e <HAL_I2C_Mem_Write+0x56>
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	e0c5      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d007      	beq.n	8003fa4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f042 0201 	orr.w	r2, r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2221      	movs	r2, #33	; 0x21
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2240      	movs	r2, #64	; 0x40
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a3a      	ldr	r2, [r7, #32]
 8003fce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003fd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	4a4d      	ldr	r2, [pc, #308]	; (8004118 <HAL_I2C_Mem_Write+0x1f0>)
 8003fe4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fe6:	88f8      	ldrh	r0, [r7, #6]
 8003fe8:	893a      	ldrh	r2, [r7, #8]
 8003fea:	8979      	ldrh	r1, [r7, #10]
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	9301      	str	r3, [sp, #4]
 8003ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fab6 	bl	8004568 <I2C_RequestMemoryWrite>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d052      	beq.n	80040a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e081      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 fd00 	bl	8004a10 <I2C_WaitOnTXEFlagUntilTimeout>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00d      	beq.n	8004032 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	2b04      	cmp	r3, #4
 800401c:	d107      	bne.n	800402e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800402c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e06b      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	781a      	ldrb	r2, [r3, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b04      	cmp	r3, #4
 800406e:	d11b      	bne.n	80040a8 <HAL_I2C_Mem_Write+0x180>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004074:	2b00      	cmp	r3, #0
 8004076:	d017      	beq.n	80040a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407c:	781a      	ldrb	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004088:	1c5a      	adds	r2, r3, #1
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004092:	3b01      	subs	r3, #1
 8004094:	b29a      	uxth	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800409e:	b29b      	uxth	r3, r3
 80040a0:	3b01      	subs	r3, #1
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1aa      	bne.n	8004006 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f000 fcec 	bl	8004a92 <I2C_WaitOnBTFFlagUntilTimeout>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d00d      	beq.n	80040dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c4:	2b04      	cmp	r3, #4
 80040c6:	d107      	bne.n	80040d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e016      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004104:	2300      	movs	r3, #0
 8004106:	e000      	b.n	800410a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004108:	2302      	movs	r3, #2
  }
}
 800410a:	4618      	mov	r0, r3
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	00100002 	.word	0x00100002
 8004118:	ffff0000 	.word	0xffff0000

0800411c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b08c      	sub	sp, #48	; 0x30
 8004120:	af02      	add	r7, sp, #8
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	4608      	mov	r0, r1
 8004126:	4611      	mov	r1, r2
 8004128:	461a      	mov	r2, r3
 800412a:	4603      	mov	r3, r0
 800412c:	817b      	strh	r3, [r7, #10]
 800412e:	460b      	mov	r3, r1
 8004130:	813b      	strh	r3, [r7, #8]
 8004132:	4613      	mov	r3, r2
 8004134:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004136:	f7fe fe8f 	bl	8002e58 <HAL_GetTick>
 800413a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b20      	cmp	r3, #32
 8004146:	f040 8208 	bne.w	800455a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800414a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	2319      	movs	r3, #25
 8004150:	2201      	movs	r2, #1
 8004152:	497b      	ldr	r1, [pc, #492]	; (8004340 <HAL_I2C_Mem_Read+0x224>)
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f000 fb85 	bl	8004864 <I2C_WaitOnFlagUntilTimeout>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004160:	2302      	movs	r3, #2
 8004162:	e1fb      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800416a:	2b01      	cmp	r3, #1
 800416c:	d101      	bne.n	8004172 <HAL_I2C_Mem_Read+0x56>
 800416e:	2302      	movs	r3, #2
 8004170:	e1f4      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	2b01      	cmp	r3, #1
 8004186:	d007      	beq.n	8004198 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0201 	orr.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2222      	movs	r2, #34	; 0x22
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2240      	movs	r2, #64	; 0x40
 80041b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80041c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4a5b      	ldr	r2, [pc, #364]	; (8004344 <HAL_I2C_Mem_Read+0x228>)
 80041d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041da:	88f8      	ldrh	r0, [r7, #6]
 80041dc:	893a      	ldrh	r2, [r7, #8]
 80041de:	8979      	ldrh	r1, [r7, #10]
 80041e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e2:	9301      	str	r3, [sp, #4]
 80041e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	4603      	mov	r3, r0
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 fa52 	bl	8004694 <I2C_RequestMemoryRead>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e1b0      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d113      	bne.n	800422a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004202:	2300      	movs	r3, #0
 8004204:	623b      	str	r3, [r7, #32]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	623b      	str	r3, [r7, #32]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	623b      	str	r3, [r7, #32]
 8004216:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	e184      	b.n	8004534 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800422e:	2b01      	cmp	r3, #1
 8004230:	d11b      	bne.n	800426a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004240:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004242:	2300      	movs	r3, #0
 8004244:	61fb      	str	r3, [r7, #28]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	61fb      	str	r3, [r7, #28]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	61fb      	str	r3, [r7, #28]
 8004256:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	e164      	b.n	8004534 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800426e:	2b02      	cmp	r3, #2
 8004270:	d11b      	bne.n	80042aa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004280:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004290:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004292:	2300      	movs	r3, #0
 8004294:	61bb      	str	r3, [r7, #24]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	61bb      	str	r3, [r7, #24]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	61bb      	str	r3, [r7, #24]
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	e144      	b.n	8004534 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042aa:	2300      	movs	r3, #0
 80042ac:	617b      	str	r3, [r7, #20]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	617b      	str	r3, [r7, #20]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	617b      	str	r3, [r7, #20]
 80042be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80042c0:	e138      	b.n	8004534 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c6:	2b03      	cmp	r3, #3
 80042c8:	f200 80f1 	bhi.w	80044ae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d123      	bne.n	800431c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 fc1b 	bl	8004b14 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e139      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691a      	ldr	r2, [r3, #16]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	b2d2      	uxtb	r2, r2
 80042f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fa:	1c5a      	adds	r2, r3, #1
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004304:	3b01      	subs	r3, #1
 8004306:	b29a      	uxth	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004310:	b29b      	uxth	r3, r3
 8004312:	3b01      	subs	r3, #1
 8004314:	b29a      	uxth	r2, r3
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	855a      	strh	r2, [r3, #42]	; 0x2a
 800431a:	e10b      	b.n	8004534 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004320:	2b02      	cmp	r3, #2
 8004322:	d14e      	bne.n	80043c2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800432a:	2200      	movs	r2, #0
 800432c:	4906      	ldr	r1, [pc, #24]	; (8004348 <HAL_I2C_Mem_Read+0x22c>)
 800432e:	68f8      	ldr	r0, [r7, #12]
 8004330:	f000 fa98 	bl	8004864 <I2C_WaitOnFlagUntilTimeout>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d008      	beq.n	800434c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e10e      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
 800433e:	bf00      	nop
 8004340:	00100002 	.word	0x00100002
 8004344:	ffff0000 	.word	0xffff0000
 8004348:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800435a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	691a      	ldr	r2, [r3, #16]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004366:	b2d2      	uxtb	r2, r2
 8004368:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436e:	1c5a      	adds	r2, r3, #1
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004378:	3b01      	subs	r3, #1
 800437a:	b29a      	uxth	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004384:	b29b      	uxth	r3, r3
 8004386:	3b01      	subs	r3, #1
 8004388:	b29a      	uxth	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	691a      	ldr	r2, [r3, #16]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004398:	b2d2      	uxtb	r2, r2
 800439a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a0:	1c5a      	adds	r2, r3, #1
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043aa:	3b01      	subs	r3, #1
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	3b01      	subs	r3, #1
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043c0:	e0b8      	b.n	8004534 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c8:	2200      	movs	r2, #0
 80043ca:	4966      	ldr	r1, [pc, #408]	; (8004564 <HAL_I2C_Mem_Read+0x448>)
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 fa49 	bl	8004864 <I2C_WaitOnFlagUntilTimeout>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d001      	beq.n	80043dc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e0bf      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	691a      	ldr	r2, [r3, #16]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004414:	b29b      	uxth	r3, r3
 8004416:	3b01      	subs	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004424:	2200      	movs	r2, #0
 8004426:	494f      	ldr	r1, [pc, #316]	; (8004564 <HAL_I2C_Mem_Read+0x448>)
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f000 fa1b 	bl	8004864 <I2C_WaitOnFlagUntilTimeout>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d001      	beq.n	8004438 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e091      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004446:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	691a      	ldr	r2, [r3, #16]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004470:	b29b      	uxth	r3, r3
 8004472:	3b01      	subs	r3, #1
 8004474:	b29a      	uxth	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	691a      	ldr	r2, [r3, #16]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004484:	b2d2      	uxtb	r2, r2
 8004486:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	1c5a      	adds	r2, r3, #1
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004496:	3b01      	subs	r3, #1
 8004498:	b29a      	uxth	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044ac:	e042      	b.n	8004534 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 fb2e 	bl	8004b14 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e04c      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	691a      	ldr	r2, [r3, #16]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	1c5a      	adds	r2, r3, #1
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044de:	3b01      	subs	r3, #1
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d118      	bne.n	8004534 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	691a      	ldr	r2, [r3, #16]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	b2d2      	uxtb	r2, r2
 800450e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004514:	1c5a      	adds	r2, r3, #1
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800451e:	3b01      	subs	r3, #1
 8004520:	b29a      	uxth	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800452a:	b29b      	uxth	r3, r3
 800452c:	3b01      	subs	r3, #1
 800452e:	b29a      	uxth	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004538:	2b00      	cmp	r3, #0
 800453a:	f47f aec2 	bne.w	80042c2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004556:	2300      	movs	r3, #0
 8004558:	e000      	b.n	800455c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800455a:	2302      	movs	r3, #2
  }
}
 800455c:	4618      	mov	r0, r3
 800455e:	3728      	adds	r7, #40	; 0x28
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	00010004 	.word	0x00010004

08004568 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b088      	sub	sp, #32
 800456c:	af02      	add	r7, sp, #8
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	4608      	mov	r0, r1
 8004572:	4611      	mov	r1, r2
 8004574:	461a      	mov	r2, r3
 8004576:	4603      	mov	r3, r0
 8004578:	817b      	strh	r3, [r7, #10]
 800457a:	460b      	mov	r3, r1
 800457c:	813b      	strh	r3, [r7, #8]
 800457e:	4613      	mov	r3, r2
 8004580:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004590:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	6a3b      	ldr	r3, [r7, #32]
 8004598:	2200      	movs	r2, #0
 800459a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f000 f960 	bl	8004864 <I2C_WaitOnFlagUntilTimeout>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00d      	beq.n	80045c6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045b8:	d103      	bne.n	80045c2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045c0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e05f      	b.n	8004686 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045c6:	897b      	ldrh	r3, [r7, #10]
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	461a      	mov	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80045d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d8:	6a3a      	ldr	r2, [r7, #32]
 80045da:	492d      	ldr	r1, [pc, #180]	; (8004690 <I2C_RequestMemoryWrite+0x128>)
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f000 f998 	bl	8004912 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d001      	beq.n	80045ec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e04c      	b.n	8004686 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045ec:	2300      	movs	r3, #0
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	617b      	str	r3, [r7, #20]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	617b      	str	r3, [r7, #20]
 8004600:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004602:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004604:	6a39      	ldr	r1, [r7, #32]
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f000 fa02 	bl	8004a10 <I2C_WaitOnTXEFlagUntilTimeout>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00d      	beq.n	800462e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004616:	2b04      	cmp	r3, #4
 8004618:	d107      	bne.n	800462a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004628:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e02b      	b.n	8004686 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800462e:	88fb      	ldrh	r3, [r7, #6]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d105      	bne.n	8004640 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004634:	893b      	ldrh	r3, [r7, #8]
 8004636:	b2da      	uxtb	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	611a      	str	r2, [r3, #16]
 800463e:	e021      	b.n	8004684 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004640:	893b      	ldrh	r3, [r7, #8]
 8004642:	0a1b      	lsrs	r3, r3, #8
 8004644:	b29b      	uxth	r3, r3
 8004646:	b2da      	uxtb	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800464e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004650:	6a39      	ldr	r1, [r7, #32]
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 f9dc 	bl	8004a10 <I2C_WaitOnTXEFlagUntilTimeout>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00d      	beq.n	800467a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004662:	2b04      	cmp	r3, #4
 8004664:	d107      	bne.n	8004676 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004674:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e005      	b.n	8004686 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800467a:	893b      	ldrh	r3, [r7, #8]
 800467c:	b2da      	uxtb	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3718      	adds	r7, #24
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	00010002 	.word	0x00010002

08004694 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b088      	sub	sp, #32
 8004698:	af02      	add	r7, sp, #8
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	4608      	mov	r0, r1
 800469e:	4611      	mov	r1, r2
 80046a0:	461a      	mov	r2, r3
 80046a2:	4603      	mov	r3, r0
 80046a4:	817b      	strh	r3, [r7, #10]
 80046a6:	460b      	mov	r3, r1
 80046a8:	813b      	strh	r3, [r7, #8]
 80046aa:	4613      	mov	r3, r2
 80046ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80046bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d0:	9300      	str	r3, [sp, #0]
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 f8c2 	bl	8004864 <I2C_WaitOnFlagUntilTimeout>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00d      	beq.n	8004702 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046f4:	d103      	bne.n	80046fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e0aa      	b.n	8004858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004702:	897b      	ldrh	r3, [r7, #10]
 8004704:	b2db      	uxtb	r3, r3
 8004706:	461a      	mov	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004710:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004714:	6a3a      	ldr	r2, [r7, #32]
 8004716:	4952      	ldr	r1, [pc, #328]	; (8004860 <I2C_RequestMemoryRead+0x1cc>)
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 f8fa 	bl	8004912 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e097      	b.n	8004858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004728:	2300      	movs	r3, #0
 800472a:	617b      	str	r3, [r7, #20]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	617b      	str	r3, [r7, #20]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800473e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004740:	6a39      	ldr	r1, [r7, #32]
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 f964 	bl	8004a10 <I2C_WaitOnTXEFlagUntilTimeout>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00d      	beq.n	800476a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	2b04      	cmp	r3, #4
 8004754:	d107      	bne.n	8004766 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004764:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e076      	b.n	8004858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800476a:	88fb      	ldrh	r3, [r7, #6]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d105      	bne.n	800477c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004770:	893b      	ldrh	r3, [r7, #8]
 8004772:	b2da      	uxtb	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	611a      	str	r2, [r3, #16]
 800477a:	e021      	b.n	80047c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800477c:	893b      	ldrh	r3, [r7, #8]
 800477e:	0a1b      	lsrs	r3, r3, #8
 8004780:	b29b      	uxth	r3, r3
 8004782:	b2da      	uxtb	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800478a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800478c:	6a39      	ldr	r1, [r7, #32]
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 f93e 	bl	8004a10 <I2C_WaitOnTXEFlagUntilTimeout>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00d      	beq.n	80047b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479e:	2b04      	cmp	r3, #4
 80047a0:	d107      	bne.n	80047b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e050      	b.n	8004858 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047b6:	893b      	ldrh	r3, [r7, #8]
 80047b8:	b2da      	uxtb	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047c2:	6a39      	ldr	r1, [r7, #32]
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 f923 	bl	8004a10 <I2C_WaitOnTXEFlagUntilTimeout>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00d      	beq.n	80047ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d4:	2b04      	cmp	r3, #4
 80047d6:	d107      	bne.n	80047e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e035      	b.n	8004858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fe:	9300      	str	r3, [sp, #0]
 8004800:	6a3b      	ldr	r3, [r7, #32]
 8004802:	2200      	movs	r2, #0
 8004804:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f000 f82b 	bl	8004864 <I2C_WaitOnFlagUntilTimeout>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00d      	beq.n	8004830 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800481e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004822:	d103      	bne.n	800482c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f44f 7200 	mov.w	r2, #512	; 0x200
 800482a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e013      	b.n	8004858 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004830:	897b      	ldrh	r3, [r7, #10]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	f043 0301 	orr.w	r3, r3, #1
 8004838:	b2da      	uxtb	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	6a3a      	ldr	r2, [r7, #32]
 8004844:	4906      	ldr	r1, [pc, #24]	; (8004860 <I2C_RequestMemoryRead+0x1cc>)
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 f863 	bl	8004912 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e000      	b.n	8004858 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3718      	adds	r7, #24
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	00010002 	.word	0x00010002

08004864 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	603b      	str	r3, [r7, #0]
 8004870:	4613      	mov	r3, r2
 8004872:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004874:	e025      	b.n	80048c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800487c:	d021      	beq.n	80048c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800487e:	f7fe faeb 	bl	8002e58 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d302      	bcc.n	8004894 <I2C_WaitOnFlagUntilTimeout+0x30>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d116      	bne.n	80048c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2220      	movs	r2, #32
 800489e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	f043 0220 	orr.w	r2, r3, #32
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e023      	b.n	800490a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	0c1b      	lsrs	r3, r3, #16
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d10d      	bne.n	80048e8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	43da      	mvns	r2, r3
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	4013      	ands	r3, r2
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	bf0c      	ite	eq
 80048de:	2301      	moveq	r3, #1
 80048e0:	2300      	movne	r3, #0
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	461a      	mov	r2, r3
 80048e6:	e00c      	b.n	8004902 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	43da      	mvns	r2, r3
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	4013      	ands	r3, r2
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	bf0c      	ite	eq
 80048fa:	2301      	moveq	r3, #1
 80048fc:	2300      	movne	r3, #0
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	461a      	mov	r2, r3
 8004902:	79fb      	ldrb	r3, [r7, #7]
 8004904:	429a      	cmp	r2, r3
 8004906:	d0b6      	beq.n	8004876 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b084      	sub	sp, #16
 8004916:	af00      	add	r7, sp, #0
 8004918:	60f8      	str	r0, [r7, #12]
 800491a:	60b9      	str	r1, [r7, #8]
 800491c:	607a      	str	r2, [r7, #4]
 800491e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004920:	e051      	b.n	80049c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800492c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004930:	d123      	bne.n	800497a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004940:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800494a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2200      	movs	r2, #0
 8004950:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2220      	movs	r2, #32
 8004956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004966:	f043 0204 	orr.w	r2, r3, #4
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e046      	b.n	8004a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004980:	d021      	beq.n	80049c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004982:	f7fe fa69 	bl	8002e58 <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	429a      	cmp	r2, r3
 8004990:	d302      	bcc.n	8004998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d116      	bne.n	80049c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2220      	movs	r2, #32
 80049a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	f043 0220 	orr.w	r2, r3, #32
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e020      	b.n	8004a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	0c1b      	lsrs	r3, r3, #16
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d10c      	bne.n	80049ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	43da      	mvns	r2, r3
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	4013      	ands	r3, r2
 80049dc:	b29b      	uxth	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	bf14      	ite	ne
 80049e2:	2301      	movne	r3, #1
 80049e4:	2300      	moveq	r3, #0
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	e00b      	b.n	8004a02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	43da      	mvns	r2, r3
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	4013      	ands	r3, r2
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	bf14      	ite	ne
 80049fc:	2301      	movne	r3, #1
 80049fe:	2300      	moveq	r3, #0
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d18d      	bne.n	8004922 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a1c:	e02d      	b.n	8004a7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 f8ce 	bl	8004bc0 <I2C_IsAcknowledgeFailed>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e02d      	b.n	8004a8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a34:	d021      	beq.n	8004a7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a36:	f7fe fa0f 	bl	8002e58 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d302      	bcc.n	8004a4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d116      	bne.n	8004a7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2220      	movs	r2, #32
 8004a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a66:	f043 0220 	orr.w	r2, r3, #32
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e007      	b.n	8004a8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a84:	2b80      	cmp	r3, #128	; 0x80
 8004a86:	d1ca      	bne.n	8004a1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b084      	sub	sp, #16
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	60f8      	str	r0, [r7, #12]
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a9e:	e02d      	b.n	8004afc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f000 f88d 	bl	8004bc0 <I2C_IsAcknowledgeFailed>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e02d      	b.n	8004b0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab6:	d021      	beq.n	8004afc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ab8:	f7fe f9ce 	bl	8002e58 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d302      	bcc.n	8004ace <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d116      	bne.n	8004afc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae8:	f043 0220 	orr.w	r2, r3, #32
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e007      	b.n	8004b0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	f003 0304 	and.w	r3, r3, #4
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	d1ca      	bne.n	8004aa0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b20:	e042      	b.n	8004ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	695b      	ldr	r3, [r3, #20]
 8004b28:	f003 0310 	and.w	r3, r3, #16
 8004b2c:	2b10      	cmp	r3, #16
 8004b2e:	d119      	bne.n	8004b64 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f06f 0210 	mvn.w	r2, #16
 8004b38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2220      	movs	r2, #32
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e029      	b.n	8004bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b64:	f7fe f978 	bl	8002e58 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d302      	bcc.n	8004b7a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d116      	bne.n	8004ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2220      	movs	r2, #32
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b94:	f043 0220 	orr.w	r2, r3, #32
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e007      	b.n	8004bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	695b      	ldr	r3, [r3, #20]
 8004bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bb2:	2b40      	cmp	r3, #64	; 0x40
 8004bb4:	d1b5      	bne.n	8004b22 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bd6:	d11b      	bne.n	8004c10 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004be0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfc:	f043 0204 	orr.w	r2, r3, #4
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e000      	b.n	8004c12 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	370c      	adds	r7, #12
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
	...

08004c20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e264      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d075      	beq.n	8004d2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c3e:	4ba3      	ldr	r3, [pc, #652]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f003 030c 	and.w	r3, r3, #12
 8004c46:	2b04      	cmp	r3, #4
 8004c48:	d00c      	beq.n	8004c64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c4a:	4ba0      	ldr	r3, [pc, #640]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c52:	2b08      	cmp	r3, #8
 8004c54:	d112      	bne.n	8004c7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c56:	4b9d      	ldr	r3, [pc, #628]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c62:	d10b      	bne.n	8004c7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c64:	4b99      	ldr	r3, [pc, #612]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d05b      	beq.n	8004d28 <HAL_RCC_OscConfig+0x108>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d157      	bne.n	8004d28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e23f      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c84:	d106      	bne.n	8004c94 <HAL_RCC_OscConfig+0x74>
 8004c86:	4b91      	ldr	r3, [pc, #580]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a90      	ldr	r2, [pc, #576]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c90:	6013      	str	r3, [r2, #0]
 8004c92:	e01d      	b.n	8004cd0 <HAL_RCC_OscConfig+0xb0>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c9c:	d10c      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x98>
 8004c9e:	4b8b      	ldr	r3, [pc, #556]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a8a      	ldr	r2, [pc, #552]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ca8:	6013      	str	r3, [r2, #0]
 8004caa:	4b88      	ldr	r3, [pc, #544]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a87      	ldr	r2, [pc, #540]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cb4:	6013      	str	r3, [r2, #0]
 8004cb6:	e00b      	b.n	8004cd0 <HAL_RCC_OscConfig+0xb0>
 8004cb8:	4b84      	ldr	r3, [pc, #528]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a83      	ldr	r2, [pc, #524]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004cbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc2:	6013      	str	r3, [r2, #0]
 8004cc4:	4b81      	ldr	r3, [pc, #516]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a80      	ldr	r2, [pc, #512]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004cca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d013      	beq.n	8004d00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd8:	f7fe f8be 	bl	8002e58 <HAL_GetTick>
 8004cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cde:	e008      	b.n	8004cf2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ce0:	f7fe f8ba 	bl	8002e58 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b64      	cmp	r3, #100	; 0x64
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e204      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cf2:	4b76      	ldr	r3, [pc, #472]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d0f0      	beq.n	8004ce0 <HAL_RCC_OscConfig+0xc0>
 8004cfe:	e014      	b.n	8004d2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d00:	f7fe f8aa 	bl	8002e58 <HAL_GetTick>
 8004d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d06:	e008      	b.n	8004d1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d08:	f7fe f8a6 	bl	8002e58 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b64      	cmp	r3, #100	; 0x64
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e1f0      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d1a:	4b6c      	ldr	r3, [pc, #432]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1f0      	bne.n	8004d08 <HAL_RCC_OscConfig+0xe8>
 8004d26:	e000      	b.n	8004d2a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d063      	beq.n	8004dfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d36:	4b65      	ldr	r3, [pc, #404]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f003 030c 	and.w	r3, r3, #12
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00b      	beq.n	8004d5a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d42:	4b62      	ldr	r3, [pc, #392]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d4a:	2b08      	cmp	r3, #8
 8004d4c:	d11c      	bne.n	8004d88 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d4e:	4b5f      	ldr	r3, [pc, #380]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d116      	bne.n	8004d88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d5a:	4b5c      	ldr	r3, [pc, #368]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d005      	beq.n	8004d72 <HAL_RCC_OscConfig+0x152>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d001      	beq.n	8004d72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e1c4      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d72:	4b56      	ldr	r3, [pc, #344]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	4952      	ldr	r1, [pc, #328]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d86:	e03a      	b.n	8004dfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d020      	beq.n	8004dd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d90:	4b4f      	ldr	r3, [pc, #316]	; (8004ed0 <HAL_RCC_OscConfig+0x2b0>)
 8004d92:	2201      	movs	r2, #1
 8004d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d96:	f7fe f85f 	bl	8002e58 <HAL_GetTick>
 8004d9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d9c:	e008      	b.n	8004db0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d9e:	f7fe f85b 	bl	8002e58 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d901      	bls.n	8004db0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e1a5      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004db0:	4b46      	ldr	r3, [pc, #280]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d0f0      	beq.n	8004d9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dbc:	4b43      	ldr	r3, [pc, #268]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	4940      	ldr	r1, [pc, #256]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	600b      	str	r3, [r1, #0]
 8004dd0:	e015      	b.n	8004dfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dd2:	4b3f      	ldr	r3, [pc, #252]	; (8004ed0 <HAL_RCC_OscConfig+0x2b0>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd8:	f7fe f83e 	bl	8002e58 <HAL_GetTick>
 8004ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dde:	e008      	b.n	8004df2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004de0:	f7fe f83a 	bl	8002e58 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e184      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004df2:	4b36      	ldr	r3, [pc, #216]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1f0      	bne.n	8004de0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0308 	and.w	r3, r3, #8
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d030      	beq.n	8004e6c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d016      	beq.n	8004e40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e12:	4b30      	ldr	r3, [pc, #192]	; (8004ed4 <HAL_RCC_OscConfig+0x2b4>)
 8004e14:	2201      	movs	r2, #1
 8004e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e18:	f7fe f81e 	bl	8002e58 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e1e:	e008      	b.n	8004e32 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e20:	f7fe f81a 	bl	8002e58 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e164      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e32:	4b26      	ldr	r3, [pc, #152]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004e34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d0f0      	beq.n	8004e20 <HAL_RCC_OscConfig+0x200>
 8004e3e:	e015      	b.n	8004e6c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e40:	4b24      	ldr	r3, [pc, #144]	; (8004ed4 <HAL_RCC_OscConfig+0x2b4>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e46:	f7fe f807 	bl	8002e58 <HAL_GetTick>
 8004e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e4c:	e008      	b.n	8004e60 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e4e:	f7fe f803 	bl	8002e58 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e14d      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e60:	4b1a      	ldr	r3, [pc, #104]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004e62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e64:	f003 0302 	and.w	r3, r3, #2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1f0      	bne.n	8004e4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0304 	and.w	r3, r3, #4
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f000 80a0 	beq.w	8004fba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e7e:	4b13      	ldr	r3, [pc, #76]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10f      	bne.n	8004eaa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60bb      	str	r3, [r7, #8]
 8004e8e:	4b0f      	ldr	r3, [pc, #60]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e92:	4a0e      	ldr	r2, [pc, #56]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e98:	6413      	str	r3, [r2, #64]	; 0x40
 8004e9a:	4b0c      	ldr	r3, [pc, #48]	; (8004ecc <HAL_RCC_OscConfig+0x2ac>)
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ea2:	60bb      	str	r3, [r7, #8]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eaa:	4b0b      	ldr	r3, [pc, #44]	; (8004ed8 <HAL_RCC_OscConfig+0x2b8>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d121      	bne.n	8004efa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004eb6:	4b08      	ldr	r3, [pc, #32]	; (8004ed8 <HAL_RCC_OscConfig+0x2b8>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a07      	ldr	r2, [pc, #28]	; (8004ed8 <HAL_RCC_OscConfig+0x2b8>)
 8004ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ec0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ec2:	f7fd ffc9 	bl	8002e58 <HAL_GetTick>
 8004ec6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ec8:	e011      	b.n	8004eee <HAL_RCC_OscConfig+0x2ce>
 8004eca:	bf00      	nop
 8004ecc:	40023800 	.word	0x40023800
 8004ed0:	42470000 	.word	0x42470000
 8004ed4:	42470e80 	.word	0x42470e80
 8004ed8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004edc:	f7fd ffbc 	bl	8002e58 <HAL_GetTick>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d901      	bls.n	8004eee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e106      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eee:	4b85      	ldr	r3, [pc, #532]	; (8005104 <HAL_RCC_OscConfig+0x4e4>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d0f0      	beq.n	8004edc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d106      	bne.n	8004f10 <HAL_RCC_OscConfig+0x2f0>
 8004f02:	4b81      	ldr	r3, [pc, #516]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f06:	4a80      	ldr	r2, [pc, #512]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f08:	f043 0301 	orr.w	r3, r3, #1
 8004f0c:	6713      	str	r3, [r2, #112]	; 0x70
 8004f0e:	e01c      	b.n	8004f4a <HAL_RCC_OscConfig+0x32a>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	2b05      	cmp	r3, #5
 8004f16:	d10c      	bne.n	8004f32 <HAL_RCC_OscConfig+0x312>
 8004f18:	4b7b      	ldr	r3, [pc, #492]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f1c:	4a7a      	ldr	r2, [pc, #488]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f1e:	f043 0304 	orr.w	r3, r3, #4
 8004f22:	6713      	str	r3, [r2, #112]	; 0x70
 8004f24:	4b78      	ldr	r3, [pc, #480]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f28:	4a77      	ldr	r2, [pc, #476]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f2a:	f043 0301 	orr.w	r3, r3, #1
 8004f2e:	6713      	str	r3, [r2, #112]	; 0x70
 8004f30:	e00b      	b.n	8004f4a <HAL_RCC_OscConfig+0x32a>
 8004f32:	4b75      	ldr	r3, [pc, #468]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f36:	4a74      	ldr	r2, [pc, #464]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f38:	f023 0301 	bic.w	r3, r3, #1
 8004f3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004f3e:	4b72      	ldr	r3, [pc, #456]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f42:	4a71      	ldr	r2, [pc, #452]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f44:	f023 0304 	bic.w	r3, r3, #4
 8004f48:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d015      	beq.n	8004f7e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f52:	f7fd ff81 	bl	8002e58 <HAL_GetTick>
 8004f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f58:	e00a      	b.n	8004f70 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f5a:	f7fd ff7d 	bl	8002e58 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d901      	bls.n	8004f70 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e0c5      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f70:	4b65      	ldr	r3, [pc, #404]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0ee      	beq.n	8004f5a <HAL_RCC_OscConfig+0x33a>
 8004f7c:	e014      	b.n	8004fa8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f7e:	f7fd ff6b 	bl	8002e58 <HAL_GetTick>
 8004f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f84:	e00a      	b.n	8004f9c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f86:	f7fd ff67 	bl	8002e58 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d901      	bls.n	8004f9c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e0af      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f9c:	4b5a      	ldr	r3, [pc, #360]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d1ee      	bne.n	8004f86 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fa8:	7dfb      	ldrb	r3, [r7, #23]
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d105      	bne.n	8004fba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fae:	4b56      	ldr	r3, [pc, #344]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb2:	4a55      	ldr	r2, [pc, #340]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004fb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fb8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f000 809b 	beq.w	80050fa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fc4:	4b50      	ldr	r3, [pc, #320]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f003 030c 	and.w	r3, r3, #12
 8004fcc:	2b08      	cmp	r3, #8
 8004fce:	d05c      	beq.n	800508a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d141      	bne.n	800505c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fd8:	4b4c      	ldr	r3, [pc, #304]	; (800510c <HAL_RCC_OscConfig+0x4ec>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fde:	f7fd ff3b 	bl	8002e58 <HAL_GetTick>
 8004fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fe4:	e008      	b.n	8004ff8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fe6:	f7fd ff37 	bl	8002e58 <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d901      	bls.n	8004ff8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e081      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ff8:	4b43      	ldr	r3, [pc, #268]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d1f0      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	69da      	ldr	r2, [r3, #28]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	431a      	orrs	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	019b      	lsls	r3, r3, #6
 8005014:	431a      	orrs	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501a:	085b      	lsrs	r3, r3, #1
 800501c:	3b01      	subs	r3, #1
 800501e:	041b      	lsls	r3, r3, #16
 8005020:	431a      	orrs	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005026:	061b      	lsls	r3, r3, #24
 8005028:	4937      	ldr	r1, [pc, #220]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 800502a:	4313      	orrs	r3, r2
 800502c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800502e:	4b37      	ldr	r3, [pc, #220]	; (800510c <HAL_RCC_OscConfig+0x4ec>)
 8005030:	2201      	movs	r2, #1
 8005032:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005034:	f7fd ff10 	bl	8002e58 <HAL_GetTick>
 8005038:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800503a:	e008      	b.n	800504e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800503c:	f7fd ff0c 	bl	8002e58 <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	2b02      	cmp	r3, #2
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e056      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800504e:	4b2e      	ldr	r3, [pc, #184]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0f0      	beq.n	800503c <HAL_RCC_OscConfig+0x41c>
 800505a:	e04e      	b.n	80050fa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800505c:	4b2b      	ldr	r3, [pc, #172]	; (800510c <HAL_RCC_OscConfig+0x4ec>)
 800505e:	2200      	movs	r2, #0
 8005060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005062:	f7fd fef9 	bl	8002e58 <HAL_GetTick>
 8005066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005068:	e008      	b.n	800507c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800506a:	f7fd fef5 	bl	8002e58 <HAL_GetTick>
 800506e:	4602      	mov	r2, r0
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	2b02      	cmp	r3, #2
 8005076:	d901      	bls.n	800507c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e03f      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800507c:	4b22      	ldr	r3, [pc, #136]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1f0      	bne.n	800506a <HAL_RCC_OscConfig+0x44a>
 8005088:	e037      	b.n	80050fa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d101      	bne.n	8005096 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e032      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005096:	4b1c      	ldr	r3, [pc, #112]	; (8005108 <HAL_RCC_OscConfig+0x4e8>)
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d028      	beq.n	80050f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d121      	bne.n	80050f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050bc:	429a      	cmp	r2, r3
 80050be:	d11a      	bne.n	80050f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80050c6:	4013      	ands	r3, r2
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80050cc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d111      	bne.n	80050f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050dc:	085b      	lsrs	r3, r3, #1
 80050de:	3b01      	subs	r3, #1
 80050e0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d107      	bne.n	80050f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d001      	beq.n	80050fa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e000      	b.n	80050fc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3718      	adds	r7, #24
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	40007000 	.word	0x40007000
 8005108:	40023800 	.word	0x40023800
 800510c:	42470060 	.word	0x42470060

08005110 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e0cc      	b.n	80052be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005124:	4b68      	ldr	r3, [pc, #416]	; (80052c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	429a      	cmp	r2, r3
 8005130:	d90c      	bls.n	800514c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005132:	4b65      	ldr	r3, [pc, #404]	; (80052c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800513a:	4b63      	ldr	r3, [pc, #396]	; (80052c8 <HAL_RCC_ClockConfig+0x1b8>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0307 	and.w	r3, r3, #7
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	429a      	cmp	r2, r3
 8005146:	d001      	beq.n	800514c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e0b8      	b.n	80052be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	2b00      	cmp	r3, #0
 8005156:	d020      	beq.n	800519a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0304 	and.w	r3, r3, #4
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005164:	4b59      	ldr	r3, [pc, #356]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	4a58      	ldr	r2, [pc, #352]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 800516a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800516e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 0308 	and.w	r3, r3, #8
 8005178:	2b00      	cmp	r3, #0
 800517a:	d005      	beq.n	8005188 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800517c:	4b53      	ldr	r3, [pc, #332]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	4a52      	ldr	r2, [pc, #328]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 8005182:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005186:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005188:	4b50      	ldr	r3, [pc, #320]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	494d      	ldr	r1, [pc, #308]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 8005196:	4313      	orrs	r3, r2
 8005198:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d044      	beq.n	8005230 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d107      	bne.n	80051be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ae:	4b47      	ldr	r3, [pc, #284]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d119      	bne.n	80051ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e07f      	b.n	80052be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	d003      	beq.n	80051ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051ca:	2b03      	cmp	r3, #3
 80051cc:	d107      	bne.n	80051de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051ce:	4b3f      	ldr	r3, [pc, #252]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e06f      	b.n	80052be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051de:	4b3b      	ldr	r3, [pc, #236]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e067      	b.n	80052be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051ee:	4b37      	ldr	r3, [pc, #220]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f023 0203 	bic.w	r2, r3, #3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	4934      	ldr	r1, [pc, #208]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005200:	f7fd fe2a 	bl	8002e58 <HAL_GetTick>
 8005204:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005206:	e00a      	b.n	800521e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005208:	f7fd fe26 	bl	8002e58 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	f241 3288 	movw	r2, #5000	; 0x1388
 8005216:	4293      	cmp	r3, r2
 8005218:	d901      	bls.n	800521e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e04f      	b.n	80052be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800521e:	4b2b      	ldr	r3, [pc, #172]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f003 020c 	and.w	r2, r3, #12
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	429a      	cmp	r2, r3
 800522e:	d1eb      	bne.n	8005208 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005230:	4b25      	ldr	r3, [pc, #148]	; (80052c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	683a      	ldr	r2, [r7, #0]
 800523a:	429a      	cmp	r2, r3
 800523c:	d20c      	bcs.n	8005258 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800523e:	4b22      	ldr	r3, [pc, #136]	; (80052c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005240:	683a      	ldr	r2, [r7, #0]
 8005242:	b2d2      	uxtb	r2, r2
 8005244:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005246:	4b20      	ldr	r3, [pc, #128]	; (80052c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	429a      	cmp	r2, r3
 8005252:	d001      	beq.n	8005258 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e032      	b.n	80052be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	2b00      	cmp	r3, #0
 8005262:	d008      	beq.n	8005276 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005264:	4b19      	ldr	r3, [pc, #100]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	4916      	ldr	r1, [pc, #88]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 8005272:	4313      	orrs	r3, r2
 8005274:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0308 	and.w	r3, r3, #8
 800527e:	2b00      	cmp	r3, #0
 8005280:	d009      	beq.n	8005296 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005282:	4b12      	ldr	r3, [pc, #72]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	00db      	lsls	r3, r3, #3
 8005290:	490e      	ldr	r1, [pc, #56]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 8005292:	4313      	orrs	r3, r2
 8005294:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005296:	f000 f821 	bl	80052dc <HAL_RCC_GetSysClockFreq>
 800529a:	4602      	mov	r2, r0
 800529c:	4b0b      	ldr	r3, [pc, #44]	; (80052cc <HAL_RCC_ClockConfig+0x1bc>)
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	091b      	lsrs	r3, r3, #4
 80052a2:	f003 030f 	and.w	r3, r3, #15
 80052a6:	490a      	ldr	r1, [pc, #40]	; (80052d0 <HAL_RCC_ClockConfig+0x1c0>)
 80052a8:	5ccb      	ldrb	r3, [r1, r3]
 80052aa:	fa22 f303 	lsr.w	r3, r2, r3
 80052ae:	4a09      	ldr	r2, [pc, #36]	; (80052d4 <HAL_RCC_ClockConfig+0x1c4>)
 80052b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80052b2:	4b09      	ldr	r3, [pc, #36]	; (80052d8 <HAL_RCC_ClockConfig+0x1c8>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7fd fd8a 	bl	8002dd0 <HAL_InitTick>

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	40023c00 	.word	0x40023c00
 80052cc:	40023800 	.word	0x40023800
 80052d0:	08009efc 	.word	0x08009efc
 80052d4:	20000000 	.word	0x20000000
 80052d8:	20000004 	.word	0x20000004

080052dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052dc:	b5b0      	push	{r4, r5, r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80052e2:	2100      	movs	r1, #0
 80052e4:	6079      	str	r1, [r7, #4]
 80052e6:	2100      	movs	r1, #0
 80052e8:	60f9      	str	r1, [r7, #12]
 80052ea:	2100      	movs	r1, #0
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80052ee:	2100      	movs	r1, #0
 80052f0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052f2:	4952      	ldr	r1, [pc, #328]	; (800543c <HAL_RCC_GetSysClockFreq+0x160>)
 80052f4:	6889      	ldr	r1, [r1, #8]
 80052f6:	f001 010c 	and.w	r1, r1, #12
 80052fa:	2908      	cmp	r1, #8
 80052fc:	d00d      	beq.n	800531a <HAL_RCC_GetSysClockFreq+0x3e>
 80052fe:	2908      	cmp	r1, #8
 8005300:	f200 8094 	bhi.w	800542c <HAL_RCC_GetSysClockFreq+0x150>
 8005304:	2900      	cmp	r1, #0
 8005306:	d002      	beq.n	800530e <HAL_RCC_GetSysClockFreq+0x32>
 8005308:	2904      	cmp	r1, #4
 800530a:	d003      	beq.n	8005314 <HAL_RCC_GetSysClockFreq+0x38>
 800530c:	e08e      	b.n	800542c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800530e:	4b4c      	ldr	r3, [pc, #304]	; (8005440 <HAL_RCC_GetSysClockFreq+0x164>)
 8005310:	60bb      	str	r3, [r7, #8]
       break;
 8005312:	e08e      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005314:	4b4b      	ldr	r3, [pc, #300]	; (8005444 <HAL_RCC_GetSysClockFreq+0x168>)
 8005316:	60bb      	str	r3, [r7, #8]
      break;
 8005318:	e08b      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800531a:	4948      	ldr	r1, [pc, #288]	; (800543c <HAL_RCC_GetSysClockFreq+0x160>)
 800531c:	6849      	ldr	r1, [r1, #4]
 800531e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005322:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005324:	4945      	ldr	r1, [pc, #276]	; (800543c <HAL_RCC_GetSysClockFreq+0x160>)
 8005326:	6849      	ldr	r1, [r1, #4]
 8005328:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800532c:	2900      	cmp	r1, #0
 800532e:	d024      	beq.n	800537a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005330:	4942      	ldr	r1, [pc, #264]	; (800543c <HAL_RCC_GetSysClockFreq+0x160>)
 8005332:	6849      	ldr	r1, [r1, #4]
 8005334:	0989      	lsrs	r1, r1, #6
 8005336:	4608      	mov	r0, r1
 8005338:	f04f 0100 	mov.w	r1, #0
 800533c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005340:	f04f 0500 	mov.w	r5, #0
 8005344:	ea00 0204 	and.w	r2, r0, r4
 8005348:	ea01 0305 	and.w	r3, r1, r5
 800534c:	493d      	ldr	r1, [pc, #244]	; (8005444 <HAL_RCC_GetSysClockFreq+0x168>)
 800534e:	fb01 f003 	mul.w	r0, r1, r3
 8005352:	2100      	movs	r1, #0
 8005354:	fb01 f102 	mul.w	r1, r1, r2
 8005358:	1844      	adds	r4, r0, r1
 800535a:	493a      	ldr	r1, [pc, #232]	; (8005444 <HAL_RCC_GetSysClockFreq+0x168>)
 800535c:	fba2 0101 	umull	r0, r1, r2, r1
 8005360:	1863      	adds	r3, r4, r1
 8005362:	4619      	mov	r1, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	461a      	mov	r2, r3
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	f7fb fc44 	bl	8000bf8 <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	e04a      	b.n	8005410 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800537a:	4b30      	ldr	r3, [pc, #192]	; (800543c <HAL_RCC_GetSysClockFreq+0x160>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	099b      	lsrs	r3, r3, #6
 8005380:	461a      	mov	r2, r3
 8005382:	f04f 0300 	mov.w	r3, #0
 8005386:	f240 10ff 	movw	r0, #511	; 0x1ff
 800538a:	f04f 0100 	mov.w	r1, #0
 800538e:	ea02 0400 	and.w	r4, r2, r0
 8005392:	ea03 0501 	and.w	r5, r3, r1
 8005396:	4620      	mov	r0, r4
 8005398:	4629      	mov	r1, r5
 800539a:	f04f 0200 	mov.w	r2, #0
 800539e:	f04f 0300 	mov.w	r3, #0
 80053a2:	014b      	lsls	r3, r1, #5
 80053a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80053a8:	0142      	lsls	r2, r0, #5
 80053aa:	4610      	mov	r0, r2
 80053ac:	4619      	mov	r1, r3
 80053ae:	1b00      	subs	r0, r0, r4
 80053b0:	eb61 0105 	sbc.w	r1, r1, r5
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	f04f 0300 	mov.w	r3, #0
 80053bc:	018b      	lsls	r3, r1, #6
 80053be:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80053c2:	0182      	lsls	r2, r0, #6
 80053c4:	1a12      	subs	r2, r2, r0
 80053c6:	eb63 0301 	sbc.w	r3, r3, r1
 80053ca:	f04f 0000 	mov.w	r0, #0
 80053ce:	f04f 0100 	mov.w	r1, #0
 80053d2:	00d9      	lsls	r1, r3, #3
 80053d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80053d8:	00d0      	lsls	r0, r2, #3
 80053da:	4602      	mov	r2, r0
 80053dc:	460b      	mov	r3, r1
 80053de:	1912      	adds	r2, r2, r4
 80053e0:	eb45 0303 	adc.w	r3, r5, r3
 80053e4:	f04f 0000 	mov.w	r0, #0
 80053e8:	f04f 0100 	mov.w	r1, #0
 80053ec:	0299      	lsls	r1, r3, #10
 80053ee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80053f2:	0290      	lsls	r0, r2, #10
 80053f4:	4602      	mov	r2, r0
 80053f6:	460b      	mov	r3, r1
 80053f8:	4610      	mov	r0, r2
 80053fa:	4619      	mov	r1, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	461a      	mov	r2, r3
 8005400:	f04f 0300 	mov.w	r3, #0
 8005404:	f7fb fbf8 	bl	8000bf8 <__aeabi_uldivmod>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	4613      	mov	r3, r2
 800540e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005410:	4b0a      	ldr	r3, [pc, #40]	; (800543c <HAL_RCC_GetSysClockFreq+0x160>)
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	0c1b      	lsrs	r3, r3, #16
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	3301      	adds	r3, #1
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	fbb2 f3f3 	udiv	r3, r2, r3
 8005428:	60bb      	str	r3, [r7, #8]
      break;
 800542a:	e002      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800542c:	4b04      	ldr	r3, [pc, #16]	; (8005440 <HAL_RCC_GetSysClockFreq+0x164>)
 800542e:	60bb      	str	r3, [r7, #8]
      break;
 8005430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005432:	68bb      	ldr	r3, [r7, #8]
}
 8005434:	4618      	mov	r0, r3
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bdb0      	pop	{r4, r5, r7, pc}
 800543c:	40023800 	.word	0x40023800
 8005440:	00f42400 	.word	0x00f42400
 8005444:	017d7840 	.word	0x017d7840

08005448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005448:	b480      	push	{r7}
 800544a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800544c:	4b03      	ldr	r3, [pc, #12]	; (800545c <HAL_RCC_GetHCLKFreq+0x14>)
 800544e:	681b      	ldr	r3, [r3, #0]
}
 8005450:	4618      	mov	r0, r3
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	20000000 	.word	0x20000000

08005460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005464:	f7ff fff0 	bl	8005448 <HAL_RCC_GetHCLKFreq>
 8005468:	4602      	mov	r2, r0
 800546a:	4b05      	ldr	r3, [pc, #20]	; (8005480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	0a9b      	lsrs	r3, r3, #10
 8005470:	f003 0307 	and.w	r3, r3, #7
 8005474:	4903      	ldr	r1, [pc, #12]	; (8005484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005476:	5ccb      	ldrb	r3, [r1, r3]
 8005478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800547c:	4618      	mov	r0, r3
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40023800 	.word	0x40023800
 8005484:	08009f0c 	.word	0x08009f0c

08005488 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005490:	2300      	movs	r3, #0
 8005492:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005494:	2300      	movs	r3, #0
 8005496:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0301 	and.w	r3, r3, #1
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d105      	bne.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d035      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80054b0:	4b67      	ldr	r3, [pc, #412]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80054b6:	f7fd fccf 	bl	8002e58 <HAL_GetTick>
 80054ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054bc:	e008      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80054be:	f7fd fccb 	bl	8002e58 <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d901      	bls.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e0ba      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054d0:	4b60      	ldr	r3, [pc, #384]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1f0      	bne.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	019a      	lsls	r2, r3, #6
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	071b      	lsls	r3, r3, #28
 80054e8:	495a      	ldr	r1, [pc, #360]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80054f0:	4b57      	ldr	r3, [pc, #348]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80054f2:	2201      	movs	r2, #1
 80054f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80054f6:	f7fd fcaf 	bl	8002e58 <HAL_GetTick>
 80054fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054fc:	e008      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80054fe:	f7fd fcab 	bl	8002e58 <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	2b02      	cmp	r3, #2
 800550a:	d901      	bls.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e09a      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005510:	4b50      	ldr	r3, [pc, #320]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0f0      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 8083 	beq.w	8005630 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800552a:	2300      	movs	r3, #0
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	4b49      	ldr	r3, [pc, #292]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	4a48      	ldr	r2, [pc, #288]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005538:	6413      	str	r3, [r2, #64]	; 0x40
 800553a:	4b46      	ldr	r3, [pc, #280]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800553c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005542:	60fb      	str	r3, [r7, #12]
 8005544:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005546:	4b44      	ldr	r3, [pc, #272]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a43      	ldr	r2, [pc, #268]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800554c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005550:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005552:	f7fd fc81 	bl	8002e58 <HAL_GetTick>
 8005556:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005558:	e008      	b.n	800556c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800555a:	f7fd fc7d 	bl	8002e58 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	2b02      	cmp	r3, #2
 8005566:	d901      	bls.n	800556c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e06c      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800556c:	4b3a      	ldr	r3, [pc, #232]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005574:	2b00      	cmp	r3, #0
 8005576:	d0f0      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005578:	4b36      	ldr	r3, [pc, #216]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800557a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800557c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005580:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d02f      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	429a      	cmp	r2, r3
 8005594:	d028      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005596:	4b2f      	ldr	r3, [pc, #188]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800559a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800559e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055a0:	4b2e      	ldr	r3, [pc, #184]	; (800565c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80055a2:	2201      	movs	r2, #1
 80055a4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055a6:	4b2d      	ldr	r3, [pc, #180]	; (800565c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80055a8:	2200      	movs	r2, #0
 80055aa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80055ac:	4a29      	ldr	r2, [pc, #164]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80055b2:	4b28      	ldr	r3, [pc, #160]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d114      	bne.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80055be:	f7fd fc4b 	bl	8002e58 <HAL_GetTick>
 80055c2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055c4:	e00a      	b.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055c6:	f7fd fc47 	bl	8002e58 <HAL_GetTick>
 80055ca:	4602      	mov	r2, r0
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d901      	bls.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e034      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055dc:	4b1d      	ldr	r3, [pc, #116]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d0ee      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055f4:	d10d      	bne.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80055f6:	4b17      	ldr	r3, [pc, #92]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005606:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800560a:	4912      	ldr	r1, [pc, #72]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800560c:	4313      	orrs	r3, r2
 800560e:	608b      	str	r3, [r1, #8]
 8005610:	e005      	b.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005612:	4b10      	ldr	r3, [pc, #64]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	4a0f      	ldr	r2, [pc, #60]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005618:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800561c:	6093      	str	r3, [r2, #8]
 800561e:	4b0d      	ldr	r3, [pc, #52]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005620:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800562a:	490a      	ldr	r1, [pc, #40]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800562c:	4313      	orrs	r3, r2
 800562e:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0308 	and.w	r3, r3, #8
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	7c1a      	ldrb	r2, [r3, #16]
 8005640:	4b07      	ldr	r3, [pc, #28]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005642:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3718      	adds	r7, #24
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	42470068 	.word	0x42470068
 8005654:	40023800 	.word	0x40023800
 8005658:	40007000 	.word	0x40007000
 800565c:	42470e40 	.word	0x42470e40
 8005660:	424711e0 	.word	0x424711e0

08005664 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d101      	bne.n	8005676 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e083      	b.n	800577e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	7f5b      	ldrb	r3, [r3, #29]
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b00      	cmp	r3, #0
 800567e:	d105      	bne.n	800568c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7fc fdf6 	bl	8002278 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2202      	movs	r2, #2
 8005690:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	22ca      	movs	r2, #202	; 0xca
 8005698:	625a      	str	r2, [r3, #36]	; 0x24
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2253      	movs	r2, #83	; 0x53
 80056a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 faa8 	bl	8005bf8 <RTC_EnterInitMode>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d008      	beq.n	80056c0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	22ff      	movs	r2, #255	; 0xff
 80056b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2204      	movs	r2, #4
 80056ba:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e05e      	b.n	800577e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	6812      	ldr	r2, [r2, #0]
 80056ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80056ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056d2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6899      	ldr	r1, [r3, #8]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685a      	ldr	r2, [r3, #4]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	431a      	orrs	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	68d2      	ldr	r2, [r2, #12]
 80056fa:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6919      	ldr	r1, [r3, #16]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	041a      	lsls	r2, r3, #16
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68da      	ldr	r2, [r3, #12]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800571e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f003 0320 	and.w	r3, r3, #32
 800572a:	2b00      	cmp	r3, #0
 800572c:	d10e      	bne.n	800574c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 fa3a 	bl	8005ba8 <HAL_RTC_WaitForSynchro>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d008      	beq.n	800574c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	22ff      	movs	r2, #255	; 0xff
 8005740:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2204      	movs	r2, #4
 8005746:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e018      	b.n	800577e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800575a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	22ff      	movs	r2, #255	; 0xff
 8005774:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800577c:	2300      	movs	r3, #0
  }
}
 800577e:	4618      	mov	r0, r3
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005786:	b590      	push	{r4, r7, lr}
 8005788:	b087      	sub	sp, #28
 800578a:	af00      	add	r7, sp, #0
 800578c:	60f8      	str	r0, [r7, #12]
 800578e:	60b9      	str	r1, [r7, #8]
 8005790:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005792:	2300      	movs	r3, #0
 8005794:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	7f1b      	ldrb	r3, [r3, #28]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d101      	bne.n	80057a2 <HAL_RTC_SetTime+0x1c>
 800579e:	2302      	movs	r3, #2
 80057a0:	e0aa      	b.n	80058f8 <HAL_RTC_SetTime+0x172>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2201      	movs	r2, #1
 80057a6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2202      	movs	r2, #2
 80057ac:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d126      	bne.n	8005802 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d102      	bne.n	80057c8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	2200      	movs	r2, #0
 80057c6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 fa3f 	bl	8005c50 <RTC_ByteToBcd2>
 80057d2:	4603      	mov	r3, r0
 80057d4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	785b      	ldrb	r3, [r3, #1]
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 fa38 	bl	8005c50 <RTC_ByteToBcd2>
 80057e0:	4603      	mov	r3, r0
 80057e2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80057e4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	789b      	ldrb	r3, [r3, #2]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f000 fa30 	bl	8005c50 <RTC_ByteToBcd2>
 80057f0:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80057f2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	78db      	ldrb	r3, [r3, #3]
 80057fa:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80057fc:	4313      	orrs	r3, r2
 80057fe:	617b      	str	r3, [r7, #20]
 8005800:	e018      	b.n	8005834 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580c:	2b00      	cmp	r3, #0
 800580e:	d102      	bne.n	8005816 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	2200      	movs	r2, #0
 8005814:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	785b      	ldrb	r3, [r3, #1]
 8005820:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005822:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005828:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	78db      	ldrb	r3, [r3, #3]
 800582e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005830:	4313      	orrs	r3, r2
 8005832:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	22ca      	movs	r2, #202	; 0xca
 800583a:	625a      	str	r2, [r3, #36]	; 0x24
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2253      	movs	r2, #83	; 0x53
 8005842:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f000 f9d7 	bl	8005bf8 <RTC_EnterInitMode>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00b      	beq.n	8005868 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	22ff      	movs	r2, #255	; 0xff
 8005856:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2204      	movs	r2, #4
 800585c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e047      	b.n	80058f8 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005872:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005876:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005886:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6899      	ldr	r1, [r3, #8]
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	68da      	ldr	r2, [r3, #12]
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	431a      	orrs	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	430a      	orrs	r2, r1
 800589e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68da      	ldr	r2, [r3, #12]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058ae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d111      	bne.n	80058e2 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058be:	68f8      	ldr	r0, [r7, #12]
 80058c0:	f000 f972 	bl	8005ba8 <HAL_RTC_WaitForSynchro>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00b      	beq.n	80058e2 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	22ff      	movs	r2, #255	; 0xff
 80058d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2204      	movs	r2, #4
 80058d6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e00a      	b.n	80058f8 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	22ff      	movs	r2, #255	; 0xff
 80058e8:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2201      	movs	r2, #1
 80058ee:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80058f6:	2300      	movs	r3, #0
  }
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	371c      	adds	r7, #28
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd90      	pop	{r4, r7, pc}

08005900 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005932:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005936:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	0c1b      	lsrs	r3, r3, #16
 800593c:	b2db      	uxtb	r3, r3
 800593e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005942:	b2da      	uxtb	r2, r3
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	0a1b      	lsrs	r3, r3, #8
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005952:	b2da      	uxtb	r2, r3
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	b2db      	uxtb	r3, r3
 800595c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005960:	b2da      	uxtb	r2, r3
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	0c1b      	lsrs	r3, r3, #16
 800596a:	b2db      	uxtb	r3, r3
 800596c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005970:	b2da      	uxtb	r2, r3
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d11a      	bne.n	80059b2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	4618      	mov	r0, r3
 8005982:	f000 f983 	bl	8005c8c <RTC_Bcd2ToByte>
 8005986:	4603      	mov	r3, r0
 8005988:	461a      	mov	r2, r3
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	785b      	ldrb	r3, [r3, #1]
 8005992:	4618      	mov	r0, r3
 8005994:	f000 f97a 	bl	8005c8c <RTC_Bcd2ToByte>
 8005998:	4603      	mov	r3, r0
 800599a:	461a      	mov	r2, r3
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	789b      	ldrb	r3, [r3, #2]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 f971 	bl	8005c8c <RTC_Bcd2ToByte>
 80059aa:	4603      	mov	r3, r0
 80059ac:	461a      	mov	r2, r3
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3718      	adds	r7, #24
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80059bc:	b590      	push	{r4, r7, lr}
 80059be:	b087      	sub	sp, #28
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	7f1b      	ldrb	r3, [r3, #28]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d101      	bne.n	80059d8 <HAL_RTC_SetDate+0x1c>
 80059d4:	2302      	movs	r3, #2
 80059d6:	e094      	b.n	8005b02 <HAL_RTC_SetDate+0x146>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2201      	movs	r2, #1
 80059dc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2202      	movs	r2, #2
 80059e2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10e      	bne.n	8005a08 <HAL_RTC_SetDate+0x4c>
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	785b      	ldrb	r3, [r3, #1]
 80059ee:	f003 0310 	and.w	r3, r3, #16
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d008      	beq.n	8005a08 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	785b      	ldrb	r3, [r3, #1]
 80059fa:	f023 0310 	bic.w	r3, r3, #16
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	330a      	adds	r3, #10
 8005a02:	b2da      	uxtb	r2, r3
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d11c      	bne.n	8005a48 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	78db      	ldrb	r3, [r3, #3]
 8005a12:	4618      	mov	r0, r3
 8005a14:	f000 f91c 	bl	8005c50 <RTC_ByteToBcd2>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	785b      	ldrb	r3, [r3, #1]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f000 f915 	bl	8005c50 <RTC_ByteToBcd2>
 8005a26:	4603      	mov	r3, r0
 8005a28:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005a2a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	789b      	ldrb	r3, [r3, #2]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f000 f90d 	bl	8005c50 <RTC_ByteToBcd2>
 8005a36:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005a38:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005a42:	4313      	orrs	r3, r2
 8005a44:	617b      	str	r3, [r7, #20]
 8005a46:	e00e      	b.n	8005a66 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	78db      	ldrb	r3, [r3, #3]
 8005a4c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	785b      	ldrb	r3, [r3, #1]
 8005a52:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005a54:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005a56:	68ba      	ldr	r2, [r7, #8]
 8005a58:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005a5a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005a62:	4313      	orrs	r3, r2
 8005a64:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	22ca      	movs	r2, #202	; 0xca
 8005a6c:	625a      	str	r2, [r3, #36]	; 0x24
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2253      	movs	r2, #83	; 0x53
 8005a74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f000 f8be 	bl	8005bf8 <RTC_EnterInitMode>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00b      	beq.n	8005a9a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	22ff      	movs	r2, #255	; 0xff
 8005a88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2204      	movs	r2, #4
 8005a8e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e033      	b.n	8005b02 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005aa4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005aa8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ab8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f003 0320 	and.w	r3, r3, #32
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d111      	bne.n	8005aec <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 f86d 	bl	8005ba8 <HAL_RTC_WaitForSynchro>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00b      	beq.n	8005aec <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	22ff      	movs	r2, #255	; 0xff
 8005ada:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2204      	movs	r2, #4
 8005ae0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e00a      	b.n	8005b02 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	22ff      	movs	r2, #255	; 0xff
 8005af2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2201      	movs	r2, #1
 8005af8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005b00:	2300      	movs	r3, #0
  }
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	371c      	adds	r7, #28
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd90      	pop	{r4, r7, pc}

08005b0a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b086      	sub	sp, #24
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005b16:	2300      	movs	r3, #0
 8005b18:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005b24:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005b28:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	0c1b      	lsrs	r3, r3, #16
 8005b2e:	b2da      	uxtb	r2, r3
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	0a1b      	lsrs	r3, r3, #8
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	f003 031f 	and.w	r3, r3, #31
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	0b5b      	lsrs	r3, r3, #13
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	f003 0307 	and.w	r3, r3, #7
 8005b5c:	b2da      	uxtb	r2, r3
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d11a      	bne.n	8005b9e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	78db      	ldrb	r3, [r3, #3]
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f000 f88d 	bl	8005c8c <RTC_Bcd2ToByte>
 8005b72:	4603      	mov	r3, r0
 8005b74:	461a      	mov	r2, r3
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	785b      	ldrb	r3, [r3, #1]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f000 f884 	bl	8005c8c <RTC_Bcd2ToByte>
 8005b84:	4603      	mov	r3, r0
 8005b86:	461a      	mov	r2, r3
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	789b      	ldrb	r3, [r3, #2]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f000 f87b 	bl	8005c8c <RTC_Bcd2ToByte>
 8005b96:	4603      	mov	r3, r0
 8005b98:	461a      	mov	r2, r3
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3718      	adds	r7, #24
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005bc2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005bc4:	f7fd f948 	bl	8002e58 <HAL_GetTick>
 8005bc8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005bca:	e009      	b.n	8005be0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005bcc:	f7fd f944 	bl	8002e58 <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005bda:	d901      	bls.n	8005be0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e007      	b.n	8005bf0 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f003 0320 	and.w	r3, r3, #32
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d0ee      	beq.n	8005bcc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c00:	2300      	movs	r3, #0
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d119      	bne.n	8005c46 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f04f 32ff 	mov.w	r2, #4294967295
 8005c1a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c1c:	f7fd f91c 	bl	8002e58 <HAL_GetTick>
 8005c20:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005c22:	e009      	b.n	8005c38 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005c24:	f7fd f918 	bl	8002e58 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c32:	d901      	bls.n	8005c38 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e007      	b.n	8005c48 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0ee      	beq.n	8005c24 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3710      	adds	r7, #16
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	4603      	mov	r3, r0
 8005c58:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8005c5e:	e005      	b.n	8005c6c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	3301      	adds	r3, #1
 8005c64:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005c66:	79fb      	ldrb	r3, [r7, #7]
 8005c68:	3b0a      	subs	r3, #10
 8005c6a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005c6c:	79fb      	ldrb	r3, [r7, #7]
 8005c6e:	2b09      	cmp	r3, #9
 8005c70:	d8f6      	bhi.n	8005c60 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	011b      	lsls	r3, r3, #4
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	b2db      	uxtb	r3, r3
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3714      	adds	r7, #20
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	4603      	mov	r3, r0
 8005c94:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005c96:	2300      	movs	r3, #0
 8005c98:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005c9a:	79fb      	ldrb	r3, [r7, #7]
 8005c9c:	091b      	lsrs	r3, r3, #4
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	4413      	add	r3, r2
 8005ca8:	005b      	lsls	r3, r3, #1
 8005caa:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005cac:	79fb      	ldrb	r3, [r7, #7]
 8005cae:	f003 030f 	and.w	r3, r3, #15
 8005cb2:	b2da      	uxtb	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	4413      	add	r3, r2
 8005cba:	b2db      	uxtb	r3, r3
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e07b      	b.n	8005dd2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d108      	bne.n	8005cf4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cea:	d009      	beq.n	8005d00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	61da      	str	r2, [r3, #28]
 8005cf2:	e005      	b.n	8005d00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d106      	bne.n	8005d20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f7fc fddc 	bl	80028d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2202      	movs	r2, #2
 8005d24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d36:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005d48:	431a      	orrs	r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d52:	431a      	orrs	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	f003 0302 	and.w	r3, r3, #2
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	f003 0301 	and.w	r3, r3, #1
 8005d66:	431a      	orrs	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d70:	431a      	orrs	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d84:	ea42 0103 	orr.w	r1, r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	430a      	orrs	r2, r1
 8005d96:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	699b      	ldr	r3, [r3, #24]
 8005d9c:	0c1b      	lsrs	r3, r3, #16
 8005d9e:	f003 0104 	and.w	r1, r3, #4
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da6:	f003 0210 	and.w	r2, r3, #16
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	69da      	ldr	r2, [r3, #28]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dc0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b088      	sub	sp, #32
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	60f8      	str	r0, [r7, #12]
 8005de2:	60b9      	str	r1, [r7, #8]
 8005de4:	603b      	str	r3, [r7, #0]
 8005de6:	4613      	mov	r3, r2
 8005de8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d101      	bne.n	8005dfc <HAL_SPI_Transmit+0x22>
 8005df8:	2302      	movs	r3, #2
 8005dfa:	e126      	b.n	800604a <HAL_SPI_Transmit+0x270>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e04:	f7fd f828 	bl	8002e58 <HAL_GetTick>
 8005e08:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005e0a:	88fb      	ldrh	r3, [r7, #6]
 8005e0c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d002      	beq.n	8005e20 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e1e:	e10b      	b.n	8006038 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d002      	beq.n	8005e2c <HAL_SPI_Transmit+0x52>
 8005e26:	88fb      	ldrh	r3, [r7, #6]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d102      	bne.n	8005e32 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e30:	e102      	b.n	8006038 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2203      	movs	r2, #3
 8005e36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	68ba      	ldr	r2, [r7, #8]
 8005e44:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	88fa      	ldrh	r2, [r7, #6]
 8005e4a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	88fa      	ldrh	r2, [r7, #6]
 8005e50:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2200      	movs	r2, #0
 8005e56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e78:	d10f      	bne.n	8005e9a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e88:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e98:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea4:	2b40      	cmp	r3, #64	; 0x40
 8005ea6:	d007      	beq.n	8005eb8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005eb6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ec0:	d14b      	bne.n	8005f5a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d002      	beq.n	8005ed0 <HAL_SPI_Transmit+0xf6>
 8005eca:	8afb      	ldrh	r3, [r7, #22]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d13e      	bne.n	8005f4e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed4:	881a      	ldrh	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee0:	1c9a      	adds	r2, r3, #2
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	3b01      	subs	r3, #1
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005ef4:	e02b      	b.n	8005f4e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d112      	bne.n	8005f2a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f08:	881a      	ldrh	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f14:	1c9a      	adds	r2, r3, #2
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	3b01      	subs	r3, #1
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	86da      	strh	r2, [r3, #54]	; 0x36
 8005f28:	e011      	b.n	8005f4e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f2a:	f7fc ff95 	bl	8002e58 <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	683a      	ldr	r2, [r7, #0]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d803      	bhi.n	8005f42 <HAL_SPI_Transmit+0x168>
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f40:	d102      	bne.n	8005f48 <HAL_SPI_Transmit+0x16e>
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d102      	bne.n	8005f4e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f4c:	e074      	b.n	8006038 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1ce      	bne.n	8005ef6 <HAL_SPI_Transmit+0x11c>
 8005f58:	e04c      	b.n	8005ff4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d002      	beq.n	8005f68 <HAL_SPI_Transmit+0x18e>
 8005f62:	8afb      	ldrh	r3, [r7, #22]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d140      	bne.n	8005fea <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	330c      	adds	r3, #12
 8005f72:	7812      	ldrb	r2, [r2, #0]
 8005f74:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7a:	1c5a      	adds	r2, r3, #1
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005f8e:	e02c      	b.n	8005fea <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f003 0302 	and.w	r3, r3, #2
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d113      	bne.n	8005fc6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	330c      	adds	r3, #12
 8005fa8:	7812      	ldrb	r2, [r2, #0]
 8005faa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	86da      	strh	r2, [r3, #54]	; 0x36
 8005fc4:	e011      	b.n	8005fea <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fc6:	f7fc ff47 	bl	8002e58 <HAL_GetTick>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	1ad3      	subs	r3, r2, r3
 8005fd0:	683a      	ldr	r2, [r7, #0]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d803      	bhi.n	8005fde <HAL_SPI_Transmit+0x204>
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fdc:	d102      	bne.n	8005fe4 <HAL_SPI_Transmit+0x20a>
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d102      	bne.n	8005fea <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005fe8:	e026      	b.n	8006038 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1cd      	bne.n	8005f90 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	6839      	ldr	r1, [r7, #0]
 8005ff8:	68f8      	ldr	r0, [r7, #12]
 8005ffa:	f000 f8c1 	bl	8006180 <SPI_EndRxTxTransaction>
 8005ffe:	4603      	mov	r3, r0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d002      	beq.n	800600a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2220      	movs	r2, #32
 8006008:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10a      	bne.n	8006028 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006012:	2300      	movs	r3, #0
 8006014:	613b      	str	r3, [r7, #16]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	613b      	str	r3, [r7, #16]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	613b      	str	r3, [r7, #16]
 8006026:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	77fb      	strb	r3, [r7, #31]
 8006034:	e000      	b.n	8006038 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006036:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006048:	7ffb      	ldrb	r3, [r7, #31]
}
 800604a:	4618      	mov	r0, r3
 800604c:	3720      	adds	r7, #32
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006052:	b480      	push	{r7}
 8006054:	b083      	sub	sp, #12
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006060:	b2db      	uxtb	r3, r3
}
 8006062:	4618      	mov	r0, r3
 8006064:	370c      	adds	r7, #12
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
	...

08006070 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b088      	sub	sp, #32
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	603b      	str	r3, [r7, #0]
 800607c:	4613      	mov	r3, r2
 800607e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006080:	f7fc feea 	bl	8002e58 <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006088:	1a9b      	subs	r3, r3, r2
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	4413      	add	r3, r2
 800608e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006090:	f7fc fee2 	bl	8002e58 <HAL_GetTick>
 8006094:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006096:	4b39      	ldr	r3, [pc, #228]	; (800617c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	015b      	lsls	r3, r3, #5
 800609c:	0d1b      	lsrs	r3, r3, #20
 800609e:	69fa      	ldr	r2, [r7, #28]
 80060a0:	fb02 f303 	mul.w	r3, r2, r3
 80060a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060a6:	e054      	b.n	8006152 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ae:	d050      	beq.n	8006152 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060b0:	f7fc fed2 	bl	8002e58 <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	69fa      	ldr	r2, [r7, #28]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d902      	bls.n	80060c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d13d      	bne.n	8006142 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	685a      	ldr	r2, [r3, #4]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060de:	d111      	bne.n	8006104 <SPI_WaitFlagStateUntilTimeout+0x94>
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060e8:	d004      	beq.n	80060f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060f2:	d107      	bne.n	8006104 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006102:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006108:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800610c:	d10f      	bne.n	800612e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800611c:	601a      	str	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800612c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e017      	b.n	8006172 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006148:	2300      	movs	r3, #0
 800614a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	3b01      	subs	r3, #1
 8006150:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689a      	ldr	r2, [r3, #8]
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	4013      	ands	r3, r2
 800615c:	68ba      	ldr	r2, [r7, #8]
 800615e:	429a      	cmp	r2, r3
 8006160:	bf0c      	ite	eq
 8006162:	2301      	moveq	r3, #1
 8006164:	2300      	movne	r3, #0
 8006166:	b2db      	uxtb	r3, r3
 8006168:	461a      	mov	r2, r3
 800616a:	79fb      	ldrb	r3, [r7, #7]
 800616c:	429a      	cmp	r2, r3
 800616e:	d19b      	bne.n	80060a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3720      	adds	r7, #32
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	20000000 	.word	0x20000000

08006180 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b088      	sub	sp, #32
 8006184:	af02      	add	r7, sp, #8
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800618c:	4b1b      	ldr	r3, [pc, #108]	; (80061fc <SPI_EndRxTxTransaction+0x7c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a1b      	ldr	r2, [pc, #108]	; (8006200 <SPI_EndRxTxTransaction+0x80>)
 8006192:	fba2 2303 	umull	r2, r3, r2, r3
 8006196:	0d5b      	lsrs	r3, r3, #21
 8006198:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800619c:	fb02 f303 	mul.w	r3, r2, r3
 80061a0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061aa:	d112      	bne.n	80061d2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2200      	movs	r2, #0
 80061b4:	2180      	movs	r1, #128	; 0x80
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f7ff ff5a 	bl	8006070 <SPI_WaitFlagStateUntilTimeout>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d016      	beq.n	80061f0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061c6:	f043 0220 	orr.w	r2, r3, #32
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e00f      	b.n	80061f2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00a      	beq.n	80061ee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	3b01      	subs	r3, #1
 80061dc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061e8:	2b80      	cmp	r3, #128	; 0x80
 80061ea:	d0f2      	beq.n	80061d2 <SPI_EndRxTxTransaction+0x52>
 80061ec:	e000      	b.n	80061f0 <SPI_EndRxTxTransaction+0x70>
        break;
 80061ee:	bf00      	nop
  }

  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3718      	adds	r7, #24
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	20000000 	.word	0x20000000
 8006200:	165e9f81 	.word	0x165e9f81

08006204 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e041      	b.n	800629a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b00      	cmp	r3, #0
 8006220:	d106      	bne.n	8006230 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7fc fd5c 	bl	8002ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	3304      	adds	r3, #4
 8006240:	4619      	mov	r1, r3
 8006242:	4610      	mov	r0, r2
 8006244:	f000 fa88 	bl	8006758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3708      	adds	r7, #8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
	...

080062a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d001      	beq.n	80062bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e044      	b.n	8006346 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68da      	ldr	r2, [r3, #12]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0201 	orr.w	r2, r2, #1
 80062d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a1e      	ldr	r2, [pc, #120]	; (8006354 <HAL_TIM_Base_Start_IT+0xb0>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d018      	beq.n	8006310 <HAL_TIM_Base_Start_IT+0x6c>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062e6:	d013      	beq.n	8006310 <HAL_TIM_Base_Start_IT+0x6c>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a1a      	ldr	r2, [pc, #104]	; (8006358 <HAL_TIM_Base_Start_IT+0xb4>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d00e      	beq.n	8006310 <HAL_TIM_Base_Start_IT+0x6c>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a19      	ldr	r2, [pc, #100]	; (800635c <HAL_TIM_Base_Start_IT+0xb8>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d009      	beq.n	8006310 <HAL_TIM_Base_Start_IT+0x6c>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a17      	ldr	r2, [pc, #92]	; (8006360 <HAL_TIM_Base_Start_IT+0xbc>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d004      	beq.n	8006310 <HAL_TIM_Base_Start_IT+0x6c>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a16      	ldr	r2, [pc, #88]	; (8006364 <HAL_TIM_Base_Start_IT+0xc0>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d111      	bne.n	8006334 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f003 0307 	and.w	r3, r3, #7
 800631a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2b06      	cmp	r3, #6
 8006320:	d010      	beq.n	8006344 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f042 0201 	orr.w	r2, r2, #1
 8006330:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006332:	e007      	b.n	8006344 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f042 0201 	orr.w	r2, r2, #1
 8006342:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3714      	adds	r7, #20
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	40010000 	.word	0x40010000
 8006358:	40000400 	.word	0x40000400
 800635c:	40000800 	.word	0x40000800
 8006360:	40000c00 	.word	0x40000c00
 8006364:	40014000 	.word	0x40014000

08006368 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	691b      	ldr	r3, [r3, #16]
 8006376:	f003 0302 	and.w	r3, r3, #2
 800637a:	2b02      	cmp	r3, #2
 800637c:	d122      	bne.n	80063c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	f003 0302 	and.w	r3, r3, #2
 8006388:	2b02      	cmp	r3, #2
 800638a:	d11b      	bne.n	80063c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f06f 0202 	mvn.w	r2, #2
 8006394:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2201      	movs	r2, #1
 800639a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	f003 0303 	and.w	r3, r3, #3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d003      	beq.n	80063b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f9b5 	bl	800671a <HAL_TIM_IC_CaptureCallback>
 80063b0:	e005      	b.n	80063be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f9a7 	bl	8006706 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 f9b8 	bl	800672e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	f003 0304 	and.w	r3, r3, #4
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d122      	bne.n	8006418 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f003 0304 	and.w	r3, r3, #4
 80063dc:	2b04      	cmp	r3, #4
 80063de:	d11b      	bne.n	8006418 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f06f 0204 	mvn.w	r2, #4
 80063e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2202      	movs	r2, #2
 80063ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d003      	beq.n	8006406 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 f98b 	bl	800671a <HAL_TIM_IC_CaptureCallback>
 8006404:	e005      	b.n	8006412 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f97d 	bl	8006706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 f98e 	bl	800672e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	f003 0308 	and.w	r3, r3, #8
 8006422:	2b08      	cmp	r3, #8
 8006424:	d122      	bne.n	800646c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	f003 0308 	and.w	r3, r3, #8
 8006430:	2b08      	cmp	r3, #8
 8006432:	d11b      	bne.n	800646c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f06f 0208 	mvn.w	r2, #8
 800643c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2204      	movs	r2, #4
 8006442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	69db      	ldr	r3, [r3, #28]
 800644a:	f003 0303 	and.w	r3, r3, #3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 f961 	bl	800671a <HAL_TIM_IC_CaptureCallback>
 8006458:	e005      	b.n	8006466 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f953 	bl	8006706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 f964 	bl	800672e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f003 0310 	and.w	r3, r3, #16
 8006476:	2b10      	cmp	r3, #16
 8006478:	d122      	bne.n	80064c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f003 0310 	and.w	r3, r3, #16
 8006484:	2b10      	cmp	r3, #16
 8006486:	d11b      	bne.n	80064c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f06f 0210 	mvn.w	r2, #16
 8006490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2208      	movs	r2, #8
 8006496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d003      	beq.n	80064ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 f937 	bl	800671a <HAL_TIM_IC_CaptureCallback>
 80064ac:	e005      	b.n	80064ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f929 	bl	8006706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 f93a 	bl	800672e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d10e      	bne.n	80064ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d107      	bne.n	80064ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f06f 0201 	mvn.w	r2, #1
 80064e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7fb fe08 	bl	80020fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f6:	2b80      	cmp	r3, #128	; 0x80
 80064f8:	d10e      	bne.n	8006518 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006504:	2b80      	cmp	r3, #128	; 0x80
 8006506:	d107      	bne.n	8006518 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 fab2 	bl	8006a7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006522:	2b40      	cmp	r3, #64	; 0x40
 8006524:	d10e      	bne.n	8006544 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006530:	2b40      	cmp	r3, #64	; 0x40
 8006532:	d107      	bne.n	8006544 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800653c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 f8ff 	bl	8006742 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	2b20      	cmp	r3, #32
 8006550:	d10e      	bne.n	8006570 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f003 0320 	and.w	r3, r3, #32
 800655c:	2b20      	cmp	r3, #32
 800655e:	d107      	bne.n	8006570 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f06f 0220 	mvn.w	r2, #32
 8006568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 fa7c 	bl	8006a68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006570:	bf00      	nop
 8006572:	3708      	adds	r7, #8
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800658c:	2b01      	cmp	r3, #1
 800658e:	d101      	bne.n	8006594 <HAL_TIM_ConfigClockSource+0x1c>
 8006590:	2302      	movs	r3, #2
 8006592:	e0b4      	b.n	80066fe <HAL_TIM_ConfigClockSource+0x186>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2202      	movs	r2, #2
 80065a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80065b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68ba      	ldr	r2, [r7, #8]
 80065c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065cc:	d03e      	beq.n	800664c <HAL_TIM_ConfigClockSource+0xd4>
 80065ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065d2:	f200 8087 	bhi.w	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065da:	f000 8086 	beq.w	80066ea <HAL_TIM_ConfigClockSource+0x172>
 80065de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e2:	d87f      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065e4:	2b70      	cmp	r3, #112	; 0x70
 80065e6:	d01a      	beq.n	800661e <HAL_TIM_ConfigClockSource+0xa6>
 80065e8:	2b70      	cmp	r3, #112	; 0x70
 80065ea:	d87b      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065ec:	2b60      	cmp	r3, #96	; 0x60
 80065ee:	d050      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x11a>
 80065f0:	2b60      	cmp	r3, #96	; 0x60
 80065f2:	d877      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065f4:	2b50      	cmp	r3, #80	; 0x50
 80065f6:	d03c      	beq.n	8006672 <HAL_TIM_ConfigClockSource+0xfa>
 80065f8:	2b50      	cmp	r3, #80	; 0x50
 80065fa:	d873      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065fc:	2b40      	cmp	r3, #64	; 0x40
 80065fe:	d058      	beq.n	80066b2 <HAL_TIM_ConfigClockSource+0x13a>
 8006600:	2b40      	cmp	r3, #64	; 0x40
 8006602:	d86f      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006604:	2b30      	cmp	r3, #48	; 0x30
 8006606:	d064      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006608:	2b30      	cmp	r3, #48	; 0x30
 800660a:	d86b      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 800660c:	2b20      	cmp	r3, #32
 800660e:	d060      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006610:	2b20      	cmp	r3, #32
 8006612:	d867      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006614:	2b00      	cmp	r3, #0
 8006616:	d05c      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006618:	2b10      	cmp	r3, #16
 800661a:	d05a      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x15a>
 800661c:	e062      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6818      	ldr	r0, [r3, #0]
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	6899      	ldr	r1, [r3, #8]
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f000 f98d 	bl	800694c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006640:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	609a      	str	r2, [r3, #8]
      break;
 800664a:	e04f      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6818      	ldr	r0, [r3, #0]
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	6899      	ldr	r1, [r3, #8]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	f000 f976 	bl	800694c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689a      	ldr	r2, [r3, #8]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800666e:	609a      	str	r2, [r3, #8]
      break;
 8006670:	e03c      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6818      	ldr	r0, [r3, #0]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	6859      	ldr	r1, [r3, #4]
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	461a      	mov	r2, r3
 8006680:	f000 f8ea 	bl	8006858 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2150      	movs	r1, #80	; 0x50
 800668a:	4618      	mov	r0, r3
 800668c:	f000 f943 	bl	8006916 <TIM_ITRx_SetConfig>
      break;
 8006690:	e02c      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6818      	ldr	r0, [r3, #0]
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	6859      	ldr	r1, [r3, #4]
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	461a      	mov	r2, r3
 80066a0:	f000 f909 	bl	80068b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2160      	movs	r1, #96	; 0x60
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 f933 	bl	8006916 <TIM_ITRx_SetConfig>
      break;
 80066b0:	e01c      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6818      	ldr	r0, [r3, #0]
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	6859      	ldr	r1, [r3, #4]
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	461a      	mov	r2, r3
 80066c0:	f000 f8ca 	bl	8006858 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2140      	movs	r1, #64	; 0x40
 80066ca:	4618      	mov	r0, r3
 80066cc:	f000 f923 	bl	8006916 <TIM_ITRx_SetConfig>
      break;
 80066d0:	e00c      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4619      	mov	r1, r3
 80066dc:	4610      	mov	r0, r2
 80066de:	f000 f91a 	bl	8006916 <TIM_ITRx_SetConfig>
      break;
 80066e2:	e003      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	73fb      	strb	r3, [r7, #15]
      break;
 80066e8:	e000      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006706:	b480      	push	{r7}
 8006708:	b083      	sub	sp, #12
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800670e:	bf00      	nop
 8006710:	370c      	adds	r7, #12
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr

0800671a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800671a:	b480      	push	{r7}
 800671c:	b083      	sub	sp, #12
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006722:	bf00      	nop
 8006724:	370c      	adds	r7, #12
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800672e:	b480      	push	{r7}
 8006730:	b083      	sub	sp, #12
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr

08006742 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006742:	b480      	push	{r7}
 8006744:	b083      	sub	sp, #12
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800674a:	bf00      	nop
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
	...

08006758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a34      	ldr	r2, [pc, #208]	; (800683c <TIM_Base_SetConfig+0xe4>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d00f      	beq.n	8006790 <TIM_Base_SetConfig+0x38>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006776:	d00b      	beq.n	8006790 <TIM_Base_SetConfig+0x38>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a31      	ldr	r2, [pc, #196]	; (8006840 <TIM_Base_SetConfig+0xe8>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d007      	beq.n	8006790 <TIM_Base_SetConfig+0x38>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a30      	ldr	r2, [pc, #192]	; (8006844 <TIM_Base_SetConfig+0xec>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d003      	beq.n	8006790 <TIM_Base_SetConfig+0x38>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a2f      	ldr	r2, [pc, #188]	; (8006848 <TIM_Base_SetConfig+0xf0>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d108      	bne.n	80067a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006796:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	4313      	orrs	r3, r2
 80067a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a25      	ldr	r2, [pc, #148]	; (800683c <TIM_Base_SetConfig+0xe4>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d01b      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b0:	d017      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a22      	ldr	r2, [pc, #136]	; (8006840 <TIM_Base_SetConfig+0xe8>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d013      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a21      	ldr	r2, [pc, #132]	; (8006844 <TIM_Base_SetConfig+0xec>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d00f      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a20      	ldr	r2, [pc, #128]	; (8006848 <TIM_Base_SetConfig+0xf0>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00b      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a1f      	ldr	r2, [pc, #124]	; (800684c <TIM_Base_SetConfig+0xf4>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d007      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a1e      	ldr	r2, [pc, #120]	; (8006850 <TIM_Base_SetConfig+0xf8>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d003      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a1d      	ldr	r2, [pc, #116]	; (8006854 <TIM_Base_SetConfig+0xfc>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d108      	bne.n	80067f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	4313      	orrs	r3, r2
 8006800:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	689a      	ldr	r2, [r3, #8]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a08      	ldr	r2, [pc, #32]	; (800683c <TIM_Base_SetConfig+0xe4>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d103      	bne.n	8006828 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	691a      	ldr	r2, [r3, #16]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	615a      	str	r2, [r3, #20]
}
 800682e:	bf00      	nop
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	40010000 	.word	0x40010000
 8006840:	40000400 	.word	0x40000400
 8006844:	40000800 	.word	0x40000800
 8006848:	40000c00 	.word	0x40000c00
 800684c:	40014000 	.word	0x40014000
 8006850:	40014400 	.word	0x40014400
 8006854:	40014800 	.word	0x40014800

08006858 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006858:	b480      	push	{r7}
 800685a:	b087      	sub	sp, #28
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	f023 0201 	bic.w	r2, r3, #1
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	011b      	lsls	r3, r3, #4
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	f023 030a 	bic.w	r3, r3, #10
 8006894:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	4313      	orrs	r3, r2
 800689c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	693a      	ldr	r2, [r7, #16]
 80068a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	621a      	str	r2, [r3, #32]
}
 80068aa:	bf00      	nop
 80068ac:	371c      	adds	r7, #28
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b087      	sub	sp, #28
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	60f8      	str	r0, [r7, #12]
 80068be:	60b9      	str	r1, [r7, #8]
 80068c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	f023 0210 	bic.w	r2, r3, #16
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6a1b      	ldr	r3, [r3, #32]
 80068d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	031b      	lsls	r3, r3, #12
 80068e6:	697a      	ldr	r2, [r7, #20]
 80068e8:	4313      	orrs	r3, r2
 80068ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80068f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	011b      	lsls	r3, r3, #4
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	697a      	ldr	r2, [r7, #20]
 8006902:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	693a      	ldr	r2, [r7, #16]
 8006908:	621a      	str	r2, [r3, #32]
}
 800690a:	bf00      	nop
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr

08006916 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006916:	b480      	push	{r7}
 8006918:	b085      	sub	sp, #20
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
 800691e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800692c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	4313      	orrs	r3, r2
 8006934:	f043 0307 	orr.w	r3, r3, #7
 8006938:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	609a      	str	r2, [r3, #8]
}
 8006940:	bf00      	nop
 8006942:	3714      	adds	r7, #20
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
 8006958:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006966:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	021a      	lsls	r2, r3, #8
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	431a      	orrs	r2, r3
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	4313      	orrs	r3, r2
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	4313      	orrs	r3, r2
 8006978:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	609a      	str	r2, [r3, #8]
}
 8006980:	bf00      	nop
 8006982:	371c      	adds	r7, #28
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800699c:	2b01      	cmp	r3, #1
 800699e:	d101      	bne.n	80069a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069a0:	2302      	movs	r3, #2
 80069a2:	e050      	b.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2202      	movs	r2, #2
 80069b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a1c      	ldr	r2, [pc, #112]	; (8006a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d018      	beq.n	8006a1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069f0:	d013      	beq.n	8006a1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a18      	ldr	r2, [pc, #96]	; (8006a58 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d00e      	beq.n	8006a1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a16      	ldr	r2, [pc, #88]	; (8006a5c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d009      	beq.n	8006a1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a15      	ldr	r2, [pc, #84]	; (8006a60 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d004      	beq.n	8006a1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a13      	ldr	r2, [pc, #76]	; (8006a64 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d10c      	bne.n	8006a34 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	68ba      	ldr	r2, [r7, #8]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68ba      	ldr	r2, [r7, #8]
 8006a32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3714      	adds	r7, #20
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr
 8006a52:	bf00      	nop
 8006a54:	40010000 	.word	0x40010000
 8006a58:	40000400 	.word	0x40000400
 8006a5c:	40000800 	.word	0x40000800
 8006a60:	40000c00 	.word	0x40000c00
 8006a64:	40014000 	.word	0x40014000

08006a68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a70:	bf00      	nop
 8006a72:	370c      	adds	r7, #12
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <__errno>:
 8006a90:	4b01      	ldr	r3, [pc, #4]	; (8006a98 <__errno+0x8>)
 8006a92:	6818      	ldr	r0, [r3, #0]
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	2000000c 	.word	0x2000000c

08006a9c <__libc_init_array>:
 8006a9c:	b570      	push	{r4, r5, r6, lr}
 8006a9e:	4d0d      	ldr	r5, [pc, #52]	; (8006ad4 <__libc_init_array+0x38>)
 8006aa0:	4c0d      	ldr	r4, [pc, #52]	; (8006ad8 <__libc_init_array+0x3c>)
 8006aa2:	1b64      	subs	r4, r4, r5
 8006aa4:	10a4      	asrs	r4, r4, #2
 8006aa6:	2600      	movs	r6, #0
 8006aa8:	42a6      	cmp	r6, r4
 8006aaa:	d109      	bne.n	8006ac0 <__libc_init_array+0x24>
 8006aac:	4d0b      	ldr	r5, [pc, #44]	; (8006adc <__libc_init_array+0x40>)
 8006aae:	4c0c      	ldr	r4, [pc, #48]	; (8006ae0 <__libc_init_array+0x44>)
 8006ab0:	f002 fec2 	bl	8009838 <_init>
 8006ab4:	1b64      	subs	r4, r4, r5
 8006ab6:	10a4      	asrs	r4, r4, #2
 8006ab8:	2600      	movs	r6, #0
 8006aba:	42a6      	cmp	r6, r4
 8006abc:	d105      	bne.n	8006aca <__libc_init_array+0x2e>
 8006abe:	bd70      	pop	{r4, r5, r6, pc}
 8006ac0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ac4:	4798      	blx	r3
 8006ac6:	3601      	adds	r6, #1
 8006ac8:	e7ee      	b.n	8006aa8 <__libc_init_array+0xc>
 8006aca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ace:	4798      	blx	r3
 8006ad0:	3601      	adds	r6, #1
 8006ad2:	e7f2      	b.n	8006aba <__libc_init_array+0x1e>
 8006ad4:	0800a2fc 	.word	0x0800a2fc
 8006ad8:	0800a2fc 	.word	0x0800a2fc
 8006adc:	0800a2fc 	.word	0x0800a2fc
 8006ae0:	0800a300 	.word	0x0800a300

08006ae4 <memcpy>:
 8006ae4:	440a      	add	r2, r1
 8006ae6:	4291      	cmp	r1, r2
 8006ae8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006aec:	d100      	bne.n	8006af0 <memcpy+0xc>
 8006aee:	4770      	bx	lr
 8006af0:	b510      	push	{r4, lr}
 8006af2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006af6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006afa:	4291      	cmp	r1, r2
 8006afc:	d1f9      	bne.n	8006af2 <memcpy+0xe>
 8006afe:	bd10      	pop	{r4, pc}

08006b00 <memset>:
 8006b00:	4402      	add	r2, r0
 8006b02:	4603      	mov	r3, r0
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d100      	bne.n	8006b0a <memset+0xa>
 8006b08:	4770      	bx	lr
 8006b0a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b0e:	e7f9      	b.n	8006b04 <memset+0x4>

08006b10 <__cvt>:
 8006b10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b14:	ec55 4b10 	vmov	r4, r5, d0
 8006b18:	2d00      	cmp	r5, #0
 8006b1a:	460e      	mov	r6, r1
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	462b      	mov	r3, r5
 8006b20:	bfbb      	ittet	lt
 8006b22:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006b26:	461d      	movlt	r5, r3
 8006b28:	2300      	movge	r3, #0
 8006b2a:	232d      	movlt	r3, #45	; 0x2d
 8006b2c:	700b      	strb	r3, [r1, #0]
 8006b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b30:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006b34:	4691      	mov	r9, r2
 8006b36:	f023 0820 	bic.w	r8, r3, #32
 8006b3a:	bfbc      	itt	lt
 8006b3c:	4622      	movlt	r2, r4
 8006b3e:	4614      	movlt	r4, r2
 8006b40:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b44:	d005      	beq.n	8006b52 <__cvt+0x42>
 8006b46:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006b4a:	d100      	bne.n	8006b4e <__cvt+0x3e>
 8006b4c:	3601      	adds	r6, #1
 8006b4e:	2102      	movs	r1, #2
 8006b50:	e000      	b.n	8006b54 <__cvt+0x44>
 8006b52:	2103      	movs	r1, #3
 8006b54:	ab03      	add	r3, sp, #12
 8006b56:	9301      	str	r3, [sp, #4]
 8006b58:	ab02      	add	r3, sp, #8
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	ec45 4b10 	vmov	d0, r4, r5
 8006b60:	4653      	mov	r3, sl
 8006b62:	4632      	mov	r2, r6
 8006b64:	f000 fcf8 	bl	8007558 <_dtoa_r>
 8006b68:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006b6c:	4607      	mov	r7, r0
 8006b6e:	d102      	bne.n	8006b76 <__cvt+0x66>
 8006b70:	f019 0f01 	tst.w	r9, #1
 8006b74:	d022      	beq.n	8006bbc <__cvt+0xac>
 8006b76:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b7a:	eb07 0906 	add.w	r9, r7, r6
 8006b7e:	d110      	bne.n	8006ba2 <__cvt+0x92>
 8006b80:	783b      	ldrb	r3, [r7, #0]
 8006b82:	2b30      	cmp	r3, #48	; 0x30
 8006b84:	d10a      	bne.n	8006b9c <__cvt+0x8c>
 8006b86:	2200      	movs	r2, #0
 8006b88:	2300      	movs	r3, #0
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	4629      	mov	r1, r5
 8006b8e:	f7f9 ffa3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b92:	b918      	cbnz	r0, 8006b9c <__cvt+0x8c>
 8006b94:	f1c6 0601 	rsb	r6, r6, #1
 8006b98:	f8ca 6000 	str.w	r6, [sl]
 8006b9c:	f8da 3000 	ldr.w	r3, [sl]
 8006ba0:	4499      	add	r9, r3
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	4629      	mov	r1, r5
 8006baa:	f7f9 ff95 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bae:	b108      	cbz	r0, 8006bb4 <__cvt+0xa4>
 8006bb0:	f8cd 900c 	str.w	r9, [sp, #12]
 8006bb4:	2230      	movs	r2, #48	; 0x30
 8006bb6:	9b03      	ldr	r3, [sp, #12]
 8006bb8:	454b      	cmp	r3, r9
 8006bba:	d307      	bcc.n	8006bcc <__cvt+0xbc>
 8006bbc:	9b03      	ldr	r3, [sp, #12]
 8006bbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bc0:	1bdb      	subs	r3, r3, r7
 8006bc2:	4638      	mov	r0, r7
 8006bc4:	6013      	str	r3, [r2, #0]
 8006bc6:	b004      	add	sp, #16
 8006bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bcc:	1c59      	adds	r1, r3, #1
 8006bce:	9103      	str	r1, [sp, #12]
 8006bd0:	701a      	strb	r2, [r3, #0]
 8006bd2:	e7f0      	b.n	8006bb6 <__cvt+0xa6>

08006bd4 <__exponent>:
 8006bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2900      	cmp	r1, #0
 8006bda:	bfb8      	it	lt
 8006bdc:	4249      	neglt	r1, r1
 8006bde:	f803 2b02 	strb.w	r2, [r3], #2
 8006be2:	bfb4      	ite	lt
 8006be4:	222d      	movlt	r2, #45	; 0x2d
 8006be6:	222b      	movge	r2, #43	; 0x2b
 8006be8:	2909      	cmp	r1, #9
 8006bea:	7042      	strb	r2, [r0, #1]
 8006bec:	dd2a      	ble.n	8006c44 <__exponent+0x70>
 8006bee:	f10d 0407 	add.w	r4, sp, #7
 8006bf2:	46a4      	mov	ip, r4
 8006bf4:	270a      	movs	r7, #10
 8006bf6:	46a6      	mov	lr, r4
 8006bf8:	460a      	mov	r2, r1
 8006bfa:	fb91 f6f7 	sdiv	r6, r1, r7
 8006bfe:	fb07 1516 	mls	r5, r7, r6, r1
 8006c02:	3530      	adds	r5, #48	; 0x30
 8006c04:	2a63      	cmp	r2, #99	; 0x63
 8006c06:	f104 34ff 	add.w	r4, r4, #4294967295
 8006c0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006c0e:	4631      	mov	r1, r6
 8006c10:	dcf1      	bgt.n	8006bf6 <__exponent+0x22>
 8006c12:	3130      	adds	r1, #48	; 0x30
 8006c14:	f1ae 0502 	sub.w	r5, lr, #2
 8006c18:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006c1c:	1c44      	adds	r4, r0, #1
 8006c1e:	4629      	mov	r1, r5
 8006c20:	4561      	cmp	r1, ip
 8006c22:	d30a      	bcc.n	8006c3a <__exponent+0x66>
 8006c24:	f10d 0209 	add.w	r2, sp, #9
 8006c28:	eba2 020e 	sub.w	r2, r2, lr
 8006c2c:	4565      	cmp	r5, ip
 8006c2e:	bf88      	it	hi
 8006c30:	2200      	movhi	r2, #0
 8006c32:	4413      	add	r3, r2
 8006c34:	1a18      	subs	r0, r3, r0
 8006c36:	b003      	add	sp, #12
 8006c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c3e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006c42:	e7ed      	b.n	8006c20 <__exponent+0x4c>
 8006c44:	2330      	movs	r3, #48	; 0x30
 8006c46:	3130      	adds	r1, #48	; 0x30
 8006c48:	7083      	strb	r3, [r0, #2]
 8006c4a:	70c1      	strb	r1, [r0, #3]
 8006c4c:	1d03      	adds	r3, r0, #4
 8006c4e:	e7f1      	b.n	8006c34 <__exponent+0x60>

08006c50 <_printf_float>:
 8006c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c54:	ed2d 8b02 	vpush	{d8}
 8006c58:	b08d      	sub	sp, #52	; 0x34
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006c60:	4616      	mov	r6, r2
 8006c62:	461f      	mov	r7, r3
 8006c64:	4605      	mov	r5, r0
 8006c66:	f001 fa63 	bl	8008130 <_localeconv_r>
 8006c6a:	f8d0 a000 	ldr.w	sl, [r0]
 8006c6e:	4650      	mov	r0, sl
 8006c70:	f7f9 fab6 	bl	80001e0 <strlen>
 8006c74:	2300      	movs	r3, #0
 8006c76:	930a      	str	r3, [sp, #40]	; 0x28
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	9305      	str	r3, [sp, #20]
 8006c7c:	f8d8 3000 	ldr.w	r3, [r8]
 8006c80:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006c84:	3307      	adds	r3, #7
 8006c86:	f023 0307 	bic.w	r3, r3, #7
 8006c8a:	f103 0208 	add.w	r2, r3, #8
 8006c8e:	f8c8 2000 	str.w	r2, [r8]
 8006c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c96:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c9a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006ca2:	9307      	str	r3, [sp, #28]
 8006ca4:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ca8:	ee08 0a10 	vmov	s16, r0
 8006cac:	4b9f      	ldr	r3, [pc, #636]	; (8006f2c <_printf_float+0x2dc>)
 8006cae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8006cb6:	f7f9 ff41 	bl	8000b3c <__aeabi_dcmpun>
 8006cba:	bb88      	cbnz	r0, 8006d20 <_printf_float+0xd0>
 8006cbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cc0:	4b9a      	ldr	r3, [pc, #616]	; (8006f2c <_printf_float+0x2dc>)
 8006cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006cc6:	f7f9 ff1b 	bl	8000b00 <__aeabi_dcmple>
 8006cca:	bb48      	cbnz	r0, 8006d20 <_printf_float+0xd0>
 8006ccc:	2200      	movs	r2, #0
 8006cce:	2300      	movs	r3, #0
 8006cd0:	4640      	mov	r0, r8
 8006cd2:	4649      	mov	r1, r9
 8006cd4:	f7f9 ff0a 	bl	8000aec <__aeabi_dcmplt>
 8006cd8:	b110      	cbz	r0, 8006ce0 <_printf_float+0x90>
 8006cda:	232d      	movs	r3, #45	; 0x2d
 8006cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ce0:	4b93      	ldr	r3, [pc, #588]	; (8006f30 <_printf_float+0x2e0>)
 8006ce2:	4894      	ldr	r0, [pc, #592]	; (8006f34 <_printf_float+0x2e4>)
 8006ce4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006ce8:	bf94      	ite	ls
 8006cea:	4698      	movls	r8, r3
 8006cec:	4680      	movhi	r8, r0
 8006cee:	2303      	movs	r3, #3
 8006cf0:	6123      	str	r3, [r4, #16]
 8006cf2:	9b05      	ldr	r3, [sp, #20]
 8006cf4:	f023 0204 	bic.w	r2, r3, #4
 8006cf8:	6022      	str	r2, [r4, #0]
 8006cfa:	f04f 0900 	mov.w	r9, #0
 8006cfe:	9700      	str	r7, [sp, #0]
 8006d00:	4633      	mov	r3, r6
 8006d02:	aa0b      	add	r2, sp, #44	; 0x2c
 8006d04:	4621      	mov	r1, r4
 8006d06:	4628      	mov	r0, r5
 8006d08:	f000 f9d8 	bl	80070bc <_printf_common>
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	f040 8090 	bne.w	8006e32 <_printf_float+0x1e2>
 8006d12:	f04f 30ff 	mov.w	r0, #4294967295
 8006d16:	b00d      	add	sp, #52	; 0x34
 8006d18:	ecbd 8b02 	vpop	{d8}
 8006d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d20:	4642      	mov	r2, r8
 8006d22:	464b      	mov	r3, r9
 8006d24:	4640      	mov	r0, r8
 8006d26:	4649      	mov	r1, r9
 8006d28:	f7f9 ff08 	bl	8000b3c <__aeabi_dcmpun>
 8006d2c:	b140      	cbz	r0, 8006d40 <_printf_float+0xf0>
 8006d2e:	464b      	mov	r3, r9
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	bfbc      	itt	lt
 8006d34:	232d      	movlt	r3, #45	; 0x2d
 8006d36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006d3a:	487f      	ldr	r0, [pc, #508]	; (8006f38 <_printf_float+0x2e8>)
 8006d3c:	4b7f      	ldr	r3, [pc, #508]	; (8006f3c <_printf_float+0x2ec>)
 8006d3e:	e7d1      	b.n	8006ce4 <_printf_float+0x94>
 8006d40:	6863      	ldr	r3, [r4, #4]
 8006d42:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006d46:	9206      	str	r2, [sp, #24]
 8006d48:	1c5a      	adds	r2, r3, #1
 8006d4a:	d13f      	bne.n	8006dcc <_printf_float+0x17c>
 8006d4c:	2306      	movs	r3, #6
 8006d4e:	6063      	str	r3, [r4, #4]
 8006d50:	9b05      	ldr	r3, [sp, #20]
 8006d52:	6861      	ldr	r1, [r4, #4]
 8006d54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006d58:	2300      	movs	r3, #0
 8006d5a:	9303      	str	r3, [sp, #12]
 8006d5c:	ab0a      	add	r3, sp, #40	; 0x28
 8006d5e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006d62:	ab09      	add	r3, sp, #36	; 0x24
 8006d64:	ec49 8b10 	vmov	d0, r8, r9
 8006d68:	9300      	str	r3, [sp, #0]
 8006d6a:	6022      	str	r2, [r4, #0]
 8006d6c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006d70:	4628      	mov	r0, r5
 8006d72:	f7ff fecd 	bl	8006b10 <__cvt>
 8006d76:	9b06      	ldr	r3, [sp, #24]
 8006d78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d7a:	2b47      	cmp	r3, #71	; 0x47
 8006d7c:	4680      	mov	r8, r0
 8006d7e:	d108      	bne.n	8006d92 <_printf_float+0x142>
 8006d80:	1cc8      	adds	r0, r1, #3
 8006d82:	db02      	blt.n	8006d8a <_printf_float+0x13a>
 8006d84:	6863      	ldr	r3, [r4, #4]
 8006d86:	4299      	cmp	r1, r3
 8006d88:	dd41      	ble.n	8006e0e <_printf_float+0x1be>
 8006d8a:	f1ab 0b02 	sub.w	fp, fp, #2
 8006d8e:	fa5f fb8b 	uxtb.w	fp, fp
 8006d92:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d96:	d820      	bhi.n	8006dda <_printf_float+0x18a>
 8006d98:	3901      	subs	r1, #1
 8006d9a:	465a      	mov	r2, fp
 8006d9c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006da0:	9109      	str	r1, [sp, #36]	; 0x24
 8006da2:	f7ff ff17 	bl	8006bd4 <__exponent>
 8006da6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006da8:	1813      	adds	r3, r2, r0
 8006daa:	2a01      	cmp	r2, #1
 8006dac:	4681      	mov	r9, r0
 8006dae:	6123      	str	r3, [r4, #16]
 8006db0:	dc02      	bgt.n	8006db8 <_printf_float+0x168>
 8006db2:	6822      	ldr	r2, [r4, #0]
 8006db4:	07d2      	lsls	r2, r2, #31
 8006db6:	d501      	bpl.n	8006dbc <_printf_float+0x16c>
 8006db8:	3301      	adds	r3, #1
 8006dba:	6123      	str	r3, [r4, #16]
 8006dbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d09c      	beq.n	8006cfe <_printf_float+0xae>
 8006dc4:	232d      	movs	r3, #45	; 0x2d
 8006dc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dca:	e798      	b.n	8006cfe <_printf_float+0xae>
 8006dcc:	9a06      	ldr	r2, [sp, #24]
 8006dce:	2a47      	cmp	r2, #71	; 0x47
 8006dd0:	d1be      	bne.n	8006d50 <_printf_float+0x100>
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1bc      	bne.n	8006d50 <_printf_float+0x100>
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e7b9      	b.n	8006d4e <_printf_float+0xfe>
 8006dda:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006dde:	d118      	bne.n	8006e12 <_printf_float+0x1c2>
 8006de0:	2900      	cmp	r1, #0
 8006de2:	6863      	ldr	r3, [r4, #4]
 8006de4:	dd0b      	ble.n	8006dfe <_printf_float+0x1ae>
 8006de6:	6121      	str	r1, [r4, #16]
 8006de8:	b913      	cbnz	r3, 8006df0 <_printf_float+0x1a0>
 8006dea:	6822      	ldr	r2, [r4, #0]
 8006dec:	07d0      	lsls	r0, r2, #31
 8006dee:	d502      	bpl.n	8006df6 <_printf_float+0x1a6>
 8006df0:	3301      	adds	r3, #1
 8006df2:	440b      	add	r3, r1
 8006df4:	6123      	str	r3, [r4, #16]
 8006df6:	65a1      	str	r1, [r4, #88]	; 0x58
 8006df8:	f04f 0900 	mov.w	r9, #0
 8006dfc:	e7de      	b.n	8006dbc <_printf_float+0x16c>
 8006dfe:	b913      	cbnz	r3, 8006e06 <_printf_float+0x1b6>
 8006e00:	6822      	ldr	r2, [r4, #0]
 8006e02:	07d2      	lsls	r2, r2, #31
 8006e04:	d501      	bpl.n	8006e0a <_printf_float+0x1ba>
 8006e06:	3302      	adds	r3, #2
 8006e08:	e7f4      	b.n	8006df4 <_printf_float+0x1a4>
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e7f2      	b.n	8006df4 <_printf_float+0x1a4>
 8006e0e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006e12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e14:	4299      	cmp	r1, r3
 8006e16:	db05      	blt.n	8006e24 <_printf_float+0x1d4>
 8006e18:	6823      	ldr	r3, [r4, #0]
 8006e1a:	6121      	str	r1, [r4, #16]
 8006e1c:	07d8      	lsls	r0, r3, #31
 8006e1e:	d5ea      	bpl.n	8006df6 <_printf_float+0x1a6>
 8006e20:	1c4b      	adds	r3, r1, #1
 8006e22:	e7e7      	b.n	8006df4 <_printf_float+0x1a4>
 8006e24:	2900      	cmp	r1, #0
 8006e26:	bfd4      	ite	le
 8006e28:	f1c1 0202 	rsble	r2, r1, #2
 8006e2c:	2201      	movgt	r2, #1
 8006e2e:	4413      	add	r3, r2
 8006e30:	e7e0      	b.n	8006df4 <_printf_float+0x1a4>
 8006e32:	6823      	ldr	r3, [r4, #0]
 8006e34:	055a      	lsls	r2, r3, #21
 8006e36:	d407      	bmi.n	8006e48 <_printf_float+0x1f8>
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	4642      	mov	r2, r8
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4628      	mov	r0, r5
 8006e40:	47b8      	blx	r7
 8006e42:	3001      	adds	r0, #1
 8006e44:	d12c      	bne.n	8006ea0 <_printf_float+0x250>
 8006e46:	e764      	b.n	8006d12 <_printf_float+0xc2>
 8006e48:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e4c:	f240 80e0 	bls.w	8007010 <_printf_float+0x3c0>
 8006e50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e54:	2200      	movs	r2, #0
 8006e56:	2300      	movs	r3, #0
 8006e58:	f7f9 fe3e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e5c:	2800      	cmp	r0, #0
 8006e5e:	d034      	beq.n	8006eca <_printf_float+0x27a>
 8006e60:	4a37      	ldr	r2, [pc, #220]	; (8006f40 <_printf_float+0x2f0>)
 8006e62:	2301      	movs	r3, #1
 8006e64:	4631      	mov	r1, r6
 8006e66:	4628      	mov	r0, r5
 8006e68:	47b8      	blx	r7
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	f43f af51 	beq.w	8006d12 <_printf_float+0xc2>
 8006e70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e74:	429a      	cmp	r2, r3
 8006e76:	db02      	blt.n	8006e7e <_printf_float+0x22e>
 8006e78:	6823      	ldr	r3, [r4, #0]
 8006e7a:	07d8      	lsls	r0, r3, #31
 8006e7c:	d510      	bpl.n	8006ea0 <_printf_float+0x250>
 8006e7e:	ee18 3a10 	vmov	r3, s16
 8006e82:	4652      	mov	r2, sl
 8006e84:	4631      	mov	r1, r6
 8006e86:	4628      	mov	r0, r5
 8006e88:	47b8      	blx	r7
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	f43f af41 	beq.w	8006d12 <_printf_float+0xc2>
 8006e90:	f04f 0800 	mov.w	r8, #0
 8006e94:	f104 091a 	add.w	r9, r4, #26
 8006e98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	4543      	cmp	r3, r8
 8006e9e:	dc09      	bgt.n	8006eb4 <_printf_float+0x264>
 8006ea0:	6823      	ldr	r3, [r4, #0]
 8006ea2:	079b      	lsls	r3, r3, #30
 8006ea4:	f100 8105 	bmi.w	80070b2 <_printf_float+0x462>
 8006ea8:	68e0      	ldr	r0, [r4, #12]
 8006eaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006eac:	4298      	cmp	r0, r3
 8006eae:	bfb8      	it	lt
 8006eb0:	4618      	movlt	r0, r3
 8006eb2:	e730      	b.n	8006d16 <_printf_float+0xc6>
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	464a      	mov	r2, r9
 8006eb8:	4631      	mov	r1, r6
 8006eba:	4628      	mov	r0, r5
 8006ebc:	47b8      	blx	r7
 8006ebe:	3001      	adds	r0, #1
 8006ec0:	f43f af27 	beq.w	8006d12 <_printf_float+0xc2>
 8006ec4:	f108 0801 	add.w	r8, r8, #1
 8006ec8:	e7e6      	b.n	8006e98 <_printf_float+0x248>
 8006eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	dc39      	bgt.n	8006f44 <_printf_float+0x2f4>
 8006ed0:	4a1b      	ldr	r2, [pc, #108]	; (8006f40 <_printf_float+0x2f0>)
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	4631      	mov	r1, r6
 8006ed6:	4628      	mov	r0, r5
 8006ed8:	47b8      	blx	r7
 8006eda:	3001      	adds	r0, #1
 8006edc:	f43f af19 	beq.w	8006d12 <_printf_float+0xc2>
 8006ee0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	d102      	bne.n	8006eee <_printf_float+0x29e>
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	07d9      	lsls	r1, r3, #31
 8006eec:	d5d8      	bpl.n	8006ea0 <_printf_float+0x250>
 8006eee:	ee18 3a10 	vmov	r3, s16
 8006ef2:	4652      	mov	r2, sl
 8006ef4:	4631      	mov	r1, r6
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	47b8      	blx	r7
 8006efa:	3001      	adds	r0, #1
 8006efc:	f43f af09 	beq.w	8006d12 <_printf_float+0xc2>
 8006f00:	f04f 0900 	mov.w	r9, #0
 8006f04:	f104 0a1a 	add.w	sl, r4, #26
 8006f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f0a:	425b      	negs	r3, r3
 8006f0c:	454b      	cmp	r3, r9
 8006f0e:	dc01      	bgt.n	8006f14 <_printf_float+0x2c4>
 8006f10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f12:	e792      	b.n	8006e3a <_printf_float+0x1ea>
 8006f14:	2301      	movs	r3, #1
 8006f16:	4652      	mov	r2, sl
 8006f18:	4631      	mov	r1, r6
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	47b8      	blx	r7
 8006f1e:	3001      	adds	r0, #1
 8006f20:	f43f aef7 	beq.w	8006d12 <_printf_float+0xc2>
 8006f24:	f109 0901 	add.w	r9, r9, #1
 8006f28:	e7ee      	b.n	8006f08 <_printf_float+0x2b8>
 8006f2a:	bf00      	nop
 8006f2c:	7fefffff 	.word	0x7fefffff
 8006f30:	08009f18 	.word	0x08009f18
 8006f34:	08009f1c 	.word	0x08009f1c
 8006f38:	08009f24 	.word	0x08009f24
 8006f3c:	08009f20 	.word	0x08009f20
 8006f40:	08009f28 	.word	0x08009f28
 8006f44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	bfa8      	it	ge
 8006f4c:	461a      	movge	r2, r3
 8006f4e:	2a00      	cmp	r2, #0
 8006f50:	4691      	mov	r9, r2
 8006f52:	dc37      	bgt.n	8006fc4 <_printf_float+0x374>
 8006f54:	f04f 0b00 	mov.w	fp, #0
 8006f58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f5c:	f104 021a 	add.w	r2, r4, #26
 8006f60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f62:	9305      	str	r3, [sp, #20]
 8006f64:	eba3 0309 	sub.w	r3, r3, r9
 8006f68:	455b      	cmp	r3, fp
 8006f6a:	dc33      	bgt.n	8006fd4 <_printf_float+0x384>
 8006f6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f70:	429a      	cmp	r2, r3
 8006f72:	db3b      	blt.n	8006fec <_printf_float+0x39c>
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	07da      	lsls	r2, r3, #31
 8006f78:	d438      	bmi.n	8006fec <_printf_float+0x39c>
 8006f7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f7c:	9b05      	ldr	r3, [sp, #20]
 8006f7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	eba2 0901 	sub.w	r9, r2, r1
 8006f86:	4599      	cmp	r9, r3
 8006f88:	bfa8      	it	ge
 8006f8a:	4699      	movge	r9, r3
 8006f8c:	f1b9 0f00 	cmp.w	r9, #0
 8006f90:	dc35      	bgt.n	8006ffe <_printf_float+0x3ae>
 8006f92:	f04f 0800 	mov.w	r8, #0
 8006f96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f9a:	f104 0a1a 	add.w	sl, r4, #26
 8006f9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fa2:	1a9b      	subs	r3, r3, r2
 8006fa4:	eba3 0309 	sub.w	r3, r3, r9
 8006fa8:	4543      	cmp	r3, r8
 8006faa:	f77f af79 	ble.w	8006ea0 <_printf_float+0x250>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	4652      	mov	r2, sl
 8006fb2:	4631      	mov	r1, r6
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	47b8      	blx	r7
 8006fb8:	3001      	adds	r0, #1
 8006fba:	f43f aeaa 	beq.w	8006d12 <_printf_float+0xc2>
 8006fbe:	f108 0801 	add.w	r8, r8, #1
 8006fc2:	e7ec      	b.n	8006f9e <_printf_float+0x34e>
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	4631      	mov	r1, r6
 8006fc8:	4642      	mov	r2, r8
 8006fca:	4628      	mov	r0, r5
 8006fcc:	47b8      	blx	r7
 8006fce:	3001      	adds	r0, #1
 8006fd0:	d1c0      	bne.n	8006f54 <_printf_float+0x304>
 8006fd2:	e69e      	b.n	8006d12 <_printf_float+0xc2>
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	4631      	mov	r1, r6
 8006fd8:	4628      	mov	r0, r5
 8006fda:	9205      	str	r2, [sp, #20]
 8006fdc:	47b8      	blx	r7
 8006fde:	3001      	adds	r0, #1
 8006fe0:	f43f ae97 	beq.w	8006d12 <_printf_float+0xc2>
 8006fe4:	9a05      	ldr	r2, [sp, #20]
 8006fe6:	f10b 0b01 	add.w	fp, fp, #1
 8006fea:	e7b9      	b.n	8006f60 <_printf_float+0x310>
 8006fec:	ee18 3a10 	vmov	r3, s16
 8006ff0:	4652      	mov	r2, sl
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	47b8      	blx	r7
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	d1be      	bne.n	8006f7a <_printf_float+0x32a>
 8006ffc:	e689      	b.n	8006d12 <_printf_float+0xc2>
 8006ffe:	9a05      	ldr	r2, [sp, #20]
 8007000:	464b      	mov	r3, r9
 8007002:	4442      	add	r2, r8
 8007004:	4631      	mov	r1, r6
 8007006:	4628      	mov	r0, r5
 8007008:	47b8      	blx	r7
 800700a:	3001      	adds	r0, #1
 800700c:	d1c1      	bne.n	8006f92 <_printf_float+0x342>
 800700e:	e680      	b.n	8006d12 <_printf_float+0xc2>
 8007010:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007012:	2a01      	cmp	r2, #1
 8007014:	dc01      	bgt.n	800701a <_printf_float+0x3ca>
 8007016:	07db      	lsls	r3, r3, #31
 8007018:	d538      	bpl.n	800708c <_printf_float+0x43c>
 800701a:	2301      	movs	r3, #1
 800701c:	4642      	mov	r2, r8
 800701e:	4631      	mov	r1, r6
 8007020:	4628      	mov	r0, r5
 8007022:	47b8      	blx	r7
 8007024:	3001      	adds	r0, #1
 8007026:	f43f ae74 	beq.w	8006d12 <_printf_float+0xc2>
 800702a:	ee18 3a10 	vmov	r3, s16
 800702e:	4652      	mov	r2, sl
 8007030:	4631      	mov	r1, r6
 8007032:	4628      	mov	r0, r5
 8007034:	47b8      	blx	r7
 8007036:	3001      	adds	r0, #1
 8007038:	f43f ae6b 	beq.w	8006d12 <_printf_float+0xc2>
 800703c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007040:	2200      	movs	r2, #0
 8007042:	2300      	movs	r3, #0
 8007044:	f7f9 fd48 	bl	8000ad8 <__aeabi_dcmpeq>
 8007048:	b9d8      	cbnz	r0, 8007082 <_printf_float+0x432>
 800704a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800704c:	f108 0201 	add.w	r2, r8, #1
 8007050:	3b01      	subs	r3, #1
 8007052:	4631      	mov	r1, r6
 8007054:	4628      	mov	r0, r5
 8007056:	47b8      	blx	r7
 8007058:	3001      	adds	r0, #1
 800705a:	d10e      	bne.n	800707a <_printf_float+0x42a>
 800705c:	e659      	b.n	8006d12 <_printf_float+0xc2>
 800705e:	2301      	movs	r3, #1
 8007060:	4652      	mov	r2, sl
 8007062:	4631      	mov	r1, r6
 8007064:	4628      	mov	r0, r5
 8007066:	47b8      	blx	r7
 8007068:	3001      	adds	r0, #1
 800706a:	f43f ae52 	beq.w	8006d12 <_printf_float+0xc2>
 800706e:	f108 0801 	add.w	r8, r8, #1
 8007072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007074:	3b01      	subs	r3, #1
 8007076:	4543      	cmp	r3, r8
 8007078:	dcf1      	bgt.n	800705e <_printf_float+0x40e>
 800707a:	464b      	mov	r3, r9
 800707c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007080:	e6dc      	b.n	8006e3c <_printf_float+0x1ec>
 8007082:	f04f 0800 	mov.w	r8, #0
 8007086:	f104 0a1a 	add.w	sl, r4, #26
 800708a:	e7f2      	b.n	8007072 <_printf_float+0x422>
 800708c:	2301      	movs	r3, #1
 800708e:	4642      	mov	r2, r8
 8007090:	e7df      	b.n	8007052 <_printf_float+0x402>
 8007092:	2301      	movs	r3, #1
 8007094:	464a      	mov	r2, r9
 8007096:	4631      	mov	r1, r6
 8007098:	4628      	mov	r0, r5
 800709a:	47b8      	blx	r7
 800709c:	3001      	adds	r0, #1
 800709e:	f43f ae38 	beq.w	8006d12 <_printf_float+0xc2>
 80070a2:	f108 0801 	add.w	r8, r8, #1
 80070a6:	68e3      	ldr	r3, [r4, #12]
 80070a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070aa:	1a5b      	subs	r3, r3, r1
 80070ac:	4543      	cmp	r3, r8
 80070ae:	dcf0      	bgt.n	8007092 <_printf_float+0x442>
 80070b0:	e6fa      	b.n	8006ea8 <_printf_float+0x258>
 80070b2:	f04f 0800 	mov.w	r8, #0
 80070b6:	f104 0919 	add.w	r9, r4, #25
 80070ba:	e7f4      	b.n	80070a6 <_printf_float+0x456>

080070bc <_printf_common>:
 80070bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070c0:	4616      	mov	r6, r2
 80070c2:	4699      	mov	r9, r3
 80070c4:	688a      	ldr	r2, [r1, #8]
 80070c6:	690b      	ldr	r3, [r1, #16]
 80070c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80070cc:	4293      	cmp	r3, r2
 80070ce:	bfb8      	it	lt
 80070d0:	4613      	movlt	r3, r2
 80070d2:	6033      	str	r3, [r6, #0]
 80070d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070d8:	4607      	mov	r7, r0
 80070da:	460c      	mov	r4, r1
 80070dc:	b10a      	cbz	r2, 80070e2 <_printf_common+0x26>
 80070de:	3301      	adds	r3, #1
 80070e0:	6033      	str	r3, [r6, #0]
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	0699      	lsls	r1, r3, #26
 80070e6:	bf42      	ittt	mi
 80070e8:	6833      	ldrmi	r3, [r6, #0]
 80070ea:	3302      	addmi	r3, #2
 80070ec:	6033      	strmi	r3, [r6, #0]
 80070ee:	6825      	ldr	r5, [r4, #0]
 80070f0:	f015 0506 	ands.w	r5, r5, #6
 80070f4:	d106      	bne.n	8007104 <_printf_common+0x48>
 80070f6:	f104 0a19 	add.w	sl, r4, #25
 80070fa:	68e3      	ldr	r3, [r4, #12]
 80070fc:	6832      	ldr	r2, [r6, #0]
 80070fe:	1a9b      	subs	r3, r3, r2
 8007100:	42ab      	cmp	r3, r5
 8007102:	dc26      	bgt.n	8007152 <_printf_common+0x96>
 8007104:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007108:	1e13      	subs	r3, r2, #0
 800710a:	6822      	ldr	r2, [r4, #0]
 800710c:	bf18      	it	ne
 800710e:	2301      	movne	r3, #1
 8007110:	0692      	lsls	r2, r2, #26
 8007112:	d42b      	bmi.n	800716c <_printf_common+0xb0>
 8007114:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007118:	4649      	mov	r1, r9
 800711a:	4638      	mov	r0, r7
 800711c:	47c0      	blx	r8
 800711e:	3001      	adds	r0, #1
 8007120:	d01e      	beq.n	8007160 <_printf_common+0xa4>
 8007122:	6823      	ldr	r3, [r4, #0]
 8007124:	68e5      	ldr	r5, [r4, #12]
 8007126:	6832      	ldr	r2, [r6, #0]
 8007128:	f003 0306 	and.w	r3, r3, #6
 800712c:	2b04      	cmp	r3, #4
 800712e:	bf08      	it	eq
 8007130:	1aad      	subeq	r5, r5, r2
 8007132:	68a3      	ldr	r3, [r4, #8]
 8007134:	6922      	ldr	r2, [r4, #16]
 8007136:	bf0c      	ite	eq
 8007138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800713c:	2500      	movne	r5, #0
 800713e:	4293      	cmp	r3, r2
 8007140:	bfc4      	itt	gt
 8007142:	1a9b      	subgt	r3, r3, r2
 8007144:	18ed      	addgt	r5, r5, r3
 8007146:	2600      	movs	r6, #0
 8007148:	341a      	adds	r4, #26
 800714a:	42b5      	cmp	r5, r6
 800714c:	d11a      	bne.n	8007184 <_printf_common+0xc8>
 800714e:	2000      	movs	r0, #0
 8007150:	e008      	b.n	8007164 <_printf_common+0xa8>
 8007152:	2301      	movs	r3, #1
 8007154:	4652      	mov	r2, sl
 8007156:	4649      	mov	r1, r9
 8007158:	4638      	mov	r0, r7
 800715a:	47c0      	blx	r8
 800715c:	3001      	adds	r0, #1
 800715e:	d103      	bne.n	8007168 <_printf_common+0xac>
 8007160:	f04f 30ff 	mov.w	r0, #4294967295
 8007164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007168:	3501      	adds	r5, #1
 800716a:	e7c6      	b.n	80070fa <_printf_common+0x3e>
 800716c:	18e1      	adds	r1, r4, r3
 800716e:	1c5a      	adds	r2, r3, #1
 8007170:	2030      	movs	r0, #48	; 0x30
 8007172:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007176:	4422      	add	r2, r4
 8007178:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800717c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007180:	3302      	adds	r3, #2
 8007182:	e7c7      	b.n	8007114 <_printf_common+0x58>
 8007184:	2301      	movs	r3, #1
 8007186:	4622      	mov	r2, r4
 8007188:	4649      	mov	r1, r9
 800718a:	4638      	mov	r0, r7
 800718c:	47c0      	blx	r8
 800718e:	3001      	adds	r0, #1
 8007190:	d0e6      	beq.n	8007160 <_printf_common+0xa4>
 8007192:	3601      	adds	r6, #1
 8007194:	e7d9      	b.n	800714a <_printf_common+0x8e>
	...

08007198 <_printf_i>:
 8007198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800719c:	460c      	mov	r4, r1
 800719e:	4691      	mov	r9, r2
 80071a0:	7e27      	ldrb	r7, [r4, #24]
 80071a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80071a4:	2f78      	cmp	r7, #120	; 0x78
 80071a6:	4680      	mov	r8, r0
 80071a8:	469a      	mov	sl, r3
 80071aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071ae:	d807      	bhi.n	80071c0 <_printf_i+0x28>
 80071b0:	2f62      	cmp	r7, #98	; 0x62
 80071b2:	d80a      	bhi.n	80071ca <_printf_i+0x32>
 80071b4:	2f00      	cmp	r7, #0
 80071b6:	f000 80d8 	beq.w	800736a <_printf_i+0x1d2>
 80071ba:	2f58      	cmp	r7, #88	; 0x58
 80071bc:	f000 80a3 	beq.w	8007306 <_printf_i+0x16e>
 80071c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80071c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80071c8:	e03a      	b.n	8007240 <_printf_i+0xa8>
 80071ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80071ce:	2b15      	cmp	r3, #21
 80071d0:	d8f6      	bhi.n	80071c0 <_printf_i+0x28>
 80071d2:	a001      	add	r0, pc, #4	; (adr r0, 80071d8 <_printf_i+0x40>)
 80071d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80071d8:	08007231 	.word	0x08007231
 80071dc:	08007245 	.word	0x08007245
 80071e0:	080071c1 	.word	0x080071c1
 80071e4:	080071c1 	.word	0x080071c1
 80071e8:	080071c1 	.word	0x080071c1
 80071ec:	080071c1 	.word	0x080071c1
 80071f0:	08007245 	.word	0x08007245
 80071f4:	080071c1 	.word	0x080071c1
 80071f8:	080071c1 	.word	0x080071c1
 80071fc:	080071c1 	.word	0x080071c1
 8007200:	080071c1 	.word	0x080071c1
 8007204:	08007351 	.word	0x08007351
 8007208:	08007275 	.word	0x08007275
 800720c:	08007333 	.word	0x08007333
 8007210:	080071c1 	.word	0x080071c1
 8007214:	080071c1 	.word	0x080071c1
 8007218:	08007373 	.word	0x08007373
 800721c:	080071c1 	.word	0x080071c1
 8007220:	08007275 	.word	0x08007275
 8007224:	080071c1 	.word	0x080071c1
 8007228:	080071c1 	.word	0x080071c1
 800722c:	0800733b 	.word	0x0800733b
 8007230:	680b      	ldr	r3, [r1, #0]
 8007232:	1d1a      	adds	r2, r3, #4
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	600a      	str	r2, [r1, #0]
 8007238:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800723c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007240:	2301      	movs	r3, #1
 8007242:	e0a3      	b.n	800738c <_printf_i+0x1f4>
 8007244:	6825      	ldr	r5, [r4, #0]
 8007246:	6808      	ldr	r0, [r1, #0]
 8007248:	062e      	lsls	r6, r5, #24
 800724a:	f100 0304 	add.w	r3, r0, #4
 800724e:	d50a      	bpl.n	8007266 <_printf_i+0xce>
 8007250:	6805      	ldr	r5, [r0, #0]
 8007252:	600b      	str	r3, [r1, #0]
 8007254:	2d00      	cmp	r5, #0
 8007256:	da03      	bge.n	8007260 <_printf_i+0xc8>
 8007258:	232d      	movs	r3, #45	; 0x2d
 800725a:	426d      	negs	r5, r5
 800725c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007260:	485e      	ldr	r0, [pc, #376]	; (80073dc <_printf_i+0x244>)
 8007262:	230a      	movs	r3, #10
 8007264:	e019      	b.n	800729a <_printf_i+0x102>
 8007266:	f015 0f40 	tst.w	r5, #64	; 0x40
 800726a:	6805      	ldr	r5, [r0, #0]
 800726c:	600b      	str	r3, [r1, #0]
 800726e:	bf18      	it	ne
 8007270:	b22d      	sxthne	r5, r5
 8007272:	e7ef      	b.n	8007254 <_printf_i+0xbc>
 8007274:	680b      	ldr	r3, [r1, #0]
 8007276:	6825      	ldr	r5, [r4, #0]
 8007278:	1d18      	adds	r0, r3, #4
 800727a:	6008      	str	r0, [r1, #0]
 800727c:	0628      	lsls	r0, r5, #24
 800727e:	d501      	bpl.n	8007284 <_printf_i+0xec>
 8007280:	681d      	ldr	r5, [r3, #0]
 8007282:	e002      	b.n	800728a <_printf_i+0xf2>
 8007284:	0669      	lsls	r1, r5, #25
 8007286:	d5fb      	bpl.n	8007280 <_printf_i+0xe8>
 8007288:	881d      	ldrh	r5, [r3, #0]
 800728a:	4854      	ldr	r0, [pc, #336]	; (80073dc <_printf_i+0x244>)
 800728c:	2f6f      	cmp	r7, #111	; 0x6f
 800728e:	bf0c      	ite	eq
 8007290:	2308      	moveq	r3, #8
 8007292:	230a      	movne	r3, #10
 8007294:	2100      	movs	r1, #0
 8007296:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800729a:	6866      	ldr	r6, [r4, #4]
 800729c:	60a6      	str	r6, [r4, #8]
 800729e:	2e00      	cmp	r6, #0
 80072a0:	bfa2      	ittt	ge
 80072a2:	6821      	ldrge	r1, [r4, #0]
 80072a4:	f021 0104 	bicge.w	r1, r1, #4
 80072a8:	6021      	strge	r1, [r4, #0]
 80072aa:	b90d      	cbnz	r5, 80072b0 <_printf_i+0x118>
 80072ac:	2e00      	cmp	r6, #0
 80072ae:	d04d      	beq.n	800734c <_printf_i+0x1b4>
 80072b0:	4616      	mov	r6, r2
 80072b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80072b6:	fb03 5711 	mls	r7, r3, r1, r5
 80072ba:	5dc7      	ldrb	r7, [r0, r7]
 80072bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80072c0:	462f      	mov	r7, r5
 80072c2:	42bb      	cmp	r3, r7
 80072c4:	460d      	mov	r5, r1
 80072c6:	d9f4      	bls.n	80072b2 <_printf_i+0x11a>
 80072c8:	2b08      	cmp	r3, #8
 80072ca:	d10b      	bne.n	80072e4 <_printf_i+0x14c>
 80072cc:	6823      	ldr	r3, [r4, #0]
 80072ce:	07df      	lsls	r7, r3, #31
 80072d0:	d508      	bpl.n	80072e4 <_printf_i+0x14c>
 80072d2:	6923      	ldr	r3, [r4, #16]
 80072d4:	6861      	ldr	r1, [r4, #4]
 80072d6:	4299      	cmp	r1, r3
 80072d8:	bfde      	ittt	le
 80072da:	2330      	movle	r3, #48	; 0x30
 80072dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80072e4:	1b92      	subs	r2, r2, r6
 80072e6:	6122      	str	r2, [r4, #16]
 80072e8:	f8cd a000 	str.w	sl, [sp]
 80072ec:	464b      	mov	r3, r9
 80072ee:	aa03      	add	r2, sp, #12
 80072f0:	4621      	mov	r1, r4
 80072f2:	4640      	mov	r0, r8
 80072f4:	f7ff fee2 	bl	80070bc <_printf_common>
 80072f8:	3001      	adds	r0, #1
 80072fa:	d14c      	bne.n	8007396 <_printf_i+0x1fe>
 80072fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007300:	b004      	add	sp, #16
 8007302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007306:	4835      	ldr	r0, [pc, #212]	; (80073dc <_printf_i+0x244>)
 8007308:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800730c:	6823      	ldr	r3, [r4, #0]
 800730e:	680e      	ldr	r6, [r1, #0]
 8007310:	061f      	lsls	r7, r3, #24
 8007312:	f856 5b04 	ldr.w	r5, [r6], #4
 8007316:	600e      	str	r6, [r1, #0]
 8007318:	d514      	bpl.n	8007344 <_printf_i+0x1ac>
 800731a:	07d9      	lsls	r1, r3, #31
 800731c:	bf44      	itt	mi
 800731e:	f043 0320 	orrmi.w	r3, r3, #32
 8007322:	6023      	strmi	r3, [r4, #0]
 8007324:	b91d      	cbnz	r5, 800732e <_printf_i+0x196>
 8007326:	6823      	ldr	r3, [r4, #0]
 8007328:	f023 0320 	bic.w	r3, r3, #32
 800732c:	6023      	str	r3, [r4, #0]
 800732e:	2310      	movs	r3, #16
 8007330:	e7b0      	b.n	8007294 <_printf_i+0xfc>
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	f043 0320 	orr.w	r3, r3, #32
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	2378      	movs	r3, #120	; 0x78
 800733c:	4828      	ldr	r0, [pc, #160]	; (80073e0 <_printf_i+0x248>)
 800733e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007342:	e7e3      	b.n	800730c <_printf_i+0x174>
 8007344:	065e      	lsls	r6, r3, #25
 8007346:	bf48      	it	mi
 8007348:	b2ad      	uxthmi	r5, r5
 800734a:	e7e6      	b.n	800731a <_printf_i+0x182>
 800734c:	4616      	mov	r6, r2
 800734e:	e7bb      	b.n	80072c8 <_printf_i+0x130>
 8007350:	680b      	ldr	r3, [r1, #0]
 8007352:	6826      	ldr	r6, [r4, #0]
 8007354:	6960      	ldr	r0, [r4, #20]
 8007356:	1d1d      	adds	r5, r3, #4
 8007358:	600d      	str	r5, [r1, #0]
 800735a:	0635      	lsls	r5, r6, #24
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	d501      	bpl.n	8007364 <_printf_i+0x1cc>
 8007360:	6018      	str	r0, [r3, #0]
 8007362:	e002      	b.n	800736a <_printf_i+0x1d2>
 8007364:	0671      	lsls	r1, r6, #25
 8007366:	d5fb      	bpl.n	8007360 <_printf_i+0x1c8>
 8007368:	8018      	strh	r0, [r3, #0]
 800736a:	2300      	movs	r3, #0
 800736c:	6123      	str	r3, [r4, #16]
 800736e:	4616      	mov	r6, r2
 8007370:	e7ba      	b.n	80072e8 <_printf_i+0x150>
 8007372:	680b      	ldr	r3, [r1, #0]
 8007374:	1d1a      	adds	r2, r3, #4
 8007376:	600a      	str	r2, [r1, #0]
 8007378:	681e      	ldr	r6, [r3, #0]
 800737a:	6862      	ldr	r2, [r4, #4]
 800737c:	2100      	movs	r1, #0
 800737e:	4630      	mov	r0, r6
 8007380:	f7f8 ff36 	bl	80001f0 <memchr>
 8007384:	b108      	cbz	r0, 800738a <_printf_i+0x1f2>
 8007386:	1b80      	subs	r0, r0, r6
 8007388:	6060      	str	r0, [r4, #4]
 800738a:	6863      	ldr	r3, [r4, #4]
 800738c:	6123      	str	r3, [r4, #16]
 800738e:	2300      	movs	r3, #0
 8007390:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007394:	e7a8      	b.n	80072e8 <_printf_i+0x150>
 8007396:	6923      	ldr	r3, [r4, #16]
 8007398:	4632      	mov	r2, r6
 800739a:	4649      	mov	r1, r9
 800739c:	4640      	mov	r0, r8
 800739e:	47d0      	blx	sl
 80073a0:	3001      	adds	r0, #1
 80073a2:	d0ab      	beq.n	80072fc <_printf_i+0x164>
 80073a4:	6823      	ldr	r3, [r4, #0]
 80073a6:	079b      	lsls	r3, r3, #30
 80073a8:	d413      	bmi.n	80073d2 <_printf_i+0x23a>
 80073aa:	68e0      	ldr	r0, [r4, #12]
 80073ac:	9b03      	ldr	r3, [sp, #12]
 80073ae:	4298      	cmp	r0, r3
 80073b0:	bfb8      	it	lt
 80073b2:	4618      	movlt	r0, r3
 80073b4:	e7a4      	b.n	8007300 <_printf_i+0x168>
 80073b6:	2301      	movs	r3, #1
 80073b8:	4632      	mov	r2, r6
 80073ba:	4649      	mov	r1, r9
 80073bc:	4640      	mov	r0, r8
 80073be:	47d0      	blx	sl
 80073c0:	3001      	adds	r0, #1
 80073c2:	d09b      	beq.n	80072fc <_printf_i+0x164>
 80073c4:	3501      	adds	r5, #1
 80073c6:	68e3      	ldr	r3, [r4, #12]
 80073c8:	9903      	ldr	r1, [sp, #12]
 80073ca:	1a5b      	subs	r3, r3, r1
 80073cc:	42ab      	cmp	r3, r5
 80073ce:	dcf2      	bgt.n	80073b6 <_printf_i+0x21e>
 80073d0:	e7eb      	b.n	80073aa <_printf_i+0x212>
 80073d2:	2500      	movs	r5, #0
 80073d4:	f104 0619 	add.w	r6, r4, #25
 80073d8:	e7f5      	b.n	80073c6 <_printf_i+0x22e>
 80073da:	bf00      	nop
 80073dc:	08009f2a 	.word	0x08009f2a
 80073e0:	08009f3b 	.word	0x08009f3b

080073e4 <siprintf>:
 80073e4:	b40e      	push	{r1, r2, r3}
 80073e6:	b500      	push	{lr}
 80073e8:	b09c      	sub	sp, #112	; 0x70
 80073ea:	ab1d      	add	r3, sp, #116	; 0x74
 80073ec:	9002      	str	r0, [sp, #8]
 80073ee:	9006      	str	r0, [sp, #24]
 80073f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80073f4:	4809      	ldr	r0, [pc, #36]	; (800741c <siprintf+0x38>)
 80073f6:	9107      	str	r1, [sp, #28]
 80073f8:	9104      	str	r1, [sp, #16]
 80073fa:	4909      	ldr	r1, [pc, #36]	; (8007420 <siprintf+0x3c>)
 80073fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007400:	9105      	str	r1, [sp, #20]
 8007402:	6800      	ldr	r0, [r0, #0]
 8007404:	9301      	str	r3, [sp, #4]
 8007406:	a902      	add	r1, sp, #8
 8007408:	f001 fb32 	bl	8008a70 <_svfiprintf_r>
 800740c:	9b02      	ldr	r3, [sp, #8]
 800740e:	2200      	movs	r2, #0
 8007410:	701a      	strb	r2, [r3, #0]
 8007412:	b01c      	add	sp, #112	; 0x70
 8007414:	f85d eb04 	ldr.w	lr, [sp], #4
 8007418:	b003      	add	sp, #12
 800741a:	4770      	bx	lr
 800741c:	2000000c 	.word	0x2000000c
 8007420:	ffff0208 	.word	0xffff0208

08007424 <strcat>:
 8007424:	b510      	push	{r4, lr}
 8007426:	4602      	mov	r2, r0
 8007428:	7814      	ldrb	r4, [r2, #0]
 800742a:	4613      	mov	r3, r2
 800742c:	3201      	adds	r2, #1
 800742e:	2c00      	cmp	r4, #0
 8007430:	d1fa      	bne.n	8007428 <strcat+0x4>
 8007432:	3b01      	subs	r3, #1
 8007434:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007438:	f803 2f01 	strb.w	r2, [r3, #1]!
 800743c:	2a00      	cmp	r2, #0
 800743e:	d1f9      	bne.n	8007434 <strcat+0x10>
 8007440:	bd10      	pop	{r4, pc}

08007442 <quorem>:
 8007442:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007446:	6903      	ldr	r3, [r0, #16]
 8007448:	690c      	ldr	r4, [r1, #16]
 800744a:	42a3      	cmp	r3, r4
 800744c:	4607      	mov	r7, r0
 800744e:	f2c0 8081 	blt.w	8007554 <quorem+0x112>
 8007452:	3c01      	subs	r4, #1
 8007454:	f101 0814 	add.w	r8, r1, #20
 8007458:	f100 0514 	add.w	r5, r0, #20
 800745c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007460:	9301      	str	r3, [sp, #4]
 8007462:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007466:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800746a:	3301      	adds	r3, #1
 800746c:	429a      	cmp	r2, r3
 800746e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007472:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007476:	fbb2 f6f3 	udiv	r6, r2, r3
 800747a:	d331      	bcc.n	80074e0 <quorem+0x9e>
 800747c:	f04f 0e00 	mov.w	lr, #0
 8007480:	4640      	mov	r0, r8
 8007482:	46ac      	mov	ip, r5
 8007484:	46f2      	mov	sl, lr
 8007486:	f850 2b04 	ldr.w	r2, [r0], #4
 800748a:	b293      	uxth	r3, r2
 800748c:	fb06 e303 	mla	r3, r6, r3, lr
 8007490:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007494:	b29b      	uxth	r3, r3
 8007496:	ebaa 0303 	sub.w	r3, sl, r3
 800749a:	0c12      	lsrs	r2, r2, #16
 800749c:	f8dc a000 	ldr.w	sl, [ip]
 80074a0:	fb06 e202 	mla	r2, r6, r2, lr
 80074a4:	fa13 f38a 	uxtah	r3, r3, sl
 80074a8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074ac:	fa1f fa82 	uxth.w	sl, r2
 80074b0:	f8dc 2000 	ldr.w	r2, [ip]
 80074b4:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80074b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074bc:	b29b      	uxth	r3, r3
 80074be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074c2:	4581      	cmp	r9, r0
 80074c4:	f84c 3b04 	str.w	r3, [ip], #4
 80074c8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80074cc:	d2db      	bcs.n	8007486 <quorem+0x44>
 80074ce:	f855 300b 	ldr.w	r3, [r5, fp]
 80074d2:	b92b      	cbnz	r3, 80074e0 <quorem+0x9e>
 80074d4:	9b01      	ldr	r3, [sp, #4]
 80074d6:	3b04      	subs	r3, #4
 80074d8:	429d      	cmp	r5, r3
 80074da:	461a      	mov	r2, r3
 80074dc:	d32e      	bcc.n	800753c <quorem+0xfa>
 80074de:	613c      	str	r4, [r7, #16]
 80074e0:	4638      	mov	r0, r7
 80074e2:	f001 f8af 	bl	8008644 <__mcmp>
 80074e6:	2800      	cmp	r0, #0
 80074e8:	db24      	blt.n	8007534 <quorem+0xf2>
 80074ea:	3601      	adds	r6, #1
 80074ec:	4628      	mov	r0, r5
 80074ee:	f04f 0c00 	mov.w	ip, #0
 80074f2:	f858 2b04 	ldr.w	r2, [r8], #4
 80074f6:	f8d0 e000 	ldr.w	lr, [r0]
 80074fa:	b293      	uxth	r3, r2
 80074fc:	ebac 0303 	sub.w	r3, ip, r3
 8007500:	0c12      	lsrs	r2, r2, #16
 8007502:	fa13 f38e 	uxtah	r3, r3, lr
 8007506:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800750a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800750e:	b29b      	uxth	r3, r3
 8007510:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007514:	45c1      	cmp	r9, r8
 8007516:	f840 3b04 	str.w	r3, [r0], #4
 800751a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800751e:	d2e8      	bcs.n	80074f2 <quorem+0xb0>
 8007520:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007524:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007528:	b922      	cbnz	r2, 8007534 <quorem+0xf2>
 800752a:	3b04      	subs	r3, #4
 800752c:	429d      	cmp	r5, r3
 800752e:	461a      	mov	r2, r3
 8007530:	d30a      	bcc.n	8007548 <quorem+0x106>
 8007532:	613c      	str	r4, [r7, #16]
 8007534:	4630      	mov	r0, r6
 8007536:	b003      	add	sp, #12
 8007538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800753c:	6812      	ldr	r2, [r2, #0]
 800753e:	3b04      	subs	r3, #4
 8007540:	2a00      	cmp	r2, #0
 8007542:	d1cc      	bne.n	80074de <quorem+0x9c>
 8007544:	3c01      	subs	r4, #1
 8007546:	e7c7      	b.n	80074d8 <quorem+0x96>
 8007548:	6812      	ldr	r2, [r2, #0]
 800754a:	3b04      	subs	r3, #4
 800754c:	2a00      	cmp	r2, #0
 800754e:	d1f0      	bne.n	8007532 <quorem+0xf0>
 8007550:	3c01      	subs	r4, #1
 8007552:	e7eb      	b.n	800752c <quorem+0xea>
 8007554:	2000      	movs	r0, #0
 8007556:	e7ee      	b.n	8007536 <quorem+0xf4>

08007558 <_dtoa_r>:
 8007558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800755c:	ed2d 8b02 	vpush	{d8}
 8007560:	ec57 6b10 	vmov	r6, r7, d0
 8007564:	b095      	sub	sp, #84	; 0x54
 8007566:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007568:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800756c:	9105      	str	r1, [sp, #20]
 800756e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007572:	4604      	mov	r4, r0
 8007574:	9209      	str	r2, [sp, #36]	; 0x24
 8007576:	930f      	str	r3, [sp, #60]	; 0x3c
 8007578:	b975      	cbnz	r5, 8007598 <_dtoa_r+0x40>
 800757a:	2010      	movs	r0, #16
 800757c:	f000 fddc 	bl	8008138 <malloc>
 8007580:	4602      	mov	r2, r0
 8007582:	6260      	str	r0, [r4, #36]	; 0x24
 8007584:	b920      	cbnz	r0, 8007590 <_dtoa_r+0x38>
 8007586:	4bb2      	ldr	r3, [pc, #712]	; (8007850 <_dtoa_r+0x2f8>)
 8007588:	21ea      	movs	r1, #234	; 0xea
 800758a:	48b2      	ldr	r0, [pc, #712]	; (8007854 <_dtoa_r+0x2fc>)
 800758c:	f001 fb80 	bl	8008c90 <__assert_func>
 8007590:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007594:	6005      	str	r5, [r0, #0]
 8007596:	60c5      	str	r5, [r0, #12]
 8007598:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800759a:	6819      	ldr	r1, [r3, #0]
 800759c:	b151      	cbz	r1, 80075b4 <_dtoa_r+0x5c>
 800759e:	685a      	ldr	r2, [r3, #4]
 80075a0:	604a      	str	r2, [r1, #4]
 80075a2:	2301      	movs	r3, #1
 80075a4:	4093      	lsls	r3, r2
 80075a6:	608b      	str	r3, [r1, #8]
 80075a8:	4620      	mov	r0, r4
 80075aa:	f000 fe0d 	bl	80081c8 <_Bfree>
 80075ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075b0:	2200      	movs	r2, #0
 80075b2:	601a      	str	r2, [r3, #0]
 80075b4:	1e3b      	subs	r3, r7, #0
 80075b6:	bfb9      	ittee	lt
 80075b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80075bc:	9303      	strlt	r3, [sp, #12]
 80075be:	2300      	movge	r3, #0
 80075c0:	f8c8 3000 	strge.w	r3, [r8]
 80075c4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80075c8:	4ba3      	ldr	r3, [pc, #652]	; (8007858 <_dtoa_r+0x300>)
 80075ca:	bfbc      	itt	lt
 80075cc:	2201      	movlt	r2, #1
 80075ce:	f8c8 2000 	strlt.w	r2, [r8]
 80075d2:	ea33 0309 	bics.w	r3, r3, r9
 80075d6:	d11b      	bne.n	8007610 <_dtoa_r+0xb8>
 80075d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80075da:	f242 730f 	movw	r3, #9999	; 0x270f
 80075de:	6013      	str	r3, [r2, #0]
 80075e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075e4:	4333      	orrs	r3, r6
 80075e6:	f000 857a 	beq.w	80080de <_dtoa_r+0xb86>
 80075ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075ec:	b963      	cbnz	r3, 8007608 <_dtoa_r+0xb0>
 80075ee:	4b9b      	ldr	r3, [pc, #620]	; (800785c <_dtoa_r+0x304>)
 80075f0:	e024      	b.n	800763c <_dtoa_r+0xe4>
 80075f2:	4b9b      	ldr	r3, [pc, #620]	; (8007860 <_dtoa_r+0x308>)
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	3308      	adds	r3, #8
 80075f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075fa:	6013      	str	r3, [r2, #0]
 80075fc:	9800      	ldr	r0, [sp, #0]
 80075fe:	b015      	add	sp, #84	; 0x54
 8007600:	ecbd 8b02 	vpop	{d8}
 8007604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007608:	4b94      	ldr	r3, [pc, #592]	; (800785c <_dtoa_r+0x304>)
 800760a:	9300      	str	r3, [sp, #0]
 800760c:	3303      	adds	r3, #3
 800760e:	e7f3      	b.n	80075f8 <_dtoa_r+0xa0>
 8007610:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007614:	2200      	movs	r2, #0
 8007616:	ec51 0b17 	vmov	r0, r1, d7
 800761a:	2300      	movs	r3, #0
 800761c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007620:	f7f9 fa5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007624:	4680      	mov	r8, r0
 8007626:	b158      	cbz	r0, 8007640 <_dtoa_r+0xe8>
 8007628:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800762a:	2301      	movs	r3, #1
 800762c:	6013      	str	r3, [r2, #0]
 800762e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007630:	2b00      	cmp	r3, #0
 8007632:	f000 8551 	beq.w	80080d8 <_dtoa_r+0xb80>
 8007636:	488b      	ldr	r0, [pc, #556]	; (8007864 <_dtoa_r+0x30c>)
 8007638:	6018      	str	r0, [r3, #0]
 800763a:	1e43      	subs	r3, r0, #1
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	e7dd      	b.n	80075fc <_dtoa_r+0xa4>
 8007640:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007644:	aa12      	add	r2, sp, #72	; 0x48
 8007646:	a913      	add	r1, sp, #76	; 0x4c
 8007648:	4620      	mov	r0, r4
 800764a:	f001 f89f 	bl	800878c <__d2b>
 800764e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007652:	4683      	mov	fp, r0
 8007654:	2d00      	cmp	r5, #0
 8007656:	d07c      	beq.n	8007752 <_dtoa_r+0x1fa>
 8007658:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800765a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800765e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007662:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007666:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800766a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800766e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007672:	4b7d      	ldr	r3, [pc, #500]	; (8007868 <_dtoa_r+0x310>)
 8007674:	2200      	movs	r2, #0
 8007676:	4630      	mov	r0, r6
 8007678:	4639      	mov	r1, r7
 800767a:	f7f8 fe0d 	bl	8000298 <__aeabi_dsub>
 800767e:	a36e      	add	r3, pc, #440	; (adr r3, 8007838 <_dtoa_r+0x2e0>)
 8007680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007684:	f7f8 ffc0 	bl	8000608 <__aeabi_dmul>
 8007688:	a36d      	add	r3, pc, #436	; (adr r3, 8007840 <_dtoa_r+0x2e8>)
 800768a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768e:	f7f8 fe05 	bl	800029c <__adddf3>
 8007692:	4606      	mov	r6, r0
 8007694:	4628      	mov	r0, r5
 8007696:	460f      	mov	r7, r1
 8007698:	f7f8 ff4c 	bl	8000534 <__aeabi_i2d>
 800769c:	a36a      	add	r3, pc, #424	; (adr r3, 8007848 <_dtoa_r+0x2f0>)
 800769e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a2:	f7f8 ffb1 	bl	8000608 <__aeabi_dmul>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	4630      	mov	r0, r6
 80076ac:	4639      	mov	r1, r7
 80076ae:	f7f8 fdf5 	bl	800029c <__adddf3>
 80076b2:	4606      	mov	r6, r0
 80076b4:	460f      	mov	r7, r1
 80076b6:	f7f9 fa57 	bl	8000b68 <__aeabi_d2iz>
 80076ba:	2200      	movs	r2, #0
 80076bc:	4682      	mov	sl, r0
 80076be:	2300      	movs	r3, #0
 80076c0:	4630      	mov	r0, r6
 80076c2:	4639      	mov	r1, r7
 80076c4:	f7f9 fa12 	bl	8000aec <__aeabi_dcmplt>
 80076c8:	b148      	cbz	r0, 80076de <_dtoa_r+0x186>
 80076ca:	4650      	mov	r0, sl
 80076cc:	f7f8 ff32 	bl	8000534 <__aeabi_i2d>
 80076d0:	4632      	mov	r2, r6
 80076d2:	463b      	mov	r3, r7
 80076d4:	f7f9 fa00 	bl	8000ad8 <__aeabi_dcmpeq>
 80076d8:	b908      	cbnz	r0, 80076de <_dtoa_r+0x186>
 80076da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076de:	f1ba 0f16 	cmp.w	sl, #22
 80076e2:	d854      	bhi.n	800778e <_dtoa_r+0x236>
 80076e4:	4b61      	ldr	r3, [pc, #388]	; (800786c <_dtoa_r+0x314>)
 80076e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80076ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80076f2:	f7f9 f9fb 	bl	8000aec <__aeabi_dcmplt>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	d04b      	beq.n	8007792 <_dtoa_r+0x23a>
 80076fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076fe:	2300      	movs	r3, #0
 8007700:	930e      	str	r3, [sp, #56]	; 0x38
 8007702:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007704:	1b5d      	subs	r5, r3, r5
 8007706:	1e6b      	subs	r3, r5, #1
 8007708:	9304      	str	r3, [sp, #16]
 800770a:	bf43      	ittte	mi
 800770c:	2300      	movmi	r3, #0
 800770e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007712:	9304      	strmi	r3, [sp, #16]
 8007714:	f04f 0800 	movpl.w	r8, #0
 8007718:	f1ba 0f00 	cmp.w	sl, #0
 800771c:	db3b      	blt.n	8007796 <_dtoa_r+0x23e>
 800771e:	9b04      	ldr	r3, [sp, #16]
 8007720:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007724:	4453      	add	r3, sl
 8007726:	9304      	str	r3, [sp, #16]
 8007728:	2300      	movs	r3, #0
 800772a:	9306      	str	r3, [sp, #24]
 800772c:	9b05      	ldr	r3, [sp, #20]
 800772e:	2b09      	cmp	r3, #9
 8007730:	d869      	bhi.n	8007806 <_dtoa_r+0x2ae>
 8007732:	2b05      	cmp	r3, #5
 8007734:	bfc4      	itt	gt
 8007736:	3b04      	subgt	r3, #4
 8007738:	9305      	strgt	r3, [sp, #20]
 800773a:	9b05      	ldr	r3, [sp, #20]
 800773c:	f1a3 0302 	sub.w	r3, r3, #2
 8007740:	bfcc      	ite	gt
 8007742:	2500      	movgt	r5, #0
 8007744:	2501      	movle	r5, #1
 8007746:	2b03      	cmp	r3, #3
 8007748:	d869      	bhi.n	800781e <_dtoa_r+0x2c6>
 800774a:	e8df f003 	tbb	[pc, r3]
 800774e:	4e2c      	.short	0x4e2c
 8007750:	5a4c      	.short	0x5a4c
 8007752:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007756:	441d      	add	r5, r3
 8007758:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800775c:	2b20      	cmp	r3, #32
 800775e:	bfc1      	itttt	gt
 8007760:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007764:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007768:	fa09 f303 	lslgt.w	r3, r9, r3
 800776c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007770:	bfda      	itte	le
 8007772:	f1c3 0320 	rsble	r3, r3, #32
 8007776:	fa06 f003 	lslle.w	r0, r6, r3
 800777a:	4318      	orrgt	r0, r3
 800777c:	f7f8 feca 	bl	8000514 <__aeabi_ui2d>
 8007780:	2301      	movs	r3, #1
 8007782:	4606      	mov	r6, r0
 8007784:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007788:	3d01      	subs	r5, #1
 800778a:	9310      	str	r3, [sp, #64]	; 0x40
 800778c:	e771      	b.n	8007672 <_dtoa_r+0x11a>
 800778e:	2301      	movs	r3, #1
 8007790:	e7b6      	b.n	8007700 <_dtoa_r+0x1a8>
 8007792:	900e      	str	r0, [sp, #56]	; 0x38
 8007794:	e7b5      	b.n	8007702 <_dtoa_r+0x1aa>
 8007796:	f1ca 0300 	rsb	r3, sl, #0
 800779a:	9306      	str	r3, [sp, #24]
 800779c:	2300      	movs	r3, #0
 800779e:	eba8 080a 	sub.w	r8, r8, sl
 80077a2:	930d      	str	r3, [sp, #52]	; 0x34
 80077a4:	e7c2      	b.n	800772c <_dtoa_r+0x1d4>
 80077a6:	2300      	movs	r3, #0
 80077a8:	9308      	str	r3, [sp, #32]
 80077aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	dc39      	bgt.n	8007824 <_dtoa_r+0x2cc>
 80077b0:	f04f 0901 	mov.w	r9, #1
 80077b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80077b8:	464b      	mov	r3, r9
 80077ba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80077be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80077c0:	2200      	movs	r2, #0
 80077c2:	6042      	str	r2, [r0, #4]
 80077c4:	2204      	movs	r2, #4
 80077c6:	f102 0614 	add.w	r6, r2, #20
 80077ca:	429e      	cmp	r6, r3
 80077cc:	6841      	ldr	r1, [r0, #4]
 80077ce:	d92f      	bls.n	8007830 <_dtoa_r+0x2d8>
 80077d0:	4620      	mov	r0, r4
 80077d2:	f000 fcb9 	bl	8008148 <_Balloc>
 80077d6:	9000      	str	r0, [sp, #0]
 80077d8:	2800      	cmp	r0, #0
 80077da:	d14b      	bne.n	8007874 <_dtoa_r+0x31c>
 80077dc:	4b24      	ldr	r3, [pc, #144]	; (8007870 <_dtoa_r+0x318>)
 80077de:	4602      	mov	r2, r0
 80077e0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80077e4:	e6d1      	b.n	800758a <_dtoa_r+0x32>
 80077e6:	2301      	movs	r3, #1
 80077e8:	e7de      	b.n	80077a8 <_dtoa_r+0x250>
 80077ea:	2300      	movs	r3, #0
 80077ec:	9308      	str	r3, [sp, #32]
 80077ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077f0:	eb0a 0903 	add.w	r9, sl, r3
 80077f4:	f109 0301 	add.w	r3, r9, #1
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	9301      	str	r3, [sp, #4]
 80077fc:	bfb8      	it	lt
 80077fe:	2301      	movlt	r3, #1
 8007800:	e7dd      	b.n	80077be <_dtoa_r+0x266>
 8007802:	2301      	movs	r3, #1
 8007804:	e7f2      	b.n	80077ec <_dtoa_r+0x294>
 8007806:	2501      	movs	r5, #1
 8007808:	2300      	movs	r3, #0
 800780a:	9305      	str	r3, [sp, #20]
 800780c:	9508      	str	r5, [sp, #32]
 800780e:	f04f 39ff 	mov.w	r9, #4294967295
 8007812:	2200      	movs	r2, #0
 8007814:	f8cd 9004 	str.w	r9, [sp, #4]
 8007818:	2312      	movs	r3, #18
 800781a:	9209      	str	r2, [sp, #36]	; 0x24
 800781c:	e7cf      	b.n	80077be <_dtoa_r+0x266>
 800781e:	2301      	movs	r3, #1
 8007820:	9308      	str	r3, [sp, #32]
 8007822:	e7f4      	b.n	800780e <_dtoa_r+0x2b6>
 8007824:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007828:	f8cd 9004 	str.w	r9, [sp, #4]
 800782c:	464b      	mov	r3, r9
 800782e:	e7c6      	b.n	80077be <_dtoa_r+0x266>
 8007830:	3101      	adds	r1, #1
 8007832:	6041      	str	r1, [r0, #4]
 8007834:	0052      	lsls	r2, r2, #1
 8007836:	e7c6      	b.n	80077c6 <_dtoa_r+0x26e>
 8007838:	636f4361 	.word	0x636f4361
 800783c:	3fd287a7 	.word	0x3fd287a7
 8007840:	8b60c8b3 	.word	0x8b60c8b3
 8007844:	3fc68a28 	.word	0x3fc68a28
 8007848:	509f79fb 	.word	0x509f79fb
 800784c:	3fd34413 	.word	0x3fd34413
 8007850:	08009f59 	.word	0x08009f59
 8007854:	08009f70 	.word	0x08009f70
 8007858:	7ff00000 	.word	0x7ff00000
 800785c:	08009f55 	.word	0x08009f55
 8007860:	08009f4c 	.word	0x08009f4c
 8007864:	08009f29 	.word	0x08009f29
 8007868:	3ff80000 	.word	0x3ff80000
 800786c:	0800a068 	.word	0x0800a068
 8007870:	08009fcf 	.word	0x08009fcf
 8007874:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007876:	9a00      	ldr	r2, [sp, #0]
 8007878:	601a      	str	r2, [r3, #0]
 800787a:	9b01      	ldr	r3, [sp, #4]
 800787c:	2b0e      	cmp	r3, #14
 800787e:	f200 80ad 	bhi.w	80079dc <_dtoa_r+0x484>
 8007882:	2d00      	cmp	r5, #0
 8007884:	f000 80aa 	beq.w	80079dc <_dtoa_r+0x484>
 8007888:	f1ba 0f00 	cmp.w	sl, #0
 800788c:	dd36      	ble.n	80078fc <_dtoa_r+0x3a4>
 800788e:	4ac3      	ldr	r2, [pc, #780]	; (8007b9c <_dtoa_r+0x644>)
 8007890:	f00a 030f 	and.w	r3, sl, #15
 8007894:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007898:	ed93 7b00 	vldr	d7, [r3]
 800789c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80078a0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80078a4:	eeb0 8a47 	vmov.f32	s16, s14
 80078a8:	eef0 8a67 	vmov.f32	s17, s15
 80078ac:	d016      	beq.n	80078dc <_dtoa_r+0x384>
 80078ae:	4bbc      	ldr	r3, [pc, #752]	; (8007ba0 <_dtoa_r+0x648>)
 80078b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078b8:	f7f8 ffd0 	bl	800085c <__aeabi_ddiv>
 80078bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078c0:	f007 070f 	and.w	r7, r7, #15
 80078c4:	2503      	movs	r5, #3
 80078c6:	4eb6      	ldr	r6, [pc, #728]	; (8007ba0 <_dtoa_r+0x648>)
 80078c8:	b957      	cbnz	r7, 80078e0 <_dtoa_r+0x388>
 80078ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078ce:	ec53 2b18 	vmov	r2, r3, d8
 80078d2:	f7f8 ffc3 	bl	800085c <__aeabi_ddiv>
 80078d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078da:	e029      	b.n	8007930 <_dtoa_r+0x3d8>
 80078dc:	2502      	movs	r5, #2
 80078de:	e7f2      	b.n	80078c6 <_dtoa_r+0x36e>
 80078e0:	07f9      	lsls	r1, r7, #31
 80078e2:	d508      	bpl.n	80078f6 <_dtoa_r+0x39e>
 80078e4:	ec51 0b18 	vmov	r0, r1, d8
 80078e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80078ec:	f7f8 fe8c 	bl	8000608 <__aeabi_dmul>
 80078f0:	ec41 0b18 	vmov	d8, r0, r1
 80078f4:	3501      	adds	r5, #1
 80078f6:	107f      	asrs	r7, r7, #1
 80078f8:	3608      	adds	r6, #8
 80078fa:	e7e5      	b.n	80078c8 <_dtoa_r+0x370>
 80078fc:	f000 80a6 	beq.w	8007a4c <_dtoa_r+0x4f4>
 8007900:	f1ca 0600 	rsb	r6, sl, #0
 8007904:	4ba5      	ldr	r3, [pc, #660]	; (8007b9c <_dtoa_r+0x644>)
 8007906:	4fa6      	ldr	r7, [pc, #664]	; (8007ba0 <_dtoa_r+0x648>)
 8007908:	f006 020f 	and.w	r2, r6, #15
 800790c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007914:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007918:	f7f8 fe76 	bl	8000608 <__aeabi_dmul>
 800791c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007920:	1136      	asrs	r6, r6, #4
 8007922:	2300      	movs	r3, #0
 8007924:	2502      	movs	r5, #2
 8007926:	2e00      	cmp	r6, #0
 8007928:	f040 8085 	bne.w	8007a36 <_dtoa_r+0x4de>
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1d2      	bne.n	80078d6 <_dtoa_r+0x37e>
 8007930:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007932:	2b00      	cmp	r3, #0
 8007934:	f000 808c 	beq.w	8007a50 <_dtoa_r+0x4f8>
 8007938:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800793c:	4b99      	ldr	r3, [pc, #612]	; (8007ba4 <_dtoa_r+0x64c>)
 800793e:	2200      	movs	r2, #0
 8007940:	4630      	mov	r0, r6
 8007942:	4639      	mov	r1, r7
 8007944:	f7f9 f8d2 	bl	8000aec <__aeabi_dcmplt>
 8007948:	2800      	cmp	r0, #0
 800794a:	f000 8081 	beq.w	8007a50 <_dtoa_r+0x4f8>
 800794e:	9b01      	ldr	r3, [sp, #4]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d07d      	beq.n	8007a50 <_dtoa_r+0x4f8>
 8007954:	f1b9 0f00 	cmp.w	r9, #0
 8007958:	dd3c      	ble.n	80079d4 <_dtoa_r+0x47c>
 800795a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800795e:	9307      	str	r3, [sp, #28]
 8007960:	2200      	movs	r2, #0
 8007962:	4b91      	ldr	r3, [pc, #580]	; (8007ba8 <_dtoa_r+0x650>)
 8007964:	4630      	mov	r0, r6
 8007966:	4639      	mov	r1, r7
 8007968:	f7f8 fe4e 	bl	8000608 <__aeabi_dmul>
 800796c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007970:	3501      	adds	r5, #1
 8007972:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007976:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800797a:	4628      	mov	r0, r5
 800797c:	f7f8 fdda 	bl	8000534 <__aeabi_i2d>
 8007980:	4632      	mov	r2, r6
 8007982:	463b      	mov	r3, r7
 8007984:	f7f8 fe40 	bl	8000608 <__aeabi_dmul>
 8007988:	4b88      	ldr	r3, [pc, #544]	; (8007bac <_dtoa_r+0x654>)
 800798a:	2200      	movs	r2, #0
 800798c:	f7f8 fc86 	bl	800029c <__adddf3>
 8007990:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007994:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007998:	9303      	str	r3, [sp, #12]
 800799a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800799c:	2b00      	cmp	r3, #0
 800799e:	d15c      	bne.n	8007a5a <_dtoa_r+0x502>
 80079a0:	4b83      	ldr	r3, [pc, #524]	; (8007bb0 <_dtoa_r+0x658>)
 80079a2:	2200      	movs	r2, #0
 80079a4:	4630      	mov	r0, r6
 80079a6:	4639      	mov	r1, r7
 80079a8:	f7f8 fc76 	bl	8000298 <__aeabi_dsub>
 80079ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079b0:	4606      	mov	r6, r0
 80079b2:	460f      	mov	r7, r1
 80079b4:	f7f9 f8b8 	bl	8000b28 <__aeabi_dcmpgt>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	f040 8296 	bne.w	8007eea <_dtoa_r+0x992>
 80079be:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80079c2:	4630      	mov	r0, r6
 80079c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079c8:	4639      	mov	r1, r7
 80079ca:	f7f9 f88f 	bl	8000aec <__aeabi_dcmplt>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	f040 8288 	bne.w	8007ee4 <_dtoa_r+0x98c>
 80079d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80079d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80079dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f2c0 8158 	blt.w	8007c94 <_dtoa_r+0x73c>
 80079e4:	f1ba 0f0e 	cmp.w	sl, #14
 80079e8:	f300 8154 	bgt.w	8007c94 <_dtoa_r+0x73c>
 80079ec:	4b6b      	ldr	r3, [pc, #428]	; (8007b9c <_dtoa_r+0x644>)
 80079ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80079f2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f280 80e3 	bge.w	8007bc4 <_dtoa_r+0x66c>
 80079fe:	9b01      	ldr	r3, [sp, #4]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	f300 80df 	bgt.w	8007bc4 <_dtoa_r+0x66c>
 8007a06:	f040 826d 	bne.w	8007ee4 <_dtoa_r+0x98c>
 8007a0a:	4b69      	ldr	r3, [pc, #420]	; (8007bb0 <_dtoa_r+0x658>)
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	4640      	mov	r0, r8
 8007a10:	4649      	mov	r1, r9
 8007a12:	f7f8 fdf9 	bl	8000608 <__aeabi_dmul>
 8007a16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a1a:	f7f9 f87b 	bl	8000b14 <__aeabi_dcmpge>
 8007a1e:	9e01      	ldr	r6, [sp, #4]
 8007a20:	4637      	mov	r7, r6
 8007a22:	2800      	cmp	r0, #0
 8007a24:	f040 8243 	bne.w	8007eae <_dtoa_r+0x956>
 8007a28:	9d00      	ldr	r5, [sp, #0]
 8007a2a:	2331      	movs	r3, #49	; 0x31
 8007a2c:	f805 3b01 	strb.w	r3, [r5], #1
 8007a30:	f10a 0a01 	add.w	sl, sl, #1
 8007a34:	e23f      	b.n	8007eb6 <_dtoa_r+0x95e>
 8007a36:	07f2      	lsls	r2, r6, #31
 8007a38:	d505      	bpl.n	8007a46 <_dtoa_r+0x4ee>
 8007a3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a3e:	f7f8 fde3 	bl	8000608 <__aeabi_dmul>
 8007a42:	3501      	adds	r5, #1
 8007a44:	2301      	movs	r3, #1
 8007a46:	1076      	asrs	r6, r6, #1
 8007a48:	3708      	adds	r7, #8
 8007a4a:	e76c      	b.n	8007926 <_dtoa_r+0x3ce>
 8007a4c:	2502      	movs	r5, #2
 8007a4e:	e76f      	b.n	8007930 <_dtoa_r+0x3d8>
 8007a50:	9b01      	ldr	r3, [sp, #4]
 8007a52:	f8cd a01c 	str.w	sl, [sp, #28]
 8007a56:	930c      	str	r3, [sp, #48]	; 0x30
 8007a58:	e78d      	b.n	8007976 <_dtoa_r+0x41e>
 8007a5a:	9900      	ldr	r1, [sp, #0]
 8007a5c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007a5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a60:	4b4e      	ldr	r3, [pc, #312]	; (8007b9c <_dtoa_r+0x644>)
 8007a62:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a66:	4401      	add	r1, r0
 8007a68:	9102      	str	r1, [sp, #8]
 8007a6a:	9908      	ldr	r1, [sp, #32]
 8007a6c:	eeb0 8a47 	vmov.f32	s16, s14
 8007a70:	eef0 8a67 	vmov.f32	s17, s15
 8007a74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a7c:	2900      	cmp	r1, #0
 8007a7e:	d045      	beq.n	8007b0c <_dtoa_r+0x5b4>
 8007a80:	494c      	ldr	r1, [pc, #304]	; (8007bb4 <_dtoa_r+0x65c>)
 8007a82:	2000      	movs	r0, #0
 8007a84:	f7f8 feea 	bl	800085c <__aeabi_ddiv>
 8007a88:	ec53 2b18 	vmov	r2, r3, d8
 8007a8c:	f7f8 fc04 	bl	8000298 <__aeabi_dsub>
 8007a90:	9d00      	ldr	r5, [sp, #0]
 8007a92:	ec41 0b18 	vmov	d8, r0, r1
 8007a96:	4639      	mov	r1, r7
 8007a98:	4630      	mov	r0, r6
 8007a9a:	f7f9 f865 	bl	8000b68 <__aeabi_d2iz>
 8007a9e:	900c      	str	r0, [sp, #48]	; 0x30
 8007aa0:	f7f8 fd48 	bl	8000534 <__aeabi_i2d>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	460b      	mov	r3, r1
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	4639      	mov	r1, r7
 8007aac:	f7f8 fbf4 	bl	8000298 <__aeabi_dsub>
 8007ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ab2:	3330      	adds	r3, #48	; 0x30
 8007ab4:	f805 3b01 	strb.w	r3, [r5], #1
 8007ab8:	ec53 2b18 	vmov	r2, r3, d8
 8007abc:	4606      	mov	r6, r0
 8007abe:	460f      	mov	r7, r1
 8007ac0:	f7f9 f814 	bl	8000aec <__aeabi_dcmplt>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	d165      	bne.n	8007b94 <_dtoa_r+0x63c>
 8007ac8:	4632      	mov	r2, r6
 8007aca:	463b      	mov	r3, r7
 8007acc:	4935      	ldr	r1, [pc, #212]	; (8007ba4 <_dtoa_r+0x64c>)
 8007ace:	2000      	movs	r0, #0
 8007ad0:	f7f8 fbe2 	bl	8000298 <__aeabi_dsub>
 8007ad4:	ec53 2b18 	vmov	r2, r3, d8
 8007ad8:	f7f9 f808 	bl	8000aec <__aeabi_dcmplt>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	f040 80b9 	bne.w	8007c54 <_dtoa_r+0x6fc>
 8007ae2:	9b02      	ldr	r3, [sp, #8]
 8007ae4:	429d      	cmp	r5, r3
 8007ae6:	f43f af75 	beq.w	80079d4 <_dtoa_r+0x47c>
 8007aea:	4b2f      	ldr	r3, [pc, #188]	; (8007ba8 <_dtoa_r+0x650>)
 8007aec:	ec51 0b18 	vmov	r0, r1, d8
 8007af0:	2200      	movs	r2, #0
 8007af2:	f7f8 fd89 	bl	8000608 <__aeabi_dmul>
 8007af6:	4b2c      	ldr	r3, [pc, #176]	; (8007ba8 <_dtoa_r+0x650>)
 8007af8:	ec41 0b18 	vmov	d8, r0, r1
 8007afc:	2200      	movs	r2, #0
 8007afe:	4630      	mov	r0, r6
 8007b00:	4639      	mov	r1, r7
 8007b02:	f7f8 fd81 	bl	8000608 <__aeabi_dmul>
 8007b06:	4606      	mov	r6, r0
 8007b08:	460f      	mov	r7, r1
 8007b0a:	e7c4      	b.n	8007a96 <_dtoa_r+0x53e>
 8007b0c:	ec51 0b17 	vmov	r0, r1, d7
 8007b10:	f7f8 fd7a 	bl	8000608 <__aeabi_dmul>
 8007b14:	9b02      	ldr	r3, [sp, #8]
 8007b16:	9d00      	ldr	r5, [sp, #0]
 8007b18:	930c      	str	r3, [sp, #48]	; 0x30
 8007b1a:	ec41 0b18 	vmov	d8, r0, r1
 8007b1e:	4639      	mov	r1, r7
 8007b20:	4630      	mov	r0, r6
 8007b22:	f7f9 f821 	bl	8000b68 <__aeabi_d2iz>
 8007b26:	9011      	str	r0, [sp, #68]	; 0x44
 8007b28:	f7f8 fd04 	bl	8000534 <__aeabi_i2d>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	460b      	mov	r3, r1
 8007b30:	4630      	mov	r0, r6
 8007b32:	4639      	mov	r1, r7
 8007b34:	f7f8 fbb0 	bl	8000298 <__aeabi_dsub>
 8007b38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b3a:	3330      	adds	r3, #48	; 0x30
 8007b3c:	f805 3b01 	strb.w	r3, [r5], #1
 8007b40:	9b02      	ldr	r3, [sp, #8]
 8007b42:	429d      	cmp	r5, r3
 8007b44:	4606      	mov	r6, r0
 8007b46:	460f      	mov	r7, r1
 8007b48:	f04f 0200 	mov.w	r2, #0
 8007b4c:	d134      	bne.n	8007bb8 <_dtoa_r+0x660>
 8007b4e:	4b19      	ldr	r3, [pc, #100]	; (8007bb4 <_dtoa_r+0x65c>)
 8007b50:	ec51 0b18 	vmov	r0, r1, d8
 8007b54:	f7f8 fba2 	bl	800029c <__adddf3>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	4630      	mov	r0, r6
 8007b5e:	4639      	mov	r1, r7
 8007b60:	f7f8 ffe2 	bl	8000b28 <__aeabi_dcmpgt>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	d175      	bne.n	8007c54 <_dtoa_r+0x6fc>
 8007b68:	ec53 2b18 	vmov	r2, r3, d8
 8007b6c:	4911      	ldr	r1, [pc, #68]	; (8007bb4 <_dtoa_r+0x65c>)
 8007b6e:	2000      	movs	r0, #0
 8007b70:	f7f8 fb92 	bl	8000298 <__aeabi_dsub>
 8007b74:	4602      	mov	r2, r0
 8007b76:	460b      	mov	r3, r1
 8007b78:	4630      	mov	r0, r6
 8007b7a:	4639      	mov	r1, r7
 8007b7c:	f7f8 ffb6 	bl	8000aec <__aeabi_dcmplt>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	f43f af27 	beq.w	80079d4 <_dtoa_r+0x47c>
 8007b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b88:	1e6b      	subs	r3, r5, #1
 8007b8a:	930c      	str	r3, [sp, #48]	; 0x30
 8007b8c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b90:	2b30      	cmp	r3, #48	; 0x30
 8007b92:	d0f8      	beq.n	8007b86 <_dtoa_r+0x62e>
 8007b94:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007b98:	e04a      	b.n	8007c30 <_dtoa_r+0x6d8>
 8007b9a:	bf00      	nop
 8007b9c:	0800a068 	.word	0x0800a068
 8007ba0:	0800a040 	.word	0x0800a040
 8007ba4:	3ff00000 	.word	0x3ff00000
 8007ba8:	40240000 	.word	0x40240000
 8007bac:	401c0000 	.word	0x401c0000
 8007bb0:	40140000 	.word	0x40140000
 8007bb4:	3fe00000 	.word	0x3fe00000
 8007bb8:	4baf      	ldr	r3, [pc, #700]	; (8007e78 <_dtoa_r+0x920>)
 8007bba:	f7f8 fd25 	bl	8000608 <__aeabi_dmul>
 8007bbe:	4606      	mov	r6, r0
 8007bc0:	460f      	mov	r7, r1
 8007bc2:	e7ac      	b.n	8007b1e <_dtoa_r+0x5c6>
 8007bc4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007bc8:	9d00      	ldr	r5, [sp, #0]
 8007bca:	4642      	mov	r2, r8
 8007bcc:	464b      	mov	r3, r9
 8007bce:	4630      	mov	r0, r6
 8007bd0:	4639      	mov	r1, r7
 8007bd2:	f7f8 fe43 	bl	800085c <__aeabi_ddiv>
 8007bd6:	f7f8 ffc7 	bl	8000b68 <__aeabi_d2iz>
 8007bda:	9002      	str	r0, [sp, #8]
 8007bdc:	f7f8 fcaa 	bl	8000534 <__aeabi_i2d>
 8007be0:	4642      	mov	r2, r8
 8007be2:	464b      	mov	r3, r9
 8007be4:	f7f8 fd10 	bl	8000608 <__aeabi_dmul>
 8007be8:	4602      	mov	r2, r0
 8007bea:	460b      	mov	r3, r1
 8007bec:	4630      	mov	r0, r6
 8007bee:	4639      	mov	r1, r7
 8007bf0:	f7f8 fb52 	bl	8000298 <__aeabi_dsub>
 8007bf4:	9e02      	ldr	r6, [sp, #8]
 8007bf6:	9f01      	ldr	r7, [sp, #4]
 8007bf8:	3630      	adds	r6, #48	; 0x30
 8007bfa:	f805 6b01 	strb.w	r6, [r5], #1
 8007bfe:	9e00      	ldr	r6, [sp, #0]
 8007c00:	1bae      	subs	r6, r5, r6
 8007c02:	42b7      	cmp	r7, r6
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	d137      	bne.n	8007c7a <_dtoa_r+0x722>
 8007c0a:	f7f8 fb47 	bl	800029c <__adddf3>
 8007c0e:	4642      	mov	r2, r8
 8007c10:	464b      	mov	r3, r9
 8007c12:	4606      	mov	r6, r0
 8007c14:	460f      	mov	r7, r1
 8007c16:	f7f8 ff87 	bl	8000b28 <__aeabi_dcmpgt>
 8007c1a:	b9c8      	cbnz	r0, 8007c50 <_dtoa_r+0x6f8>
 8007c1c:	4642      	mov	r2, r8
 8007c1e:	464b      	mov	r3, r9
 8007c20:	4630      	mov	r0, r6
 8007c22:	4639      	mov	r1, r7
 8007c24:	f7f8 ff58 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c28:	b110      	cbz	r0, 8007c30 <_dtoa_r+0x6d8>
 8007c2a:	9b02      	ldr	r3, [sp, #8]
 8007c2c:	07d9      	lsls	r1, r3, #31
 8007c2e:	d40f      	bmi.n	8007c50 <_dtoa_r+0x6f8>
 8007c30:	4620      	mov	r0, r4
 8007c32:	4659      	mov	r1, fp
 8007c34:	f000 fac8 	bl	80081c8 <_Bfree>
 8007c38:	2300      	movs	r3, #0
 8007c3a:	702b      	strb	r3, [r5, #0]
 8007c3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c3e:	f10a 0001 	add.w	r0, sl, #1
 8007c42:	6018      	str	r0, [r3, #0]
 8007c44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f43f acd8 	beq.w	80075fc <_dtoa_r+0xa4>
 8007c4c:	601d      	str	r5, [r3, #0]
 8007c4e:	e4d5      	b.n	80075fc <_dtoa_r+0xa4>
 8007c50:	f8cd a01c 	str.w	sl, [sp, #28]
 8007c54:	462b      	mov	r3, r5
 8007c56:	461d      	mov	r5, r3
 8007c58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c5c:	2a39      	cmp	r2, #57	; 0x39
 8007c5e:	d108      	bne.n	8007c72 <_dtoa_r+0x71a>
 8007c60:	9a00      	ldr	r2, [sp, #0]
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d1f7      	bne.n	8007c56 <_dtoa_r+0x6fe>
 8007c66:	9a07      	ldr	r2, [sp, #28]
 8007c68:	9900      	ldr	r1, [sp, #0]
 8007c6a:	3201      	adds	r2, #1
 8007c6c:	9207      	str	r2, [sp, #28]
 8007c6e:	2230      	movs	r2, #48	; 0x30
 8007c70:	700a      	strb	r2, [r1, #0]
 8007c72:	781a      	ldrb	r2, [r3, #0]
 8007c74:	3201      	adds	r2, #1
 8007c76:	701a      	strb	r2, [r3, #0]
 8007c78:	e78c      	b.n	8007b94 <_dtoa_r+0x63c>
 8007c7a:	4b7f      	ldr	r3, [pc, #508]	; (8007e78 <_dtoa_r+0x920>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f7f8 fcc3 	bl	8000608 <__aeabi_dmul>
 8007c82:	2200      	movs	r2, #0
 8007c84:	2300      	movs	r3, #0
 8007c86:	4606      	mov	r6, r0
 8007c88:	460f      	mov	r7, r1
 8007c8a:	f7f8 ff25 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d09b      	beq.n	8007bca <_dtoa_r+0x672>
 8007c92:	e7cd      	b.n	8007c30 <_dtoa_r+0x6d8>
 8007c94:	9a08      	ldr	r2, [sp, #32]
 8007c96:	2a00      	cmp	r2, #0
 8007c98:	f000 80c4 	beq.w	8007e24 <_dtoa_r+0x8cc>
 8007c9c:	9a05      	ldr	r2, [sp, #20]
 8007c9e:	2a01      	cmp	r2, #1
 8007ca0:	f300 80a8 	bgt.w	8007df4 <_dtoa_r+0x89c>
 8007ca4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007ca6:	2a00      	cmp	r2, #0
 8007ca8:	f000 80a0 	beq.w	8007dec <_dtoa_r+0x894>
 8007cac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cb0:	9e06      	ldr	r6, [sp, #24]
 8007cb2:	4645      	mov	r5, r8
 8007cb4:	9a04      	ldr	r2, [sp, #16]
 8007cb6:	2101      	movs	r1, #1
 8007cb8:	441a      	add	r2, r3
 8007cba:	4620      	mov	r0, r4
 8007cbc:	4498      	add	r8, r3
 8007cbe:	9204      	str	r2, [sp, #16]
 8007cc0:	f000 fb3e 	bl	8008340 <__i2b>
 8007cc4:	4607      	mov	r7, r0
 8007cc6:	2d00      	cmp	r5, #0
 8007cc8:	dd0b      	ble.n	8007ce2 <_dtoa_r+0x78a>
 8007cca:	9b04      	ldr	r3, [sp, #16]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	dd08      	ble.n	8007ce2 <_dtoa_r+0x78a>
 8007cd0:	42ab      	cmp	r3, r5
 8007cd2:	9a04      	ldr	r2, [sp, #16]
 8007cd4:	bfa8      	it	ge
 8007cd6:	462b      	movge	r3, r5
 8007cd8:	eba8 0803 	sub.w	r8, r8, r3
 8007cdc:	1aed      	subs	r5, r5, r3
 8007cde:	1ad3      	subs	r3, r2, r3
 8007ce0:	9304      	str	r3, [sp, #16]
 8007ce2:	9b06      	ldr	r3, [sp, #24]
 8007ce4:	b1fb      	cbz	r3, 8007d26 <_dtoa_r+0x7ce>
 8007ce6:	9b08      	ldr	r3, [sp, #32]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 809f 	beq.w	8007e2c <_dtoa_r+0x8d4>
 8007cee:	2e00      	cmp	r6, #0
 8007cf0:	dd11      	ble.n	8007d16 <_dtoa_r+0x7be>
 8007cf2:	4639      	mov	r1, r7
 8007cf4:	4632      	mov	r2, r6
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	f000 fbde 	bl	80084b8 <__pow5mult>
 8007cfc:	465a      	mov	r2, fp
 8007cfe:	4601      	mov	r1, r0
 8007d00:	4607      	mov	r7, r0
 8007d02:	4620      	mov	r0, r4
 8007d04:	f000 fb32 	bl	800836c <__multiply>
 8007d08:	4659      	mov	r1, fp
 8007d0a:	9007      	str	r0, [sp, #28]
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f000 fa5b 	bl	80081c8 <_Bfree>
 8007d12:	9b07      	ldr	r3, [sp, #28]
 8007d14:	469b      	mov	fp, r3
 8007d16:	9b06      	ldr	r3, [sp, #24]
 8007d18:	1b9a      	subs	r2, r3, r6
 8007d1a:	d004      	beq.n	8007d26 <_dtoa_r+0x7ce>
 8007d1c:	4659      	mov	r1, fp
 8007d1e:	4620      	mov	r0, r4
 8007d20:	f000 fbca 	bl	80084b8 <__pow5mult>
 8007d24:	4683      	mov	fp, r0
 8007d26:	2101      	movs	r1, #1
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f000 fb09 	bl	8008340 <__i2b>
 8007d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	4606      	mov	r6, r0
 8007d34:	dd7c      	ble.n	8007e30 <_dtoa_r+0x8d8>
 8007d36:	461a      	mov	r2, r3
 8007d38:	4601      	mov	r1, r0
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	f000 fbbc 	bl	80084b8 <__pow5mult>
 8007d40:	9b05      	ldr	r3, [sp, #20]
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	4606      	mov	r6, r0
 8007d46:	dd76      	ble.n	8007e36 <_dtoa_r+0x8de>
 8007d48:	2300      	movs	r3, #0
 8007d4a:	9306      	str	r3, [sp, #24]
 8007d4c:	6933      	ldr	r3, [r6, #16]
 8007d4e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d52:	6918      	ldr	r0, [r3, #16]
 8007d54:	f000 faa4 	bl	80082a0 <__hi0bits>
 8007d58:	f1c0 0020 	rsb	r0, r0, #32
 8007d5c:	9b04      	ldr	r3, [sp, #16]
 8007d5e:	4418      	add	r0, r3
 8007d60:	f010 001f 	ands.w	r0, r0, #31
 8007d64:	f000 8086 	beq.w	8007e74 <_dtoa_r+0x91c>
 8007d68:	f1c0 0320 	rsb	r3, r0, #32
 8007d6c:	2b04      	cmp	r3, #4
 8007d6e:	dd7f      	ble.n	8007e70 <_dtoa_r+0x918>
 8007d70:	f1c0 001c 	rsb	r0, r0, #28
 8007d74:	9b04      	ldr	r3, [sp, #16]
 8007d76:	4403      	add	r3, r0
 8007d78:	4480      	add	r8, r0
 8007d7a:	4405      	add	r5, r0
 8007d7c:	9304      	str	r3, [sp, #16]
 8007d7e:	f1b8 0f00 	cmp.w	r8, #0
 8007d82:	dd05      	ble.n	8007d90 <_dtoa_r+0x838>
 8007d84:	4659      	mov	r1, fp
 8007d86:	4642      	mov	r2, r8
 8007d88:	4620      	mov	r0, r4
 8007d8a:	f000 fbef 	bl	800856c <__lshift>
 8007d8e:	4683      	mov	fp, r0
 8007d90:	9b04      	ldr	r3, [sp, #16]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	dd05      	ble.n	8007da2 <_dtoa_r+0x84a>
 8007d96:	4631      	mov	r1, r6
 8007d98:	461a      	mov	r2, r3
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f000 fbe6 	bl	800856c <__lshift>
 8007da0:	4606      	mov	r6, r0
 8007da2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d069      	beq.n	8007e7c <_dtoa_r+0x924>
 8007da8:	4631      	mov	r1, r6
 8007daa:	4658      	mov	r0, fp
 8007dac:	f000 fc4a 	bl	8008644 <__mcmp>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	da63      	bge.n	8007e7c <_dtoa_r+0x924>
 8007db4:	2300      	movs	r3, #0
 8007db6:	4659      	mov	r1, fp
 8007db8:	220a      	movs	r2, #10
 8007dba:	4620      	mov	r0, r4
 8007dbc:	f000 fa26 	bl	800820c <__multadd>
 8007dc0:	9b08      	ldr	r3, [sp, #32]
 8007dc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dc6:	4683      	mov	fp, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f000 818f 	beq.w	80080ec <_dtoa_r+0xb94>
 8007dce:	4639      	mov	r1, r7
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	220a      	movs	r2, #10
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	f000 fa19 	bl	800820c <__multadd>
 8007dda:	f1b9 0f00 	cmp.w	r9, #0
 8007dde:	4607      	mov	r7, r0
 8007de0:	f300 808e 	bgt.w	8007f00 <_dtoa_r+0x9a8>
 8007de4:	9b05      	ldr	r3, [sp, #20]
 8007de6:	2b02      	cmp	r3, #2
 8007de8:	dc50      	bgt.n	8007e8c <_dtoa_r+0x934>
 8007dea:	e089      	b.n	8007f00 <_dtoa_r+0x9a8>
 8007dec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007dee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007df2:	e75d      	b.n	8007cb0 <_dtoa_r+0x758>
 8007df4:	9b01      	ldr	r3, [sp, #4]
 8007df6:	1e5e      	subs	r6, r3, #1
 8007df8:	9b06      	ldr	r3, [sp, #24]
 8007dfa:	42b3      	cmp	r3, r6
 8007dfc:	bfbf      	itttt	lt
 8007dfe:	9b06      	ldrlt	r3, [sp, #24]
 8007e00:	9606      	strlt	r6, [sp, #24]
 8007e02:	1af2      	sublt	r2, r6, r3
 8007e04:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007e06:	bfb6      	itet	lt
 8007e08:	189b      	addlt	r3, r3, r2
 8007e0a:	1b9e      	subge	r6, r3, r6
 8007e0c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007e0e:	9b01      	ldr	r3, [sp, #4]
 8007e10:	bfb8      	it	lt
 8007e12:	2600      	movlt	r6, #0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	bfb5      	itete	lt
 8007e18:	eba8 0503 	sublt.w	r5, r8, r3
 8007e1c:	9b01      	ldrge	r3, [sp, #4]
 8007e1e:	2300      	movlt	r3, #0
 8007e20:	4645      	movge	r5, r8
 8007e22:	e747      	b.n	8007cb4 <_dtoa_r+0x75c>
 8007e24:	9e06      	ldr	r6, [sp, #24]
 8007e26:	9f08      	ldr	r7, [sp, #32]
 8007e28:	4645      	mov	r5, r8
 8007e2a:	e74c      	b.n	8007cc6 <_dtoa_r+0x76e>
 8007e2c:	9a06      	ldr	r2, [sp, #24]
 8007e2e:	e775      	b.n	8007d1c <_dtoa_r+0x7c4>
 8007e30:	9b05      	ldr	r3, [sp, #20]
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	dc18      	bgt.n	8007e68 <_dtoa_r+0x910>
 8007e36:	9b02      	ldr	r3, [sp, #8]
 8007e38:	b9b3      	cbnz	r3, 8007e68 <_dtoa_r+0x910>
 8007e3a:	9b03      	ldr	r3, [sp, #12]
 8007e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e40:	b9a3      	cbnz	r3, 8007e6c <_dtoa_r+0x914>
 8007e42:	9b03      	ldr	r3, [sp, #12]
 8007e44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e48:	0d1b      	lsrs	r3, r3, #20
 8007e4a:	051b      	lsls	r3, r3, #20
 8007e4c:	b12b      	cbz	r3, 8007e5a <_dtoa_r+0x902>
 8007e4e:	9b04      	ldr	r3, [sp, #16]
 8007e50:	3301      	adds	r3, #1
 8007e52:	9304      	str	r3, [sp, #16]
 8007e54:	f108 0801 	add.w	r8, r8, #1
 8007e58:	2301      	movs	r3, #1
 8007e5a:	9306      	str	r3, [sp, #24]
 8007e5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	f47f af74 	bne.w	8007d4c <_dtoa_r+0x7f4>
 8007e64:	2001      	movs	r0, #1
 8007e66:	e779      	b.n	8007d5c <_dtoa_r+0x804>
 8007e68:	2300      	movs	r3, #0
 8007e6a:	e7f6      	b.n	8007e5a <_dtoa_r+0x902>
 8007e6c:	9b02      	ldr	r3, [sp, #8]
 8007e6e:	e7f4      	b.n	8007e5a <_dtoa_r+0x902>
 8007e70:	d085      	beq.n	8007d7e <_dtoa_r+0x826>
 8007e72:	4618      	mov	r0, r3
 8007e74:	301c      	adds	r0, #28
 8007e76:	e77d      	b.n	8007d74 <_dtoa_r+0x81c>
 8007e78:	40240000 	.word	0x40240000
 8007e7c:	9b01      	ldr	r3, [sp, #4]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	dc38      	bgt.n	8007ef4 <_dtoa_r+0x99c>
 8007e82:	9b05      	ldr	r3, [sp, #20]
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	dd35      	ble.n	8007ef4 <_dtoa_r+0x99c>
 8007e88:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007e8c:	f1b9 0f00 	cmp.w	r9, #0
 8007e90:	d10d      	bne.n	8007eae <_dtoa_r+0x956>
 8007e92:	4631      	mov	r1, r6
 8007e94:	464b      	mov	r3, r9
 8007e96:	2205      	movs	r2, #5
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f000 f9b7 	bl	800820c <__multadd>
 8007e9e:	4601      	mov	r1, r0
 8007ea0:	4606      	mov	r6, r0
 8007ea2:	4658      	mov	r0, fp
 8007ea4:	f000 fbce 	bl	8008644 <__mcmp>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	f73f adbd 	bgt.w	8007a28 <_dtoa_r+0x4d0>
 8007eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb0:	9d00      	ldr	r5, [sp, #0]
 8007eb2:	ea6f 0a03 	mvn.w	sl, r3
 8007eb6:	f04f 0800 	mov.w	r8, #0
 8007eba:	4631      	mov	r1, r6
 8007ebc:	4620      	mov	r0, r4
 8007ebe:	f000 f983 	bl	80081c8 <_Bfree>
 8007ec2:	2f00      	cmp	r7, #0
 8007ec4:	f43f aeb4 	beq.w	8007c30 <_dtoa_r+0x6d8>
 8007ec8:	f1b8 0f00 	cmp.w	r8, #0
 8007ecc:	d005      	beq.n	8007eda <_dtoa_r+0x982>
 8007ece:	45b8      	cmp	r8, r7
 8007ed0:	d003      	beq.n	8007eda <_dtoa_r+0x982>
 8007ed2:	4641      	mov	r1, r8
 8007ed4:	4620      	mov	r0, r4
 8007ed6:	f000 f977 	bl	80081c8 <_Bfree>
 8007eda:	4639      	mov	r1, r7
 8007edc:	4620      	mov	r0, r4
 8007ede:	f000 f973 	bl	80081c8 <_Bfree>
 8007ee2:	e6a5      	b.n	8007c30 <_dtoa_r+0x6d8>
 8007ee4:	2600      	movs	r6, #0
 8007ee6:	4637      	mov	r7, r6
 8007ee8:	e7e1      	b.n	8007eae <_dtoa_r+0x956>
 8007eea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007eec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007ef0:	4637      	mov	r7, r6
 8007ef2:	e599      	b.n	8007a28 <_dtoa_r+0x4d0>
 8007ef4:	9b08      	ldr	r3, [sp, #32]
 8007ef6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f000 80fd 	beq.w	80080fa <_dtoa_r+0xba2>
 8007f00:	2d00      	cmp	r5, #0
 8007f02:	dd05      	ble.n	8007f10 <_dtoa_r+0x9b8>
 8007f04:	4639      	mov	r1, r7
 8007f06:	462a      	mov	r2, r5
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f000 fb2f 	bl	800856c <__lshift>
 8007f0e:	4607      	mov	r7, r0
 8007f10:	9b06      	ldr	r3, [sp, #24]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d05c      	beq.n	8007fd0 <_dtoa_r+0xa78>
 8007f16:	6879      	ldr	r1, [r7, #4]
 8007f18:	4620      	mov	r0, r4
 8007f1a:	f000 f915 	bl	8008148 <_Balloc>
 8007f1e:	4605      	mov	r5, r0
 8007f20:	b928      	cbnz	r0, 8007f2e <_dtoa_r+0x9d6>
 8007f22:	4b80      	ldr	r3, [pc, #512]	; (8008124 <_dtoa_r+0xbcc>)
 8007f24:	4602      	mov	r2, r0
 8007f26:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f2a:	f7ff bb2e 	b.w	800758a <_dtoa_r+0x32>
 8007f2e:	693a      	ldr	r2, [r7, #16]
 8007f30:	3202      	adds	r2, #2
 8007f32:	0092      	lsls	r2, r2, #2
 8007f34:	f107 010c 	add.w	r1, r7, #12
 8007f38:	300c      	adds	r0, #12
 8007f3a:	f7fe fdd3 	bl	8006ae4 <memcpy>
 8007f3e:	2201      	movs	r2, #1
 8007f40:	4629      	mov	r1, r5
 8007f42:	4620      	mov	r0, r4
 8007f44:	f000 fb12 	bl	800856c <__lshift>
 8007f48:	9b00      	ldr	r3, [sp, #0]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	9301      	str	r3, [sp, #4]
 8007f4e:	9b00      	ldr	r3, [sp, #0]
 8007f50:	444b      	add	r3, r9
 8007f52:	9307      	str	r3, [sp, #28]
 8007f54:	9b02      	ldr	r3, [sp, #8]
 8007f56:	f003 0301 	and.w	r3, r3, #1
 8007f5a:	46b8      	mov	r8, r7
 8007f5c:	9306      	str	r3, [sp, #24]
 8007f5e:	4607      	mov	r7, r0
 8007f60:	9b01      	ldr	r3, [sp, #4]
 8007f62:	4631      	mov	r1, r6
 8007f64:	3b01      	subs	r3, #1
 8007f66:	4658      	mov	r0, fp
 8007f68:	9302      	str	r3, [sp, #8]
 8007f6a:	f7ff fa6a 	bl	8007442 <quorem>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	3330      	adds	r3, #48	; 0x30
 8007f72:	9004      	str	r0, [sp, #16]
 8007f74:	4641      	mov	r1, r8
 8007f76:	4658      	mov	r0, fp
 8007f78:	9308      	str	r3, [sp, #32]
 8007f7a:	f000 fb63 	bl	8008644 <__mcmp>
 8007f7e:	463a      	mov	r2, r7
 8007f80:	4681      	mov	r9, r0
 8007f82:	4631      	mov	r1, r6
 8007f84:	4620      	mov	r0, r4
 8007f86:	f000 fb79 	bl	800867c <__mdiff>
 8007f8a:	68c2      	ldr	r2, [r0, #12]
 8007f8c:	9b08      	ldr	r3, [sp, #32]
 8007f8e:	4605      	mov	r5, r0
 8007f90:	bb02      	cbnz	r2, 8007fd4 <_dtoa_r+0xa7c>
 8007f92:	4601      	mov	r1, r0
 8007f94:	4658      	mov	r0, fp
 8007f96:	f000 fb55 	bl	8008644 <__mcmp>
 8007f9a:	9b08      	ldr	r3, [sp, #32]
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	4620      	mov	r0, r4
 8007fa2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007fa6:	f000 f90f 	bl	80081c8 <_Bfree>
 8007faa:	9b05      	ldr	r3, [sp, #20]
 8007fac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fae:	9d01      	ldr	r5, [sp, #4]
 8007fb0:	ea43 0102 	orr.w	r1, r3, r2
 8007fb4:	9b06      	ldr	r3, [sp, #24]
 8007fb6:	430b      	orrs	r3, r1
 8007fb8:	9b08      	ldr	r3, [sp, #32]
 8007fba:	d10d      	bne.n	8007fd8 <_dtoa_r+0xa80>
 8007fbc:	2b39      	cmp	r3, #57	; 0x39
 8007fbe:	d029      	beq.n	8008014 <_dtoa_r+0xabc>
 8007fc0:	f1b9 0f00 	cmp.w	r9, #0
 8007fc4:	dd01      	ble.n	8007fca <_dtoa_r+0xa72>
 8007fc6:	9b04      	ldr	r3, [sp, #16]
 8007fc8:	3331      	adds	r3, #49	; 0x31
 8007fca:	9a02      	ldr	r2, [sp, #8]
 8007fcc:	7013      	strb	r3, [r2, #0]
 8007fce:	e774      	b.n	8007eba <_dtoa_r+0x962>
 8007fd0:	4638      	mov	r0, r7
 8007fd2:	e7b9      	b.n	8007f48 <_dtoa_r+0x9f0>
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	e7e2      	b.n	8007f9e <_dtoa_r+0xa46>
 8007fd8:	f1b9 0f00 	cmp.w	r9, #0
 8007fdc:	db06      	blt.n	8007fec <_dtoa_r+0xa94>
 8007fde:	9905      	ldr	r1, [sp, #20]
 8007fe0:	ea41 0909 	orr.w	r9, r1, r9
 8007fe4:	9906      	ldr	r1, [sp, #24]
 8007fe6:	ea59 0101 	orrs.w	r1, r9, r1
 8007fea:	d120      	bne.n	800802e <_dtoa_r+0xad6>
 8007fec:	2a00      	cmp	r2, #0
 8007fee:	ddec      	ble.n	8007fca <_dtoa_r+0xa72>
 8007ff0:	4659      	mov	r1, fp
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	9301      	str	r3, [sp, #4]
 8007ff8:	f000 fab8 	bl	800856c <__lshift>
 8007ffc:	4631      	mov	r1, r6
 8007ffe:	4683      	mov	fp, r0
 8008000:	f000 fb20 	bl	8008644 <__mcmp>
 8008004:	2800      	cmp	r0, #0
 8008006:	9b01      	ldr	r3, [sp, #4]
 8008008:	dc02      	bgt.n	8008010 <_dtoa_r+0xab8>
 800800a:	d1de      	bne.n	8007fca <_dtoa_r+0xa72>
 800800c:	07da      	lsls	r2, r3, #31
 800800e:	d5dc      	bpl.n	8007fca <_dtoa_r+0xa72>
 8008010:	2b39      	cmp	r3, #57	; 0x39
 8008012:	d1d8      	bne.n	8007fc6 <_dtoa_r+0xa6e>
 8008014:	9a02      	ldr	r2, [sp, #8]
 8008016:	2339      	movs	r3, #57	; 0x39
 8008018:	7013      	strb	r3, [r2, #0]
 800801a:	462b      	mov	r3, r5
 800801c:	461d      	mov	r5, r3
 800801e:	3b01      	subs	r3, #1
 8008020:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008024:	2a39      	cmp	r2, #57	; 0x39
 8008026:	d050      	beq.n	80080ca <_dtoa_r+0xb72>
 8008028:	3201      	adds	r2, #1
 800802a:	701a      	strb	r2, [r3, #0]
 800802c:	e745      	b.n	8007eba <_dtoa_r+0x962>
 800802e:	2a00      	cmp	r2, #0
 8008030:	dd03      	ble.n	800803a <_dtoa_r+0xae2>
 8008032:	2b39      	cmp	r3, #57	; 0x39
 8008034:	d0ee      	beq.n	8008014 <_dtoa_r+0xabc>
 8008036:	3301      	adds	r3, #1
 8008038:	e7c7      	b.n	8007fca <_dtoa_r+0xa72>
 800803a:	9a01      	ldr	r2, [sp, #4]
 800803c:	9907      	ldr	r1, [sp, #28]
 800803e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008042:	428a      	cmp	r2, r1
 8008044:	d02a      	beq.n	800809c <_dtoa_r+0xb44>
 8008046:	4659      	mov	r1, fp
 8008048:	2300      	movs	r3, #0
 800804a:	220a      	movs	r2, #10
 800804c:	4620      	mov	r0, r4
 800804e:	f000 f8dd 	bl	800820c <__multadd>
 8008052:	45b8      	cmp	r8, r7
 8008054:	4683      	mov	fp, r0
 8008056:	f04f 0300 	mov.w	r3, #0
 800805a:	f04f 020a 	mov.w	r2, #10
 800805e:	4641      	mov	r1, r8
 8008060:	4620      	mov	r0, r4
 8008062:	d107      	bne.n	8008074 <_dtoa_r+0xb1c>
 8008064:	f000 f8d2 	bl	800820c <__multadd>
 8008068:	4680      	mov	r8, r0
 800806a:	4607      	mov	r7, r0
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	3301      	adds	r3, #1
 8008070:	9301      	str	r3, [sp, #4]
 8008072:	e775      	b.n	8007f60 <_dtoa_r+0xa08>
 8008074:	f000 f8ca 	bl	800820c <__multadd>
 8008078:	4639      	mov	r1, r7
 800807a:	4680      	mov	r8, r0
 800807c:	2300      	movs	r3, #0
 800807e:	220a      	movs	r2, #10
 8008080:	4620      	mov	r0, r4
 8008082:	f000 f8c3 	bl	800820c <__multadd>
 8008086:	4607      	mov	r7, r0
 8008088:	e7f0      	b.n	800806c <_dtoa_r+0xb14>
 800808a:	f1b9 0f00 	cmp.w	r9, #0
 800808e:	9a00      	ldr	r2, [sp, #0]
 8008090:	bfcc      	ite	gt
 8008092:	464d      	movgt	r5, r9
 8008094:	2501      	movle	r5, #1
 8008096:	4415      	add	r5, r2
 8008098:	f04f 0800 	mov.w	r8, #0
 800809c:	4659      	mov	r1, fp
 800809e:	2201      	movs	r2, #1
 80080a0:	4620      	mov	r0, r4
 80080a2:	9301      	str	r3, [sp, #4]
 80080a4:	f000 fa62 	bl	800856c <__lshift>
 80080a8:	4631      	mov	r1, r6
 80080aa:	4683      	mov	fp, r0
 80080ac:	f000 faca 	bl	8008644 <__mcmp>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	dcb2      	bgt.n	800801a <_dtoa_r+0xac2>
 80080b4:	d102      	bne.n	80080bc <_dtoa_r+0xb64>
 80080b6:	9b01      	ldr	r3, [sp, #4]
 80080b8:	07db      	lsls	r3, r3, #31
 80080ba:	d4ae      	bmi.n	800801a <_dtoa_r+0xac2>
 80080bc:	462b      	mov	r3, r5
 80080be:	461d      	mov	r5, r3
 80080c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080c4:	2a30      	cmp	r2, #48	; 0x30
 80080c6:	d0fa      	beq.n	80080be <_dtoa_r+0xb66>
 80080c8:	e6f7      	b.n	8007eba <_dtoa_r+0x962>
 80080ca:	9a00      	ldr	r2, [sp, #0]
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d1a5      	bne.n	800801c <_dtoa_r+0xac4>
 80080d0:	f10a 0a01 	add.w	sl, sl, #1
 80080d4:	2331      	movs	r3, #49	; 0x31
 80080d6:	e779      	b.n	8007fcc <_dtoa_r+0xa74>
 80080d8:	4b13      	ldr	r3, [pc, #76]	; (8008128 <_dtoa_r+0xbd0>)
 80080da:	f7ff baaf 	b.w	800763c <_dtoa_r+0xe4>
 80080de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f47f aa86 	bne.w	80075f2 <_dtoa_r+0x9a>
 80080e6:	4b11      	ldr	r3, [pc, #68]	; (800812c <_dtoa_r+0xbd4>)
 80080e8:	f7ff baa8 	b.w	800763c <_dtoa_r+0xe4>
 80080ec:	f1b9 0f00 	cmp.w	r9, #0
 80080f0:	dc03      	bgt.n	80080fa <_dtoa_r+0xba2>
 80080f2:	9b05      	ldr	r3, [sp, #20]
 80080f4:	2b02      	cmp	r3, #2
 80080f6:	f73f aec9 	bgt.w	8007e8c <_dtoa_r+0x934>
 80080fa:	9d00      	ldr	r5, [sp, #0]
 80080fc:	4631      	mov	r1, r6
 80080fe:	4658      	mov	r0, fp
 8008100:	f7ff f99f 	bl	8007442 <quorem>
 8008104:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008108:	f805 3b01 	strb.w	r3, [r5], #1
 800810c:	9a00      	ldr	r2, [sp, #0]
 800810e:	1aaa      	subs	r2, r5, r2
 8008110:	4591      	cmp	r9, r2
 8008112:	ddba      	ble.n	800808a <_dtoa_r+0xb32>
 8008114:	4659      	mov	r1, fp
 8008116:	2300      	movs	r3, #0
 8008118:	220a      	movs	r2, #10
 800811a:	4620      	mov	r0, r4
 800811c:	f000 f876 	bl	800820c <__multadd>
 8008120:	4683      	mov	fp, r0
 8008122:	e7eb      	b.n	80080fc <_dtoa_r+0xba4>
 8008124:	08009fcf 	.word	0x08009fcf
 8008128:	08009f28 	.word	0x08009f28
 800812c:	08009f4c 	.word	0x08009f4c

08008130 <_localeconv_r>:
 8008130:	4800      	ldr	r0, [pc, #0]	; (8008134 <_localeconv_r+0x4>)
 8008132:	4770      	bx	lr
 8008134:	20000160 	.word	0x20000160

08008138 <malloc>:
 8008138:	4b02      	ldr	r3, [pc, #8]	; (8008144 <malloc+0xc>)
 800813a:	4601      	mov	r1, r0
 800813c:	6818      	ldr	r0, [r3, #0]
 800813e:	f000 bbe1 	b.w	8008904 <_malloc_r>
 8008142:	bf00      	nop
 8008144:	2000000c 	.word	0x2000000c

08008148 <_Balloc>:
 8008148:	b570      	push	{r4, r5, r6, lr}
 800814a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800814c:	4604      	mov	r4, r0
 800814e:	460d      	mov	r5, r1
 8008150:	b976      	cbnz	r6, 8008170 <_Balloc+0x28>
 8008152:	2010      	movs	r0, #16
 8008154:	f7ff fff0 	bl	8008138 <malloc>
 8008158:	4602      	mov	r2, r0
 800815a:	6260      	str	r0, [r4, #36]	; 0x24
 800815c:	b920      	cbnz	r0, 8008168 <_Balloc+0x20>
 800815e:	4b18      	ldr	r3, [pc, #96]	; (80081c0 <_Balloc+0x78>)
 8008160:	4818      	ldr	r0, [pc, #96]	; (80081c4 <_Balloc+0x7c>)
 8008162:	2166      	movs	r1, #102	; 0x66
 8008164:	f000 fd94 	bl	8008c90 <__assert_func>
 8008168:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800816c:	6006      	str	r6, [r0, #0]
 800816e:	60c6      	str	r6, [r0, #12]
 8008170:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008172:	68f3      	ldr	r3, [r6, #12]
 8008174:	b183      	cbz	r3, 8008198 <_Balloc+0x50>
 8008176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800817e:	b9b8      	cbnz	r0, 80081b0 <_Balloc+0x68>
 8008180:	2101      	movs	r1, #1
 8008182:	fa01 f605 	lsl.w	r6, r1, r5
 8008186:	1d72      	adds	r2, r6, #5
 8008188:	0092      	lsls	r2, r2, #2
 800818a:	4620      	mov	r0, r4
 800818c:	f000 fb5a 	bl	8008844 <_calloc_r>
 8008190:	b160      	cbz	r0, 80081ac <_Balloc+0x64>
 8008192:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008196:	e00e      	b.n	80081b6 <_Balloc+0x6e>
 8008198:	2221      	movs	r2, #33	; 0x21
 800819a:	2104      	movs	r1, #4
 800819c:	4620      	mov	r0, r4
 800819e:	f000 fb51 	bl	8008844 <_calloc_r>
 80081a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081a4:	60f0      	str	r0, [r6, #12]
 80081a6:	68db      	ldr	r3, [r3, #12]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1e4      	bne.n	8008176 <_Balloc+0x2e>
 80081ac:	2000      	movs	r0, #0
 80081ae:	bd70      	pop	{r4, r5, r6, pc}
 80081b0:	6802      	ldr	r2, [r0, #0]
 80081b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80081b6:	2300      	movs	r3, #0
 80081b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081bc:	e7f7      	b.n	80081ae <_Balloc+0x66>
 80081be:	bf00      	nop
 80081c0:	08009f59 	.word	0x08009f59
 80081c4:	08009fe0 	.word	0x08009fe0

080081c8 <_Bfree>:
 80081c8:	b570      	push	{r4, r5, r6, lr}
 80081ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081cc:	4605      	mov	r5, r0
 80081ce:	460c      	mov	r4, r1
 80081d0:	b976      	cbnz	r6, 80081f0 <_Bfree+0x28>
 80081d2:	2010      	movs	r0, #16
 80081d4:	f7ff ffb0 	bl	8008138 <malloc>
 80081d8:	4602      	mov	r2, r0
 80081da:	6268      	str	r0, [r5, #36]	; 0x24
 80081dc:	b920      	cbnz	r0, 80081e8 <_Bfree+0x20>
 80081de:	4b09      	ldr	r3, [pc, #36]	; (8008204 <_Bfree+0x3c>)
 80081e0:	4809      	ldr	r0, [pc, #36]	; (8008208 <_Bfree+0x40>)
 80081e2:	218a      	movs	r1, #138	; 0x8a
 80081e4:	f000 fd54 	bl	8008c90 <__assert_func>
 80081e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081ec:	6006      	str	r6, [r0, #0]
 80081ee:	60c6      	str	r6, [r0, #12]
 80081f0:	b13c      	cbz	r4, 8008202 <_Bfree+0x3a>
 80081f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80081f4:	6862      	ldr	r2, [r4, #4]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081fc:	6021      	str	r1, [r4, #0]
 80081fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008202:	bd70      	pop	{r4, r5, r6, pc}
 8008204:	08009f59 	.word	0x08009f59
 8008208:	08009fe0 	.word	0x08009fe0

0800820c <__multadd>:
 800820c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008210:	690e      	ldr	r6, [r1, #16]
 8008212:	4607      	mov	r7, r0
 8008214:	4698      	mov	r8, r3
 8008216:	460c      	mov	r4, r1
 8008218:	f101 0014 	add.w	r0, r1, #20
 800821c:	2300      	movs	r3, #0
 800821e:	6805      	ldr	r5, [r0, #0]
 8008220:	b2a9      	uxth	r1, r5
 8008222:	fb02 8101 	mla	r1, r2, r1, r8
 8008226:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800822a:	0c2d      	lsrs	r5, r5, #16
 800822c:	fb02 c505 	mla	r5, r2, r5, ip
 8008230:	b289      	uxth	r1, r1
 8008232:	3301      	adds	r3, #1
 8008234:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008238:	429e      	cmp	r6, r3
 800823a:	f840 1b04 	str.w	r1, [r0], #4
 800823e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008242:	dcec      	bgt.n	800821e <__multadd+0x12>
 8008244:	f1b8 0f00 	cmp.w	r8, #0
 8008248:	d022      	beq.n	8008290 <__multadd+0x84>
 800824a:	68a3      	ldr	r3, [r4, #8]
 800824c:	42b3      	cmp	r3, r6
 800824e:	dc19      	bgt.n	8008284 <__multadd+0x78>
 8008250:	6861      	ldr	r1, [r4, #4]
 8008252:	4638      	mov	r0, r7
 8008254:	3101      	adds	r1, #1
 8008256:	f7ff ff77 	bl	8008148 <_Balloc>
 800825a:	4605      	mov	r5, r0
 800825c:	b928      	cbnz	r0, 800826a <__multadd+0x5e>
 800825e:	4602      	mov	r2, r0
 8008260:	4b0d      	ldr	r3, [pc, #52]	; (8008298 <__multadd+0x8c>)
 8008262:	480e      	ldr	r0, [pc, #56]	; (800829c <__multadd+0x90>)
 8008264:	21b5      	movs	r1, #181	; 0xb5
 8008266:	f000 fd13 	bl	8008c90 <__assert_func>
 800826a:	6922      	ldr	r2, [r4, #16]
 800826c:	3202      	adds	r2, #2
 800826e:	f104 010c 	add.w	r1, r4, #12
 8008272:	0092      	lsls	r2, r2, #2
 8008274:	300c      	adds	r0, #12
 8008276:	f7fe fc35 	bl	8006ae4 <memcpy>
 800827a:	4621      	mov	r1, r4
 800827c:	4638      	mov	r0, r7
 800827e:	f7ff ffa3 	bl	80081c8 <_Bfree>
 8008282:	462c      	mov	r4, r5
 8008284:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008288:	3601      	adds	r6, #1
 800828a:	f8c3 8014 	str.w	r8, [r3, #20]
 800828e:	6126      	str	r6, [r4, #16]
 8008290:	4620      	mov	r0, r4
 8008292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008296:	bf00      	nop
 8008298:	08009fcf 	.word	0x08009fcf
 800829c:	08009fe0 	.word	0x08009fe0

080082a0 <__hi0bits>:
 80082a0:	0c03      	lsrs	r3, r0, #16
 80082a2:	041b      	lsls	r3, r3, #16
 80082a4:	b9d3      	cbnz	r3, 80082dc <__hi0bits+0x3c>
 80082a6:	0400      	lsls	r0, r0, #16
 80082a8:	2310      	movs	r3, #16
 80082aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80082ae:	bf04      	itt	eq
 80082b0:	0200      	lsleq	r0, r0, #8
 80082b2:	3308      	addeq	r3, #8
 80082b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80082b8:	bf04      	itt	eq
 80082ba:	0100      	lsleq	r0, r0, #4
 80082bc:	3304      	addeq	r3, #4
 80082be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80082c2:	bf04      	itt	eq
 80082c4:	0080      	lsleq	r0, r0, #2
 80082c6:	3302      	addeq	r3, #2
 80082c8:	2800      	cmp	r0, #0
 80082ca:	db05      	blt.n	80082d8 <__hi0bits+0x38>
 80082cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80082d0:	f103 0301 	add.w	r3, r3, #1
 80082d4:	bf08      	it	eq
 80082d6:	2320      	moveq	r3, #32
 80082d8:	4618      	mov	r0, r3
 80082da:	4770      	bx	lr
 80082dc:	2300      	movs	r3, #0
 80082de:	e7e4      	b.n	80082aa <__hi0bits+0xa>

080082e0 <__lo0bits>:
 80082e0:	6803      	ldr	r3, [r0, #0]
 80082e2:	f013 0207 	ands.w	r2, r3, #7
 80082e6:	4601      	mov	r1, r0
 80082e8:	d00b      	beq.n	8008302 <__lo0bits+0x22>
 80082ea:	07da      	lsls	r2, r3, #31
 80082ec:	d424      	bmi.n	8008338 <__lo0bits+0x58>
 80082ee:	0798      	lsls	r0, r3, #30
 80082f0:	bf49      	itett	mi
 80082f2:	085b      	lsrmi	r3, r3, #1
 80082f4:	089b      	lsrpl	r3, r3, #2
 80082f6:	2001      	movmi	r0, #1
 80082f8:	600b      	strmi	r3, [r1, #0]
 80082fa:	bf5c      	itt	pl
 80082fc:	600b      	strpl	r3, [r1, #0]
 80082fe:	2002      	movpl	r0, #2
 8008300:	4770      	bx	lr
 8008302:	b298      	uxth	r0, r3
 8008304:	b9b0      	cbnz	r0, 8008334 <__lo0bits+0x54>
 8008306:	0c1b      	lsrs	r3, r3, #16
 8008308:	2010      	movs	r0, #16
 800830a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800830e:	bf04      	itt	eq
 8008310:	0a1b      	lsreq	r3, r3, #8
 8008312:	3008      	addeq	r0, #8
 8008314:	071a      	lsls	r2, r3, #28
 8008316:	bf04      	itt	eq
 8008318:	091b      	lsreq	r3, r3, #4
 800831a:	3004      	addeq	r0, #4
 800831c:	079a      	lsls	r2, r3, #30
 800831e:	bf04      	itt	eq
 8008320:	089b      	lsreq	r3, r3, #2
 8008322:	3002      	addeq	r0, #2
 8008324:	07da      	lsls	r2, r3, #31
 8008326:	d403      	bmi.n	8008330 <__lo0bits+0x50>
 8008328:	085b      	lsrs	r3, r3, #1
 800832a:	f100 0001 	add.w	r0, r0, #1
 800832e:	d005      	beq.n	800833c <__lo0bits+0x5c>
 8008330:	600b      	str	r3, [r1, #0]
 8008332:	4770      	bx	lr
 8008334:	4610      	mov	r0, r2
 8008336:	e7e8      	b.n	800830a <__lo0bits+0x2a>
 8008338:	2000      	movs	r0, #0
 800833a:	4770      	bx	lr
 800833c:	2020      	movs	r0, #32
 800833e:	4770      	bx	lr

08008340 <__i2b>:
 8008340:	b510      	push	{r4, lr}
 8008342:	460c      	mov	r4, r1
 8008344:	2101      	movs	r1, #1
 8008346:	f7ff feff 	bl	8008148 <_Balloc>
 800834a:	4602      	mov	r2, r0
 800834c:	b928      	cbnz	r0, 800835a <__i2b+0x1a>
 800834e:	4b05      	ldr	r3, [pc, #20]	; (8008364 <__i2b+0x24>)
 8008350:	4805      	ldr	r0, [pc, #20]	; (8008368 <__i2b+0x28>)
 8008352:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008356:	f000 fc9b 	bl	8008c90 <__assert_func>
 800835a:	2301      	movs	r3, #1
 800835c:	6144      	str	r4, [r0, #20]
 800835e:	6103      	str	r3, [r0, #16]
 8008360:	bd10      	pop	{r4, pc}
 8008362:	bf00      	nop
 8008364:	08009fcf 	.word	0x08009fcf
 8008368:	08009fe0 	.word	0x08009fe0

0800836c <__multiply>:
 800836c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008370:	4614      	mov	r4, r2
 8008372:	690a      	ldr	r2, [r1, #16]
 8008374:	6923      	ldr	r3, [r4, #16]
 8008376:	429a      	cmp	r2, r3
 8008378:	bfb8      	it	lt
 800837a:	460b      	movlt	r3, r1
 800837c:	460d      	mov	r5, r1
 800837e:	bfbc      	itt	lt
 8008380:	4625      	movlt	r5, r4
 8008382:	461c      	movlt	r4, r3
 8008384:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008388:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800838c:	68ab      	ldr	r3, [r5, #8]
 800838e:	6869      	ldr	r1, [r5, #4]
 8008390:	eb0a 0709 	add.w	r7, sl, r9
 8008394:	42bb      	cmp	r3, r7
 8008396:	b085      	sub	sp, #20
 8008398:	bfb8      	it	lt
 800839a:	3101      	addlt	r1, #1
 800839c:	f7ff fed4 	bl	8008148 <_Balloc>
 80083a0:	b930      	cbnz	r0, 80083b0 <__multiply+0x44>
 80083a2:	4602      	mov	r2, r0
 80083a4:	4b42      	ldr	r3, [pc, #264]	; (80084b0 <__multiply+0x144>)
 80083a6:	4843      	ldr	r0, [pc, #268]	; (80084b4 <__multiply+0x148>)
 80083a8:	f240 115d 	movw	r1, #349	; 0x15d
 80083ac:	f000 fc70 	bl	8008c90 <__assert_func>
 80083b0:	f100 0614 	add.w	r6, r0, #20
 80083b4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80083b8:	4633      	mov	r3, r6
 80083ba:	2200      	movs	r2, #0
 80083bc:	4543      	cmp	r3, r8
 80083be:	d31e      	bcc.n	80083fe <__multiply+0x92>
 80083c0:	f105 0c14 	add.w	ip, r5, #20
 80083c4:	f104 0314 	add.w	r3, r4, #20
 80083c8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80083cc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80083d0:	9202      	str	r2, [sp, #8]
 80083d2:	ebac 0205 	sub.w	r2, ip, r5
 80083d6:	3a15      	subs	r2, #21
 80083d8:	f022 0203 	bic.w	r2, r2, #3
 80083dc:	3204      	adds	r2, #4
 80083de:	f105 0115 	add.w	r1, r5, #21
 80083e2:	458c      	cmp	ip, r1
 80083e4:	bf38      	it	cc
 80083e6:	2204      	movcc	r2, #4
 80083e8:	9201      	str	r2, [sp, #4]
 80083ea:	9a02      	ldr	r2, [sp, #8]
 80083ec:	9303      	str	r3, [sp, #12]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d808      	bhi.n	8008404 <__multiply+0x98>
 80083f2:	2f00      	cmp	r7, #0
 80083f4:	dc55      	bgt.n	80084a2 <__multiply+0x136>
 80083f6:	6107      	str	r7, [r0, #16]
 80083f8:	b005      	add	sp, #20
 80083fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083fe:	f843 2b04 	str.w	r2, [r3], #4
 8008402:	e7db      	b.n	80083bc <__multiply+0x50>
 8008404:	f8b3 a000 	ldrh.w	sl, [r3]
 8008408:	f1ba 0f00 	cmp.w	sl, #0
 800840c:	d020      	beq.n	8008450 <__multiply+0xe4>
 800840e:	f105 0e14 	add.w	lr, r5, #20
 8008412:	46b1      	mov	r9, r6
 8008414:	2200      	movs	r2, #0
 8008416:	f85e 4b04 	ldr.w	r4, [lr], #4
 800841a:	f8d9 b000 	ldr.w	fp, [r9]
 800841e:	b2a1      	uxth	r1, r4
 8008420:	fa1f fb8b 	uxth.w	fp, fp
 8008424:	fb0a b101 	mla	r1, sl, r1, fp
 8008428:	4411      	add	r1, r2
 800842a:	f8d9 2000 	ldr.w	r2, [r9]
 800842e:	0c24      	lsrs	r4, r4, #16
 8008430:	0c12      	lsrs	r2, r2, #16
 8008432:	fb0a 2404 	mla	r4, sl, r4, r2
 8008436:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800843a:	b289      	uxth	r1, r1
 800843c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008440:	45f4      	cmp	ip, lr
 8008442:	f849 1b04 	str.w	r1, [r9], #4
 8008446:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800844a:	d8e4      	bhi.n	8008416 <__multiply+0xaa>
 800844c:	9901      	ldr	r1, [sp, #4]
 800844e:	5072      	str	r2, [r6, r1]
 8008450:	9a03      	ldr	r2, [sp, #12]
 8008452:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008456:	3304      	adds	r3, #4
 8008458:	f1b9 0f00 	cmp.w	r9, #0
 800845c:	d01f      	beq.n	800849e <__multiply+0x132>
 800845e:	6834      	ldr	r4, [r6, #0]
 8008460:	f105 0114 	add.w	r1, r5, #20
 8008464:	46b6      	mov	lr, r6
 8008466:	f04f 0a00 	mov.w	sl, #0
 800846a:	880a      	ldrh	r2, [r1, #0]
 800846c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008470:	fb09 b202 	mla	r2, r9, r2, fp
 8008474:	4492      	add	sl, r2
 8008476:	b2a4      	uxth	r4, r4
 8008478:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800847c:	f84e 4b04 	str.w	r4, [lr], #4
 8008480:	f851 4b04 	ldr.w	r4, [r1], #4
 8008484:	f8be 2000 	ldrh.w	r2, [lr]
 8008488:	0c24      	lsrs	r4, r4, #16
 800848a:	fb09 2404 	mla	r4, r9, r4, r2
 800848e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008492:	458c      	cmp	ip, r1
 8008494:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008498:	d8e7      	bhi.n	800846a <__multiply+0xfe>
 800849a:	9a01      	ldr	r2, [sp, #4]
 800849c:	50b4      	str	r4, [r6, r2]
 800849e:	3604      	adds	r6, #4
 80084a0:	e7a3      	b.n	80083ea <__multiply+0x7e>
 80084a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1a5      	bne.n	80083f6 <__multiply+0x8a>
 80084aa:	3f01      	subs	r7, #1
 80084ac:	e7a1      	b.n	80083f2 <__multiply+0x86>
 80084ae:	bf00      	nop
 80084b0:	08009fcf 	.word	0x08009fcf
 80084b4:	08009fe0 	.word	0x08009fe0

080084b8 <__pow5mult>:
 80084b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084bc:	4615      	mov	r5, r2
 80084be:	f012 0203 	ands.w	r2, r2, #3
 80084c2:	4606      	mov	r6, r0
 80084c4:	460f      	mov	r7, r1
 80084c6:	d007      	beq.n	80084d8 <__pow5mult+0x20>
 80084c8:	4c25      	ldr	r4, [pc, #148]	; (8008560 <__pow5mult+0xa8>)
 80084ca:	3a01      	subs	r2, #1
 80084cc:	2300      	movs	r3, #0
 80084ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80084d2:	f7ff fe9b 	bl	800820c <__multadd>
 80084d6:	4607      	mov	r7, r0
 80084d8:	10ad      	asrs	r5, r5, #2
 80084da:	d03d      	beq.n	8008558 <__pow5mult+0xa0>
 80084dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80084de:	b97c      	cbnz	r4, 8008500 <__pow5mult+0x48>
 80084e0:	2010      	movs	r0, #16
 80084e2:	f7ff fe29 	bl	8008138 <malloc>
 80084e6:	4602      	mov	r2, r0
 80084e8:	6270      	str	r0, [r6, #36]	; 0x24
 80084ea:	b928      	cbnz	r0, 80084f8 <__pow5mult+0x40>
 80084ec:	4b1d      	ldr	r3, [pc, #116]	; (8008564 <__pow5mult+0xac>)
 80084ee:	481e      	ldr	r0, [pc, #120]	; (8008568 <__pow5mult+0xb0>)
 80084f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80084f4:	f000 fbcc 	bl	8008c90 <__assert_func>
 80084f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80084fc:	6004      	str	r4, [r0, #0]
 80084fe:	60c4      	str	r4, [r0, #12]
 8008500:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008504:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008508:	b94c      	cbnz	r4, 800851e <__pow5mult+0x66>
 800850a:	f240 2171 	movw	r1, #625	; 0x271
 800850e:	4630      	mov	r0, r6
 8008510:	f7ff ff16 	bl	8008340 <__i2b>
 8008514:	2300      	movs	r3, #0
 8008516:	f8c8 0008 	str.w	r0, [r8, #8]
 800851a:	4604      	mov	r4, r0
 800851c:	6003      	str	r3, [r0, #0]
 800851e:	f04f 0900 	mov.w	r9, #0
 8008522:	07eb      	lsls	r3, r5, #31
 8008524:	d50a      	bpl.n	800853c <__pow5mult+0x84>
 8008526:	4639      	mov	r1, r7
 8008528:	4622      	mov	r2, r4
 800852a:	4630      	mov	r0, r6
 800852c:	f7ff ff1e 	bl	800836c <__multiply>
 8008530:	4639      	mov	r1, r7
 8008532:	4680      	mov	r8, r0
 8008534:	4630      	mov	r0, r6
 8008536:	f7ff fe47 	bl	80081c8 <_Bfree>
 800853a:	4647      	mov	r7, r8
 800853c:	106d      	asrs	r5, r5, #1
 800853e:	d00b      	beq.n	8008558 <__pow5mult+0xa0>
 8008540:	6820      	ldr	r0, [r4, #0]
 8008542:	b938      	cbnz	r0, 8008554 <__pow5mult+0x9c>
 8008544:	4622      	mov	r2, r4
 8008546:	4621      	mov	r1, r4
 8008548:	4630      	mov	r0, r6
 800854a:	f7ff ff0f 	bl	800836c <__multiply>
 800854e:	6020      	str	r0, [r4, #0]
 8008550:	f8c0 9000 	str.w	r9, [r0]
 8008554:	4604      	mov	r4, r0
 8008556:	e7e4      	b.n	8008522 <__pow5mult+0x6a>
 8008558:	4638      	mov	r0, r7
 800855a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800855e:	bf00      	nop
 8008560:	0800a130 	.word	0x0800a130
 8008564:	08009f59 	.word	0x08009f59
 8008568:	08009fe0 	.word	0x08009fe0

0800856c <__lshift>:
 800856c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008570:	460c      	mov	r4, r1
 8008572:	6849      	ldr	r1, [r1, #4]
 8008574:	6923      	ldr	r3, [r4, #16]
 8008576:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800857a:	68a3      	ldr	r3, [r4, #8]
 800857c:	4607      	mov	r7, r0
 800857e:	4691      	mov	r9, r2
 8008580:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008584:	f108 0601 	add.w	r6, r8, #1
 8008588:	42b3      	cmp	r3, r6
 800858a:	db0b      	blt.n	80085a4 <__lshift+0x38>
 800858c:	4638      	mov	r0, r7
 800858e:	f7ff fddb 	bl	8008148 <_Balloc>
 8008592:	4605      	mov	r5, r0
 8008594:	b948      	cbnz	r0, 80085aa <__lshift+0x3e>
 8008596:	4602      	mov	r2, r0
 8008598:	4b28      	ldr	r3, [pc, #160]	; (800863c <__lshift+0xd0>)
 800859a:	4829      	ldr	r0, [pc, #164]	; (8008640 <__lshift+0xd4>)
 800859c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80085a0:	f000 fb76 	bl	8008c90 <__assert_func>
 80085a4:	3101      	adds	r1, #1
 80085a6:	005b      	lsls	r3, r3, #1
 80085a8:	e7ee      	b.n	8008588 <__lshift+0x1c>
 80085aa:	2300      	movs	r3, #0
 80085ac:	f100 0114 	add.w	r1, r0, #20
 80085b0:	f100 0210 	add.w	r2, r0, #16
 80085b4:	4618      	mov	r0, r3
 80085b6:	4553      	cmp	r3, sl
 80085b8:	db33      	blt.n	8008622 <__lshift+0xb6>
 80085ba:	6920      	ldr	r0, [r4, #16]
 80085bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085c0:	f104 0314 	add.w	r3, r4, #20
 80085c4:	f019 091f 	ands.w	r9, r9, #31
 80085c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80085cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80085d0:	d02b      	beq.n	800862a <__lshift+0xbe>
 80085d2:	f1c9 0e20 	rsb	lr, r9, #32
 80085d6:	468a      	mov	sl, r1
 80085d8:	2200      	movs	r2, #0
 80085da:	6818      	ldr	r0, [r3, #0]
 80085dc:	fa00 f009 	lsl.w	r0, r0, r9
 80085e0:	4302      	orrs	r2, r0
 80085e2:	f84a 2b04 	str.w	r2, [sl], #4
 80085e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ea:	459c      	cmp	ip, r3
 80085ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80085f0:	d8f3      	bhi.n	80085da <__lshift+0x6e>
 80085f2:	ebac 0304 	sub.w	r3, ip, r4
 80085f6:	3b15      	subs	r3, #21
 80085f8:	f023 0303 	bic.w	r3, r3, #3
 80085fc:	3304      	adds	r3, #4
 80085fe:	f104 0015 	add.w	r0, r4, #21
 8008602:	4584      	cmp	ip, r0
 8008604:	bf38      	it	cc
 8008606:	2304      	movcc	r3, #4
 8008608:	50ca      	str	r2, [r1, r3]
 800860a:	b10a      	cbz	r2, 8008610 <__lshift+0xa4>
 800860c:	f108 0602 	add.w	r6, r8, #2
 8008610:	3e01      	subs	r6, #1
 8008612:	4638      	mov	r0, r7
 8008614:	612e      	str	r6, [r5, #16]
 8008616:	4621      	mov	r1, r4
 8008618:	f7ff fdd6 	bl	80081c8 <_Bfree>
 800861c:	4628      	mov	r0, r5
 800861e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008622:	f842 0f04 	str.w	r0, [r2, #4]!
 8008626:	3301      	adds	r3, #1
 8008628:	e7c5      	b.n	80085b6 <__lshift+0x4a>
 800862a:	3904      	subs	r1, #4
 800862c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008630:	f841 2f04 	str.w	r2, [r1, #4]!
 8008634:	459c      	cmp	ip, r3
 8008636:	d8f9      	bhi.n	800862c <__lshift+0xc0>
 8008638:	e7ea      	b.n	8008610 <__lshift+0xa4>
 800863a:	bf00      	nop
 800863c:	08009fcf 	.word	0x08009fcf
 8008640:	08009fe0 	.word	0x08009fe0

08008644 <__mcmp>:
 8008644:	b530      	push	{r4, r5, lr}
 8008646:	6902      	ldr	r2, [r0, #16]
 8008648:	690c      	ldr	r4, [r1, #16]
 800864a:	1b12      	subs	r2, r2, r4
 800864c:	d10e      	bne.n	800866c <__mcmp+0x28>
 800864e:	f100 0314 	add.w	r3, r0, #20
 8008652:	3114      	adds	r1, #20
 8008654:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008658:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800865c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008660:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008664:	42a5      	cmp	r5, r4
 8008666:	d003      	beq.n	8008670 <__mcmp+0x2c>
 8008668:	d305      	bcc.n	8008676 <__mcmp+0x32>
 800866a:	2201      	movs	r2, #1
 800866c:	4610      	mov	r0, r2
 800866e:	bd30      	pop	{r4, r5, pc}
 8008670:	4283      	cmp	r3, r0
 8008672:	d3f3      	bcc.n	800865c <__mcmp+0x18>
 8008674:	e7fa      	b.n	800866c <__mcmp+0x28>
 8008676:	f04f 32ff 	mov.w	r2, #4294967295
 800867a:	e7f7      	b.n	800866c <__mcmp+0x28>

0800867c <__mdiff>:
 800867c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008680:	460c      	mov	r4, r1
 8008682:	4606      	mov	r6, r0
 8008684:	4611      	mov	r1, r2
 8008686:	4620      	mov	r0, r4
 8008688:	4617      	mov	r7, r2
 800868a:	f7ff ffdb 	bl	8008644 <__mcmp>
 800868e:	1e05      	subs	r5, r0, #0
 8008690:	d110      	bne.n	80086b4 <__mdiff+0x38>
 8008692:	4629      	mov	r1, r5
 8008694:	4630      	mov	r0, r6
 8008696:	f7ff fd57 	bl	8008148 <_Balloc>
 800869a:	b930      	cbnz	r0, 80086aa <__mdiff+0x2e>
 800869c:	4b39      	ldr	r3, [pc, #228]	; (8008784 <__mdiff+0x108>)
 800869e:	4602      	mov	r2, r0
 80086a0:	f240 2132 	movw	r1, #562	; 0x232
 80086a4:	4838      	ldr	r0, [pc, #224]	; (8008788 <__mdiff+0x10c>)
 80086a6:	f000 faf3 	bl	8008c90 <__assert_func>
 80086aa:	2301      	movs	r3, #1
 80086ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086b4:	bfa4      	itt	ge
 80086b6:	463b      	movge	r3, r7
 80086b8:	4627      	movge	r7, r4
 80086ba:	4630      	mov	r0, r6
 80086bc:	6879      	ldr	r1, [r7, #4]
 80086be:	bfa6      	itte	ge
 80086c0:	461c      	movge	r4, r3
 80086c2:	2500      	movge	r5, #0
 80086c4:	2501      	movlt	r5, #1
 80086c6:	f7ff fd3f 	bl	8008148 <_Balloc>
 80086ca:	b920      	cbnz	r0, 80086d6 <__mdiff+0x5a>
 80086cc:	4b2d      	ldr	r3, [pc, #180]	; (8008784 <__mdiff+0x108>)
 80086ce:	4602      	mov	r2, r0
 80086d0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80086d4:	e7e6      	b.n	80086a4 <__mdiff+0x28>
 80086d6:	693e      	ldr	r6, [r7, #16]
 80086d8:	60c5      	str	r5, [r0, #12]
 80086da:	6925      	ldr	r5, [r4, #16]
 80086dc:	f107 0114 	add.w	r1, r7, #20
 80086e0:	f104 0914 	add.w	r9, r4, #20
 80086e4:	f100 0e14 	add.w	lr, r0, #20
 80086e8:	f107 0210 	add.w	r2, r7, #16
 80086ec:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80086f0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80086f4:	46f2      	mov	sl, lr
 80086f6:	2700      	movs	r7, #0
 80086f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80086fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008700:	fa1f f883 	uxth.w	r8, r3
 8008704:	fa17 f78b 	uxtah	r7, r7, fp
 8008708:	0c1b      	lsrs	r3, r3, #16
 800870a:	eba7 0808 	sub.w	r8, r7, r8
 800870e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008712:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008716:	fa1f f888 	uxth.w	r8, r8
 800871a:	141f      	asrs	r7, r3, #16
 800871c:	454d      	cmp	r5, r9
 800871e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008722:	f84a 3b04 	str.w	r3, [sl], #4
 8008726:	d8e7      	bhi.n	80086f8 <__mdiff+0x7c>
 8008728:	1b2b      	subs	r3, r5, r4
 800872a:	3b15      	subs	r3, #21
 800872c:	f023 0303 	bic.w	r3, r3, #3
 8008730:	3304      	adds	r3, #4
 8008732:	3415      	adds	r4, #21
 8008734:	42a5      	cmp	r5, r4
 8008736:	bf38      	it	cc
 8008738:	2304      	movcc	r3, #4
 800873a:	4419      	add	r1, r3
 800873c:	4473      	add	r3, lr
 800873e:	469e      	mov	lr, r3
 8008740:	460d      	mov	r5, r1
 8008742:	4565      	cmp	r5, ip
 8008744:	d30e      	bcc.n	8008764 <__mdiff+0xe8>
 8008746:	f10c 0203 	add.w	r2, ip, #3
 800874a:	1a52      	subs	r2, r2, r1
 800874c:	f022 0203 	bic.w	r2, r2, #3
 8008750:	3903      	subs	r1, #3
 8008752:	458c      	cmp	ip, r1
 8008754:	bf38      	it	cc
 8008756:	2200      	movcc	r2, #0
 8008758:	441a      	add	r2, r3
 800875a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800875e:	b17b      	cbz	r3, 8008780 <__mdiff+0x104>
 8008760:	6106      	str	r6, [r0, #16]
 8008762:	e7a5      	b.n	80086b0 <__mdiff+0x34>
 8008764:	f855 8b04 	ldr.w	r8, [r5], #4
 8008768:	fa17 f488 	uxtah	r4, r7, r8
 800876c:	1422      	asrs	r2, r4, #16
 800876e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008772:	b2a4      	uxth	r4, r4
 8008774:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008778:	f84e 4b04 	str.w	r4, [lr], #4
 800877c:	1417      	asrs	r7, r2, #16
 800877e:	e7e0      	b.n	8008742 <__mdiff+0xc6>
 8008780:	3e01      	subs	r6, #1
 8008782:	e7ea      	b.n	800875a <__mdiff+0xde>
 8008784:	08009fcf 	.word	0x08009fcf
 8008788:	08009fe0 	.word	0x08009fe0

0800878c <__d2b>:
 800878c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008790:	4689      	mov	r9, r1
 8008792:	2101      	movs	r1, #1
 8008794:	ec57 6b10 	vmov	r6, r7, d0
 8008798:	4690      	mov	r8, r2
 800879a:	f7ff fcd5 	bl	8008148 <_Balloc>
 800879e:	4604      	mov	r4, r0
 80087a0:	b930      	cbnz	r0, 80087b0 <__d2b+0x24>
 80087a2:	4602      	mov	r2, r0
 80087a4:	4b25      	ldr	r3, [pc, #148]	; (800883c <__d2b+0xb0>)
 80087a6:	4826      	ldr	r0, [pc, #152]	; (8008840 <__d2b+0xb4>)
 80087a8:	f240 310a 	movw	r1, #778	; 0x30a
 80087ac:	f000 fa70 	bl	8008c90 <__assert_func>
 80087b0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80087b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80087b8:	bb35      	cbnz	r5, 8008808 <__d2b+0x7c>
 80087ba:	2e00      	cmp	r6, #0
 80087bc:	9301      	str	r3, [sp, #4]
 80087be:	d028      	beq.n	8008812 <__d2b+0x86>
 80087c0:	4668      	mov	r0, sp
 80087c2:	9600      	str	r6, [sp, #0]
 80087c4:	f7ff fd8c 	bl	80082e0 <__lo0bits>
 80087c8:	9900      	ldr	r1, [sp, #0]
 80087ca:	b300      	cbz	r0, 800880e <__d2b+0x82>
 80087cc:	9a01      	ldr	r2, [sp, #4]
 80087ce:	f1c0 0320 	rsb	r3, r0, #32
 80087d2:	fa02 f303 	lsl.w	r3, r2, r3
 80087d6:	430b      	orrs	r3, r1
 80087d8:	40c2      	lsrs	r2, r0
 80087da:	6163      	str	r3, [r4, #20]
 80087dc:	9201      	str	r2, [sp, #4]
 80087de:	9b01      	ldr	r3, [sp, #4]
 80087e0:	61a3      	str	r3, [r4, #24]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	bf14      	ite	ne
 80087e6:	2202      	movne	r2, #2
 80087e8:	2201      	moveq	r2, #1
 80087ea:	6122      	str	r2, [r4, #16]
 80087ec:	b1d5      	cbz	r5, 8008824 <__d2b+0x98>
 80087ee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80087f2:	4405      	add	r5, r0
 80087f4:	f8c9 5000 	str.w	r5, [r9]
 80087f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80087fc:	f8c8 0000 	str.w	r0, [r8]
 8008800:	4620      	mov	r0, r4
 8008802:	b003      	add	sp, #12
 8008804:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008808:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800880c:	e7d5      	b.n	80087ba <__d2b+0x2e>
 800880e:	6161      	str	r1, [r4, #20]
 8008810:	e7e5      	b.n	80087de <__d2b+0x52>
 8008812:	a801      	add	r0, sp, #4
 8008814:	f7ff fd64 	bl	80082e0 <__lo0bits>
 8008818:	9b01      	ldr	r3, [sp, #4]
 800881a:	6163      	str	r3, [r4, #20]
 800881c:	2201      	movs	r2, #1
 800881e:	6122      	str	r2, [r4, #16]
 8008820:	3020      	adds	r0, #32
 8008822:	e7e3      	b.n	80087ec <__d2b+0x60>
 8008824:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008828:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800882c:	f8c9 0000 	str.w	r0, [r9]
 8008830:	6918      	ldr	r0, [r3, #16]
 8008832:	f7ff fd35 	bl	80082a0 <__hi0bits>
 8008836:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800883a:	e7df      	b.n	80087fc <__d2b+0x70>
 800883c:	08009fcf 	.word	0x08009fcf
 8008840:	08009fe0 	.word	0x08009fe0

08008844 <_calloc_r>:
 8008844:	b513      	push	{r0, r1, r4, lr}
 8008846:	434a      	muls	r2, r1
 8008848:	4611      	mov	r1, r2
 800884a:	9201      	str	r2, [sp, #4]
 800884c:	f000 f85a 	bl	8008904 <_malloc_r>
 8008850:	4604      	mov	r4, r0
 8008852:	b118      	cbz	r0, 800885c <_calloc_r+0x18>
 8008854:	9a01      	ldr	r2, [sp, #4]
 8008856:	2100      	movs	r1, #0
 8008858:	f7fe f952 	bl	8006b00 <memset>
 800885c:	4620      	mov	r0, r4
 800885e:	b002      	add	sp, #8
 8008860:	bd10      	pop	{r4, pc}
	...

08008864 <_free_r>:
 8008864:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008866:	2900      	cmp	r1, #0
 8008868:	d048      	beq.n	80088fc <_free_r+0x98>
 800886a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800886e:	9001      	str	r0, [sp, #4]
 8008870:	2b00      	cmp	r3, #0
 8008872:	f1a1 0404 	sub.w	r4, r1, #4
 8008876:	bfb8      	it	lt
 8008878:	18e4      	addlt	r4, r4, r3
 800887a:	f000 fa65 	bl	8008d48 <__malloc_lock>
 800887e:	4a20      	ldr	r2, [pc, #128]	; (8008900 <_free_r+0x9c>)
 8008880:	9801      	ldr	r0, [sp, #4]
 8008882:	6813      	ldr	r3, [r2, #0]
 8008884:	4615      	mov	r5, r2
 8008886:	b933      	cbnz	r3, 8008896 <_free_r+0x32>
 8008888:	6063      	str	r3, [r4, #4]
 800888a:	6014      	str	r4, [r2, #0]
 800888c:	b003      	add	sp, #12
 800888e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008892:	f000 ba5f 	b.w	8008d54 <__malloc_unlock>
 8008896:	42a3      	cmp	r3, r4
 8008898:	d90b      	bls.n	80088b2 <_free_r+0x4e>
 800889a:	6821      	ldr	r1, [r4, #0]
 800889c:	1862      	adds	r2, r4, r1
 800889e:	4293      	cmp	r3, r2
 80088a0:	bf04      	itt	eq
 80088a2:	681a      	ldreq	r2, [r3, #0]
 80088a4:	685b      	ldreq	r3, [r3, #4]
 80088a6:	6063      	str	r3, [r4, #4]
 80088a8:	bf04      	itt	eq
 80088aa:	1852      	addeq	r2, r2, r1
 80088ac:	6022      	streq	r2, [r4, #0]
 80088ae:	602c      	str	r4, [r5, #0]
 80088b0:	e7ec      	b.n	800888c <_free_r+0x28>
 80088b2:	461a      	mov	r2, r3
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	b10b      	cbz	r3, 80088bc <_free_r+0x58>
 80088b8:	42a3      	cmp	r3, r4
 80088ba:	d9fa      	bls.n	80088b2 <_free_r+0x4e>
 80088bc:	6811      	ldr	r1, [r2, #0]
 80088be:	1855      	adds	r5, r2, r1
 80088c0:	42a5      	cmp	r5, r4
 80088c2:	d10b      	bne.n	80088dc <_free_r+0x78>
 80088c4:	6824      	ldr	r4, [r4, #0]
 80088c6:	4421      	add	r1, r4
 80088c8:	1854      	adds	r4, r2, r1
 80088ca:	42a3      	cmp	r3, r4
 80088cc:	6011      	str	r1, [r2, #0]
 80088ce:	d1dd      	bne.n	800888c <_free_r+0x28>
 80088d0:	681c      	ldr	r4, [r3, #0]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	6053      	str	r3, [r2, #4]
 80088d6:	4421      	add	r1, r4
 80088d8:	6011      	str	r1, [r2, #0]
 80088da:	e7d7      	b.n	800888c <_free_r+0x28>
 80088dc:	d902      	bls.n	80088e4 <_free_r+0x80>
 80088de:	230c      	movs	r3, #12
 80088e0:	6003      	str	r3, [r0, #0]
 80088e2:	e7d3      	b.n	800888c <_free_r+0x28>
 80088e4:	6825      	ldr	r5, [r4, #0]
 80088e6:	1961      	adds	r1, r4, r5
 80088e8:	428b      	cmp	r3, r1
 80088ea:	bf04      	itt	eq
 80088ec:	6819      	ldreq	r1, [r3, #0]
 80088ee:	685b      	ldreq	r3, [r3, #4]
 80088f0:	6063      	str	r3, [r4, #4]
 80088f2:	bf04      	itt	eq
 80088f4:	1949      	addeq	r1, r1, r5
 80088f6:	6021      	streq	r1, [r4, #0]
 80088f8:	6054      	str	r4, [r2, #4]
 80088fa:	e7c7      	b.n	800888c <_free_r+0x28>
 80088fc:	b003      	add	sp, #12
 80088fe:	bd30      	pop	{r4, r5, pc}
 8008900:	20000604 	.word	0x20000604

08008904 <_malloc_r>:
 8008904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008906:	1ccd      	adds	r5, r1, #3
 8008908:	f025 0503 	bic.w	r5, r5, #3
 800890c:	3508      	adds	r5, #8
 800890e:	2d0c      	cmp	r5, #12
 8008910:	bf38      	it	cc
 8008912:	250c      	movcc	r5, #12
 8008914:	2d00      	cmp	r5, #0
 8008916:	4606      	mov	r6, r0
 8008918:	db01      	blt.n	800891e <_malloc_r+0x1a>
 800891a:	42a9      	cmp	r1, r5
 800891c:	d903      	bls.n	8008926 <_malloc_r+0x22>
 800891e:	230c      	movs	r3, #12
 8008920:	6033      	str	r3, [r6, #0]
 8008922:	2000      	movs	r0, #0
 8008924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008926:	f000 fa0f 	bl	8008d48 <__malloc_lock>
 800892a:	4921      	ldr	r1, [pc, #132]	; (80089b0 <_malloc_r+0xac>)
 800892c:	680a      	ldr	r2, [r1, #0]
 800892e:	4614      	mov	r4, r2
 8008930:	b99c      	cbnz	r4, 800895a <_malloc_r+0x56>
 8008932:	4f20      	ldr	r7, [pc, #128]	; (80089b4 <_malloc_r+0xb0>)
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	b923      	cbnz	r3, 8008942 <_malloc_r+0x3e>
 8008938:	4621      	mov	r1, r4
 800893a:	4630      	mov	r0, r6
 800893c:	f000 f998 	bl	8008c70 <_sbrk_r>
 8008940:	6038      	str	r0, [r7, #0]
 8008942:	4629      	mov	r1, r5
 8008944:	4630      	mov	r0, r6
 8008946:	f000 f993 	bl	8008c70 <_sbrk_r>
 800894a:	1c43      	adds	r3, r0, #1
 800894c:	d123      	bne.n	8008996 <_malloc_r+0x92>
 800894e:	230c      	movs	r3, #12
 8008950:	6033      	str	r3, [r6, #0]
 8008952:	4630      	mov	r0, r6
 8008954:	f000 f9fe 	bl	8008d54 <__malloc_unlock>
 8008958:	e7e3      	b.n	8008922 <_malloc_r+0x1e>
 800895a:	6823      	ldr	r3, [r4, #0]
 800895c:	1b5b      	subs	r3, r3, r5
 800895e:	d417      	bmi.n	8008990 <_malloc_r+0x8c>
 8008960:	2b0b      	cmp	r3, #11
 8008962:	d903      	bls.n	800896c <_malloc_r+0x68>
 8008964:	6023      	str	r3, [r4, #0]
 8008966:	441c      	add	r4, r3
 8008968:	6025      	str	r5, [r4, #0]
 800896a:	e004      	b.n	8008976 <_malloc_r+0x72>
 800896c:	6863      	ldr	r3, [r4, #4]
 800896e:	42a2      	cmp	r2, r4
 8008970:	bf0c      	ite	eq
 8008972:	600b      	streq	r3, [r1, #0]
 8008974:	6053      	strne	r3, [r2, #4]
 8008976:	4630      	mov	r0, r6
 8008978:	f000 f9ec 	bl	8008d54 <__malloc_unlock>
 800897c:	f104 000b 	add.w	r0, r4, #11
 8008980:	1d23      	adds	r3, r4, #4
 8008982:	f020 0007 	bic.w	r0, r0, #7
 8008986:	1ac2      	subs	r2, r0, r3
 8008988:	d0cc      	beq.n	8008924 <_malloc_r+0x20>
 800898a:	1a1b      	subs	r3, r3, r0
 800898c:	50a3      	str	r3, [r4, r2]
 800898e:	e7c9      	b.n	8008924 <_malloc_r+0x20>
 8008990:	4622      	mov	r2, r4
 8008992:	6864      	ldr	r4, [r4, #4]
 8008994:	e7cc      	b.n	8008930 <_malloc_r+0x2c>
 8008996:	1cc4      	adds	r4, r0, #3
 8008998:	f024 0403 	bic.w	r4, r4, #3
 800899c:	42a0      	cmp	r0, r4
 800899e:	d0e3      	beq.n	8008968 <_malloc_r+0x64>
 80089a0:	1a21      	subs	r1, r4, r0
 80089a2:	4630      	mov	r0, r6
 80089a4:	f000 f964 	bl	8008c70 <_sbrk_r>
 80089a8:	3001      	adds	r0, #1
 80089aa:	d1dd      	bne.n	8008968 <_malloc_r+0x64>
 80089ac:	e7cf      	b.n	800894e <_malloc_r+0x4a>
 80089ae:	bf00      	nop
 80089b0:	20000604 	.word	0x20000604
 80089b4:	20000608 	.word	0x20000608

080089b8 <__ssputs_r>:
 80089b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089bc:	688e      	ldr	r6, [r1, #8]
 80089be:	429e      	cmp	r6, r3
 80089c0:	4682      	mov	sl, r0
 80089c2:	460c      	mov	r4, r1
 80089c4:	4690      	mov	r8, r2
 80089c6:	461f      	mov	r7, r3
 80089c8:	d838      	bhi.n	8008a3c <__ssputs_r+0x84>
 80089ca:	898a      	ldrh	r2, [r1, #12]
 80089cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80089d0:	d032      	beq.n	8008a38 <__ssputs_r+0x80>
 80089d2:	6825      	ldr	r5, [r4, #0]
 80089d4:	6909      	ldr	r1, [r1, #16]
 80089d6:	eba5 0901 	sub.w	r9, r5, r1
 80089da:	6965      	ldr	r5, [r4, #20]
 80089dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80089e4:	3301      	adds	r3, #1
 80089e6:	444b      	add	r3, r9
 80089e8:	106d      	asrs	r5, r5, #1
 80089ea:	429d      	cmp	r5, r3
 80089ec:	bf38      	it	cc
 80089ee:	461d      	movcc	r5, r3
 80089f0:	0553      	lsls	r3, r2, #21
 80089f2:	d531      	bpl.n	8008a58 <__ssputs_r+0xa0>
 80089f4:	4629      	mov	r1, r5
 80089f6:	f7ff ff85 	bl	8008904 <_malloc_r>
 80089fa:	4606      	mov	r6, r0
 80089fc:	b950      	cbnz	r0, 8008a14 <__ssputs_r+0x5c>
 80089fe:	230c      	movs	r3, #12
 8008a00:	f8ca 3000 	str.w	r3, [sl]
 8008a04:	89a3      	ldrh	r3, [r4, #12]
 8008a06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a0a:	81a3      	strh	r3, [r4, #12]
 8008a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a14:	6921      	ldr	r1, [r4, #16]
 8008a16:	464a      	mov	r2, r9
 8008a18:	f7fe f864 	bl	8006ae4 <memcpy>
 8008a1c:	89a3      	ldrh	r3, [r4, #12]
 8008a1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a26:	81a3      	strh	r3, [r4, #12]
 8008a28:	6126      	str	r6, [r4, #16]
 8008a2a:	6165      	str	r5, [r4, #20]
 8008a2c:	444e      	add	r6, r9
 8008a2e:	eba5 0509 	sub.w	r5, r5, r9
 8008a32:	6026      	str	r6, [r4, #0]
 8008a34:	60a5      	str	r5, [r4, #8]
 8008a36:	463e      	mov	r6, r7
 8008a38:	42be      	cmp	r6, r7
 8008a3a:	d900      	bls.n	8008a3e <__ssputs_r+0x86>
 8008a3c:	463e      	mov	r6, r7
 8008a3e:	4632      	mov	r2, r6
 8008a40:	6820      	ldr	r0, [r4, #0]
 8008a42:	4641      	mov	r1, r8
 8008a44:	f000 f966 	bl	8008d14 <memmove>
 8008a48:	68a3      	ldr	r3, [r4, #8]
 8008a4a:	6822      	ldr	r2, [r4, #0]
 8008a4c:	1b9b      	subs	r3, r3, r6
 8008a4e:	4432      	add	r2, r6
 8008a50:	60a3      	str	r3, [r4, #8]
 8008a52:	6022      	str	r2, [r4, #0]
 8008a54:	2000      	movs	r0, #0
 8008a56:	e7db      	b.n	8008a10 <__ssputs_r+0x58>
 8008a58:	462a      	mov	r2, r5
 8008a5a:	f000 f981 	bl	8008d60 <_realloc_r>
 8008a5e:	4606      	mov	r6, r0
 8008a60:	2800      	cmp	r0, #0
 8008a62:	d1e1      	bne.n	8008a28 <__ssputs_r+0x70>
 8008a64:	6921      	ldr	r1, [r4, #16]
 8008a66:	4650      	mov	r0, sl
 8008a68:	f7ff fefc 	bl	8008864 <_free_r>
 8008a6c:	e7c7      	b.n	80089fe <__ssputs_r+0x46>
	...

08008a70 <_svfiprintf_r>:
 8008a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a74:	4698      	mov	r8, r3
 8008a76:	898b      	ldrh	r3, [r1, #12]
 8008a78:	061b      	lsls	r3, r3, #24
 8008a7a:	b09d      	sub	sp, #116	; 0x74
 8008a7c:	4607      	mov	r7, r0
 8008a7e:	460d      	mov	r5, r1
 8008a80:	4614      	mov	r4, r2
 8008a82:	d50e      	bpl.n	8008aa2 <_svfiprintf_r+0x32>
 8008a84:	690b      	ldr	r3, [r1, #16]
 8008a86:	b963      	cbnz	r3, 8008aa2 <_svfiprintf_r+0x32>
 8008a88:	2140      	movs	r1, #64	; 0x40
 8008a8a:	f7ff ff3b 	bl	8008904 <_malloc_r>
 8008a8e:	6028      	str	r0, [r5, #0]
 8008a90:	6128      	str	r0, [r5, #16]
 8008a92:	b920      	cbnz	r0, 8008a9e <_svfiprintf_r+0x2e>
 8008a94:	230c      	movs	r3, #12
 8008a96:	603b      	str	r3, [r7, #0]
 8008a98:	f04f 30ff 	mov.w	r0, #4294967295
 8008a9c:	e0d1      	b.n	8008c42 <_svfiprintf_r+0x1d2>
 8008a9e:	2340      	movs	r3, #64	; 0x40
 8008aa0:	616b      	str	r3, [r5, #20]
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8008aa6:	2320      	movs	r3, #32
 8008aa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008aac:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ab0:	2330      	movs	r3, #48	; 0x30
 8008ab2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008c5c <_svfiprintf_r+0x1ec>
 8008ab6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008aba:	f04f 0901 	mov.w	r9, #1
 8008abe:	4623      	mov	r3, r4
 8008ac0:	469a      	mov	sl, r3
 8008ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ac6:	b10a      	cbz	r2, 8008acc <_svfiprintf_r+0x5c>
 8008ac8:	2a25      	cmp	r2, #37	; 0x25
 8008aca:	d1f9      	bne.n	8008ac0 <_svfiprintf_r+0x50>
 8008acc:	ebba 0b04 	subs.w	fp, sl, r4
 8008ad0:	d00b      	beq.n	8008aea <_svfiprintf_r+0x7a>
 8008ad2:	465b      	mov	r3, fp
 8008ad4:	4622      	mov	r2, r4
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	4638      	mov	r0, r7
 8008ada:	f7ff ff6d 	bl	80089b8 <__ssputs_r>
 8008ade:	3001      	adds	r0, #1
 8008ae0:	f000 80aa 	beq.w	8008c38 <_svfiprintf_r+0x1c8>
 8008ae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ae6:	445a      	add	r2, fp
 8008ae8:	9209      	str	r2, [sp, #36]	; 0x24
 8008aea:	f89a 3000 	ldrb.w	r3, [sl]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	f000 80a2 	beq.w	8008c38 <_svfiprintf_r+0x1c8>
 8008af4:	2300      	movs	r3, #0
 8008af6:	f04f 32ff 	mov.w	r2, #4294967295
 8008afa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008afe:	f10a 0a01 	add.w	sl, sl, #1
 8008b02:	9304      	str	r3, [sp, #16]
 8008b04:	9307      	str	r3, [sp, #28]
 8008b06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b0a:	931a      	str	r3, [sp, #104]	; 0x68
 8008b0c:	4654      	mov	r4, sl
 8008b0e:	2205      	movs	r2, #5
 8008b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b14:	4851      	ldr	r0, [pc, #324]	; (8008c5c <_svfiprintf_r+0x1ec>)
 8008b16:	f7f7 fb6b 	bl	80001f0 <memchr>
 8008b1a:	9a04      	ldr	r2, [sp, #16]
 8008b1c:	b9d8      	cbnz	r0, 8008b56 <_svfiprintf_r+0xe6>
 8008b1e:	06d0      	lsls	r0, r2, #27
 8008b20:	bf44      	itt	mi
 8008b22:	2320      	movmi	r3, #32
 8008b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b28:	0711      	lsls	r1, r2, #28
 8008b2a:	bf44      	itt	mi
 8008b2c:	232b      	movmi	r3, #43	; 0x2b
 8008b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b32:	f89a 3000 	ldrb.w	r3, [sl]
 8008b36:	2b2a      	cmp	r3, #42	; 0x2a
 8008b38:	d015      	beq.n	8008b66 <_svfiprintf_r+0xf6>
 8008b3a:	9a07      	ldr	r2, [sp, #28]
 8008b3c:	4654      	mov	r4, sl
 8008b3e:	2000      	movs	r0, #0
 8008b40:	f04f 0c0a 	mov.w	ip, #10
 8008b44:	4621      	mov	r1, r4
 8008b46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b4a:	3b30      	subs	r3, #48	; 0x30
 8008b4c:	2b09      	cmp	r3, #9
 8008b4e:	d94e      	bls.n	8008bee <_svfiprintf_r+0x17e>
 8008b50:	b1b0      	cbz	r0, 8008b80 <_svfiprintf_r+0x110>
 8008b52:	9207      	str	r2, [sp, #28]
 8008b54:	e014      	b.n	8008b80 <_svfiprintf_r+0x110>
 8008b56:	eba0 0308 	sub.w	r3, r0, r8
 8008b5a:	fa09 f303 	lsl.w	r3, r9, r3
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	9304      	str	r3, [sp, #16]
 8008b62:	46a2      	mov	sl, r4
 8008b64:	e7d2      	b.n	8008b0c <_svfiprintf_r+0x9c>
 8008b66:	9b03      	ldr	r3, [sp, #12]
 8008b68:	1d19      	adds	r1, r3, #4
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	9103      	str	r1, [sp, #12]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	bfbb      	ittet	lt
 8008b72:	425b      	neglt	r3, r3
 8008b74:	f042 0202 	orrlt.w	r2, r2, #2
 8008b78:	9307      	strge	r3, [sp, #28]
 8008b7a:	9307      	strlt	r3, [sp, #28]
 8008b7c:	bfb8      	it	lt
 8008b7e:	9204      	strlt	r2, [sp, #16]
 8008b80:	7823      	ldrb	r3, [r4, #0]
 8008b82:	2b2e      	cmp	r3, #46	; 0x2e
 8008b84:	d10c      	bne.n	8008ba0 <_svfiprintf_r+0x130>
 8008b86:	7863      	ldrb	r3, [r4, #1]
 8008b88:	2b2a      	cmp	r3, #42	; 0x2a
 8008b8a:	d135      	bne.n	8008bf8 <_svfiprintf_r+0x188>
 8008b8c:	9b03      	ldr	r3, [sp, #12]
 8008b8e:	1d1a      	adds	r2, r3, #4
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	9203      	str	r2, [sp, #12]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bfb8      	it	lt
 8008b98:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b9c:	3402      	adds	r4, #2
 8008b9e:	9305      	str	r3, [sp, #20]
 8008ba0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008c6c <_svfiprintf_r+0x1fc>
 8008ba4:	7821      	ldrb	r1, [r4, #0]
 8008ba6:	2203      	movs	r2, #3
 8008ba8:	4650      	mov	r0, sl
 8008baa:	f7f7 fb21 	bl	80001f0 <memchr>
 8008bae:	b140      	cbz	r0, 8008bc2 <_svfiprintf_r+0x152>
 8008bb0:	2340      	movs	r3, #64	; 0x40
 8008bb2:	eba0 000a 	sub.w	r0, r0, sl
 8008bb6:	fa03 f000 	lsl.w	r0, r3, r0
 8008bba:	9b04      	ldr	r3, [sp, #16]
 8008bbc:	4303      	orrs	r3, r0
 8008bbe:	3401      	adds	r4, #1
 8008bc0:	9304      	str	r3, [sp, #16]
 8008bc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bc6:	4826      	ldr	r0, [pc, #152]	; (8008c60 <_svfiprintf_r+0x1f0>)
 8008bc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bcc:	2206      	movs	r2, #6
 8008bce:	f7f7 fb0f 	bl	80001f0 <memchr>
 8008bd2:	2800      	cmp	r0, #0
 8008bd4:	d038      	beq.n	8008c48 <_svfiprintf_r+0x1d8>
 8008bd6:	4b23      	ldr	r3, [pc, #140]	; (8008c64 <_svfiprintf_r+0x1f4>)
 8008bd8:	bb1b      	cbnz	r3, 8008c22 <_svfiprintf_r+0x1b2>
 8008bda:	9b03      	ldr	r3, [sp, #12]
 8008bdc:	3307      	adds	r3, #7
 8008bde:	f023 0307 	bic.w	r3, r3, #7
 8008be2:	3308      	adds	r3, #8
 8008be4:	9303      	str	r3, [sp, #12]
 8008be6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008be8:	4433      	add	r3, r6
 8008bea:	9309      	str	r3, [sp, #36]	; 0x24
 8008bec:	e767      	b.n	8008abe <_svfiprintf_r+0x4e>
 8008bee:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bf2:	460c      	mov	r4, r1
 8008bf4:	2001      	movs	r0, #1
 8008bf6:	e7a5      	b.n	8008b44 <_svfiprintf_r+0xd4>
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	3401      	adds	r4, #1
 8008bfc:	9305      	str	r3, [sp, #20]
 8008bfe:	4619      	mov	r1, r3
 8008c00:	f04f 0c0a 	mov.w	ip, #10
 8008c04:	4620      	mov	r0, r4
 8008c06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c0a:	3a30      	subs	r2, #48	; 0x30
 8008c0c:	2a09      	cmp	r2, #9
 8008c0e:	d903      	bls.n	8008c18 <_svfiprintf_r+0x1a8>
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d0c5      	beq.n	8008ba0 <_svfiprintf_r+0x130>
 8008c14:	9105      	str	r1, [sp, #20]
 8008c16:	e7c3      	b.n	8008ba0 <_svfiprintf_r+0x130>
 8008c18:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c1c:	4604      	mov	r4, r0
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e7f0      	b.n	8008c04 <_svfiprintf_r+0x194>
 8008c22:	ab03      	add	r3, sp, #12
 8008c24:	9300      	str	r3, [sp, #0]
 8008c26:	462a      	mov	r2, r5
 8008c28:	4b0f      	ldr	r3, [pc, #60]	; (8008c68 <_svfiprintf_r+0x1f8>)
 8008c2a:	a904      	add	r1, sp, #16
 8008c2c:	4638      	mov	r0, r7
 8008c2e:	f7fe f80f 	bl	8006c50 <_printf_float>
 8008c32:	1c42      	adds	r2, r0, #1
 8008c34:	4606      	mov	r6, r0
 8008c36:	d1d6      	bne.n	8008be6 <_svfiprintf_r+0x176>
 8008c38:	89ab      	ldrh	r3, [r5, #12]
 8008c3a:	065b      	lsls	r3, r3, #25
 8008c3c:	f53f af2c 	bmi.w	8008a98 <_svfiprintf_r+0x28>
 8008c40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c42:	b01d      	add	sp, #116	; 0x74
 8008c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c48:	ab03      	add	r3, sp, #12
 8008c4a:	9300      	str	r3, [sp, #0]
 8008c4c:	462a      	mov	r2, r5
 8008c4e:	4b06      	ldr	r3, [pc, #24]	; (8008c68 <_svfiprintf_r+0x1f8>)
 8008c50:	a904      	add	r1, sp, #16
 8008c52:	4638      	mov	r0, r7
 8008c54:	f7fe faa0 	bl	8007198 <_printf_i>
 8008c58:	e7eb      	b.n	8008c32 <_svfiprintf_r+0x1c2>
 8008c5a:	bf00      	nop
 8008c5c:	0800a13c 	.word	0x0800a13c
 8008c60:	0800a146 	.word	0x0800a146
 8008c64:	08006c51 	.word	0x08006c51
 8008c68:	080089b9 	.word	0x080089b9
 8008c6c:	0800a142 	.word	0x0800a142

08008c70 <_sbrk_r>:
 8008c70:	b538      	push	{r3, r4, r5, lr}
 8008c72:	4d06      	ldr	r5, [pc, #24]	; (8008c8c <_sbrk_r+0x1c>)
 8008c74:	2300      	movs	r3, #0
 8008c76:	4604      	mov	r4, r0
 8008c78:	4608      	mov	r0, r1
 8008c7a:	602b      	str	r3, [r5, #0]
 8008c7c:	f7f9 ff9e 	bl	8002bbc <_sbrk>
 8008c80:	1c43      	adds	r3, r0, #1
 8008c82:	d102      	bne.n	8008c8a <_sbrk_r+0x1a>
 8008c84:	682b      	ldr	r3, [r5, #0]
 8008c86:	b103      	cbz	r3, 8008c8a <_sbrk_r+0x1a>
 8008c88:	6023      	str	r3, [r4, #0]
 8008c8a:	bd38      	pop	{r3, r4, r5, pc}
 8008c8c:	20000844 	.word	0x20000844

08008c90 <__assert_func>:
 8008c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c92:	4614      	mov	r4, r2
 8008c94:	461a      	mov	r2, r3
 8008c96:	4b09      	ldr	r3, [pc, #36]	; (8008cbc <__assert_func+0x2c>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4605      	mov	r5, r0
 8008c9c:	68d8      	ldr	r0, [r3, #12]
 8008c9e:	b14c      	cbz	r4, 8008cb4 <__assert_func+0x24>
 8008ca0:	4b07      	ldr	r3, [pc, #28]	; (8008cc0 <__assert_func+0x30>)
 8008ca2:	9100      	str	r1, [sp, #0]
 8008ca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ca8:	4906      	ldr	r1, [pc, #24]	; (8008cc4 <__assert_func+0x34>)
 8008caa:	462b      	mov	r3, r5
 8008cac:	f000 f80e 	bl	8008ccc <fiprintf>
 8008cb0:	f000 faa4 	bl	80091fc <abort>
 8008cb4:	4b04      	ldr	r3, [pc, #16]	; (8008cc8 <__assert_func+0x38>)
 8008cb6:	461c      	mov	r4, r3
 8008cb8:	e7f3      	b.n	8008ca2 <__assert_func+0x12>
 8008cba:	bf00      	nop
 8008cbc:	2000000c 	.word	0x2000000c
 8008cc0:	0800a14d 	.word	0x0800a14d
 8008cc4:	0800a15a 	.word	0x0800a15a
 8008cc8:	0800a188 	.word	0x0800a188

08008ccc <fiprintf>:
 8008ccc:	b40e      	push	{r1, r2, r3}
 8008cce:	b503      	push	{r0, r1, lr}
 8008cd0:	4601      	mov	r1, r0
 8008cd2:	ab03      	add	r3, sp, #12
 8008cd4:	4805      	ldr	r0, [pc, #20]	; (8008cec <fiprintf+0x20>)
 8008cd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cda:	6800      	ldr	r0, [r0, #0]
 8008cdc:	9301      	str	r3, [sp, #4]
 8008cde:	f000 f88f 	bl	8008e00 <_vfiprintf_r>
 8008ce2:	b002      	add	sp, #8
 8008ce4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ce8:	b003      	add	sp, #12
 8008cea:	4770      	bx	lr
 8008cec:	2000000c 	.word	0x2000000c

08008cf0 <__ascii_mbtowc>:
 8008cf0:	b082      	sub	sp, #8
 8008cf2:	b901      	cbnz	r1, 8008cf6 <__ascii_mbtowc+0x6>
 8008cf4:	a901      	add	r1, sp, #4
 8008cf6:	b142      	cbz	r2, 8008d0a <__ascii_mbtowc+0x1a>
 8008cf8:	b14b      	cbz	r3, 8008d0e <__ascii_mbtowc+0x1e>
 8008cfa:	7813      	ldrb	r3, [r2, #0]
 8008cfc:	600b      	str	r3, [r1, #0]
 8008cfe:	7812      	ldrb	r2, [r2, #0]
 8008d00:	1e10      	subs	r0, r2, #0
 8008d02:	bf18      	it	ne
 8008d04:	2001      	movne	r0, #1
 8008d06:	b002      	add	sp, #8
 8008d08:	4770      	bx	lr
 8008d0a:	4610      	mov	r0, r2
 8008d0c:	e7fb      	b.n	8008d06 <__ascii_mbtowc+0x16>
 8008d0e:	f06f 0001 	mvn.w	r0, #1
 8008d12:	e7f8      	b.n	8008d06 <__ascii_mbtowc+0x16>

08008d14 <memmove>:
 8008d14:	4288      	cmp	r0, r1
 8008d16:	b510      	push	{r4, lr}
 8008d18:	eb01 0402 	add.w	r4, r1, r2
 8008d1c:	d902      	bls.n	8008d24 <memmove+0x10>
 8008d1e:	4284      	cmp	r4, r0
 8008d20:	4623      	mov	r3, r4
 8008d22:	d807      	bhi.n	8008d34 <memmove+0x20>
 8008d24:	1e43      	subs	r3, r0, #1
 8008d26:	42a1      	cmp	r1, r4
 8008d28:	d008      	beq.n	8008d3c <memmove+0x28>
 8008d2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d32:	e7f8      	b.n	8008d26 <memmove+0x12>
 8008d34:	4402      	add	r2, r0
 8008d36:	4601      	mov	r1, r0
 8008d38:	428a      	cmp	r2, r1
 8008d3a:	d100      	bne.n	8008d3e <memmove+0x2a>
 8008d3c:	bd10      	pop	{r4, pc}
 8008d3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d46:	e7f7      	b.n	8008d38 <memmove+0x24>

08008d48 <__malloc_lock>:
 8008d48:	4801      	ldr	r0, [pc, #4]	; (8008d50 <__malloc_lock+0x8>)
 8008d4a:	f000 bc17 	b.w	800957c <__retarget_lock_acquire_recursive>
 8008d4e:	bf00      	nop
 8008d50:	2000084c 	.word	0x2000084c

08008d54 <__malloc_unlock>:
 8008d54:	4801      	ldr	r0, [pc, #4]	; (8008d5c <__malloc_unlock+0x8>)
 8008d56:	f000 bc12 	b.w	800957e <__retarget_lock_release_recursive>
 8008d5a:	bf00      	nop
 8008d5c:	2000084c 	.word	0x2000084c

08008d60 <_realloc_r>:
 8008d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d62:	4607      	mov	r7, r0
 8008d64:	4614      	mov	r4, r2
 8008d66:	460e      	mov	r6, r1
 8008d68:	b921      	cbnz	r1, 8008d74 <_realloc_r+0x14>
 8008d6a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008d6e:	4611      	mov	r1, r2
 8008d70:	f7ff bdc8 	b.w	8008904 <_malloc_r>
 8008d74:	b922      	cbnz	r2, 8008d80 <_realloc_r+0x20>
 8008d76:	f7ff fd75 	bl	8008864 <_free_r>
 8008d7a:	4625      	mov	r5, r4
 8008d7c:	4628      	mov	r0, r5
 8008d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d80:	f000 fc62 	bl	8009648 <_malloc_usable_size_r>
 8008d84:	42a0      	cmp	r0, r4
 8008d86:	d20f      	bcs.n	8008da8 <_realloc_r+0x48>
 8008d88:	4621      	mov	r1, r4
 8008d8a:	4638      	mov	r0, r7
 8008d8c:	f7ff fdba 	bl	8008904 <_malloc_r>
 8008d90:	4605      	mov	r5, r0
 8008d92:	2800      	cmp	r0, #0
 8008d94:	d0f2      	beq.n	8008d7c <_realloc_r+0x1c>
 8008d96:	4631      	mov	r1, r6
 8008d98:	4622      	mov	r2, r4
 8008d9a:	f7fd fea3 	bl	8006ae4 <memcpy>
 8008d9e:	4631      	mov	r1, r6
 8008da0:	4638      	mov	r0, r7
 8008da2:	f7ff fd5f 	bl	8008864 <_free_r>
 8008da6:	e7e9      	b.n	8008d7c <_realloc_r+0x1c>
 8008da8:	4635      	mov	r5, r6
 8008daa:	e7e7      	b.n	8008d7c <_realloc_r+0x1c>

08008dac <__sfputc_r>:
 8008dac:	6893      	ldr	r3, [r2, #8]
 8008dae:	3b01      	subs	r3, #1
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	b410      	push	{r4}
 8008db4:	6093      	str	r3, [r2, #8]
 8008db6:	da08      	bge.n	8008dca <__sfputc_r+0x1e>
 8008db8:	6994      	ldr	r4, [r2, #24]
 8008dba:	42a3      	cmp	r3, r4
 8008dbc:	db01      	blt.n	8008dc2 <__sfputc_r+0x16>
 8008dbe:	290a      	cmp	r1, #10
 8008dc0:	d103      	bne.n	8008dca <__sfputc_r+0x1e>
 8008dc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dc6:	f000 b94b 	b.w	8009060 <__swbuf_r>
 8008dca:	6813      	ldr	r3, [r2, #0]
 8008dcc:	1c58      	adds	r0, r3, #1
 8008dce:	6010      	str	r0, [r2, #0]
 8008dd0:	7019      	strb	r1, [r3, #0]
 8008dd2:	4608      	mov	r0, r1
 8008dd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dd8:	4770      	bx	lr

08008dda <__sfputs_r>:
 8008dda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ddc:	4606      	mov	r6, r0
 8008dde:	460f      	mov	r7, r1
 8008de0:	4614      	mov	r4, r2
 8008de2:	18d5      	adds	r5, r2, r3
 8008de4:	42ac      	cmp	r4, r5
 8008de6:	d101      	bne.n	8008dec <__sfputs_r+0x12>
 8008de8:	2000      	movs	r0, #0
 8008dea:	e007      	b.n	8008dfc <__sfputs_r+0x22>
 8008dec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008df0:	463a      	mov	r2, r7
 8008df2:	4630      	mov	r0, r6
 8008df4:	f7ff ffda 	bl	8008dac <__sfputc_r>
 8008df8:	1c43      	adds	r3, r0, #1
 8008dfa:	d1f3      	bne.n	8008de4 <__sfputs_r+0xa>
 8008dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e00 <_vfiprintf_r>:
 8008e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e04:	460d      	mov	r5, r1
 8008e06:	b09d      	sub	sp, #116	; 0x74
 8008e08:	4614      	mov	r4, r2
 8008e0a:	4698      	mov	r8, r3
 8008e0c:	4606      	mov	r6, r0
 8008e0e:	b118      	cbz	r0, 8008e18 <_vfiprintf_r+0x18>
 8008e10:	6983      	ldr	r3, [r0, #24]
 8008e12:	b90b      	cbnz	r3, 8008e18 <_vfiprintf_r+0x18>
 8008e14:	f000 fb14 	bl	8009440 <__sinit>
 8008e18:	4b89      	ldr	r3, [pc, #548]	; (8009040 <_vfiprintf_r+0x240>)
 8008e1a:	429d      	cmp	r5, r3
 8008e1c:	d11b      	bne.n	8008e56 <_vfiprintf_r+0x56>
 8008e1e:	6875      	ldr	r5, [r6, #4]
 8008e20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e22:	07d9      	lsls	r1, r3, #31
 8008e24:	d405      	bmi.n	8008e32 <_vfiprintf_r+0x32>
 8008e26:	89ab      	ldrh	r3, [r5, #12]
 8008e28:	059a      	lsls	r2, r3, #22
 8008e2a:	d402      	bmi.n	8008e32 <_vfiprintf_r+0x32>
 8008e2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e2e:	f000 fba5 	bl	800957c <__retarget_lock_acquire_recursive>
 8008e32:	89ab      	ldrh	r3, [r5, #12]
 8008e34:	071b      	lsls	r3, r3, #28
 8008e36:	d501      	bpl.n	8008e3c <_vfiprintf_r+0x3c>
 8008e38:	692b      	ldr	r3, [r5, #16]
 8008e3a:	b9eb      	cbnz	r3, 8008e78 <_vfiprintf_r+0x78>
 8008e3c:	4629      	mov	r1, r5
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f000 f96e 	bl	8009120 <__swsetup_r>
 8008e44:	b1c0      	cbz	r0, 8008e78 <_vfiprintf_r+0x78>
 8008e46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e48:	07dc      	lsls	r4, r3, #31
 8008e4a:	d50e      	bpl.n	8008e6a <_vfiprintf_r+0x6a>
 8008e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e50:	b01d      	add	sp, #116	; 0x74
 8008e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e56:	4b7b      	ldr	r3, [pc, #492]	; (8009044 <_vfiprintf_r+0x244>)
 8008e58:	429d      	cmp	r5, r3
 8008e5a:	d101      	bne.n	8008e60 <_vfiprintf_r+0x60>
 8008e5c:	68b5      	ldr	r5, [r6, #8]
 8008e5e:	e7df      	b.n	8008e20 <_vfiprintf_r+0x20>
 8008e60:	4b79      	ldr	r3, [pc, #484]	; (8009048 <_vfiprintf_r+0x248>)
 8008e62:	429d      	cmp	r5, r3
 8008e64:	bf08      	it	eq
 8008e66:	68f5      	ldreq	r5, [r6, #12]
 8008e68:	e7da      	b.n	8008e20 <_vfiprintf_r+0x20>
 8008e6a:	89ab      	ldrh	r3, [r5, #12]
 8008e6c:	0598      	lsls	r0, r3, #22
 8008e6e:	d4ed      	bmi.n	8008e4c <_vfiprintf_r+0x4c>
 8008e70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e72:	f000 fb84 	bl	800957e <__retarget_lock_release_recursive>
 8008e76:	e7e9      	b.n	8008e4c <_vfiprintf_r+0x4c>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	9309      	str	r3, [sp, #36]	; 0x24
 8008e7c:	2320      	movs	r3, #32
 8008e7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e82:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e86:	2330      	movs	r3, #48	; 0x30
 8008e88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800904c <_vfiprintf_r+0x24c>
 8008e8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e90:	f04f 0901 	mov.w	r9, #1
 8008e94:	4623      	mov	r3, r4
 8008e96:	469a      	mov	sl, r3
 8008e98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e9c:	b10a      	cbz	r2, 8008ea2 <_vfiprintf_r+0xa2>
 8008e9e:	2a25      	cmp	r2, #37	; 0x25
 8008ea0:	d1f9      	bne.n	8008e96 <_vfiprintf_r+0x96>
 8008ea2:	ebba 0b04 	subs.w	fp, sl, r4
 8008ea6:	d00b      	beq.n	8008ec0 <_vfiprintf_r+0xc0>
 8008ea8:	465b      	mov	r3, fp
 8008eaa:	4622      	mov	r2, r4
 8008eac:	4629      	mov	r1, r5
 8008eae:	4630      	mov	r0, r6
 8008eb0:	f7ff ff93 	bl	8008dda <__sfputs_r>
 8008eb4:	3001      	adds	r0, #1
 8008eb6:	f000 80aa 	beq.w	800900e <_vfiprintf_r+0x20e>
 8008eba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ebc:	445a      	add	r2, fp
 8008ebe:	9209      	str	r2, [sp, #36]	; 0x24
 8008ec0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 80a2 	beq.w	800900e <_vfiprintf_r+0x20e>
 8008eca:	2300      	movs	r3, #0
 8008ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ed4:	f10a 0a01 	add.w	sl, sl, #1
 8008ed8:	9304      	str	r3, [sp, #16]
 8008eda:	9307      	str	r3, [sp, #28]
 8008edc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ee0:	931a      	str	r3, [sp, #104]	; 0x68
 8008ee2:	4654      	mov	r4, sl
 8008ee4:	2205      	movs	r2, #5
 8008ee6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eea:	4858      	ldr	r0, [pc, #352]	; (800904c <_vfiprintf_r+0x24c>)
 8008eec:	f7f7 f980 	bl	80001f0 <memchr>
 8008ef0:	9a04      	ldr	r2, [sp, #16]
 8008ef2:	b9d8      	cbnz	r0, 8008f2c <_vfiprintf_r+0x12c>
 8008ef4:	06d1      	lsls	r1, r2, #27
 8008ef6:	bf44      	itt	mi
 8008ef8:	2320      	movmi	r3, #32
 8008efa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008efe:	0713      	lsls	r3, r2, #28
 8008f00:	bf44      	itt	mi
 8008f02:	232b      	movmi	r3, #43	; 0x2b
 8008f04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f08:	f89a 3000 	ldrb.w	r3, [sl]
 8008f0c:	2b2a      	cmp	r3, #42	; 0x2a
 8008f0e:	d015      	beq.n	8008f3c <_vfiprintf_r+0x13c>
 8008f10:	9a07      	ldr	r2, [sp, #28]
 8008f12:	4654      	mov	r4, sl
 8008f14:	2000      	movs	r0, #0
 8008f16:	f04f 0c0a 	mov.w	ip, #10
 8008f1a:	4621      	mov	r1, r4
 8008f1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f20:	3b30      	subs	r3, #48	; 0x30
 8008f22:	2b09      	cmp	r3, #9
 8008f24:	d94e      	bls.n	8008fc4 <_vfiprintf_r+0x1c4>
 8008f26:	b1b0      	cbz	r0, 8008f56 <_vfiprintf_r+0x156>
 8008f28:	9207      	str	r2, [sp, #28]
 8008f2a:	e014      	b.n	8008f56 <_vfiprintf_r+0x156>
 8008f2c:	eba0 0308 	sub.w	r3, r0, r8
 8008f30:	fa09 f303 	lsl.w	r3, r9, r3
 8008f34:	4313      	orrs	r3, r2
 8008f36:	9304      	str	r3, [sp, #16]
 8008f38:	46a2      	mov	sl, r4
 8008f3a:	e7d2      	b.n	8008ee2 <_vfiprintf_r+0xe2>
 8008f3c:	9b03      	ldr	r3, [sp, #12]
 8008f3e:	1d19      	adds	r1, r3, #4
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	9103      	str	r1, [sp, #12]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	bfbb      	ittet	lt
 8008f48:	425b      	neglt	r3, r3
 8008f4a:	f042 0202 	orrlt.w	r2, r2, #2
 8008f4e:	9307      	strge	r3, [sp, #28]
 8008f50:	9307      	strlt	r3, [sp, #28]
 8008f52:	bfb8      	it	lt
 8008f54:	9204      	strlt	r2, [sp, #16]
 8008f56:	7823      	ldrb	r3, [r4, #0]
 8008f58:	2b2e      	cmp	r3, #46	; 0x2e
 8008f5a:	d10c      	bne.n	8008f76 <_vfiprintf_r+0x176>
 8008f5c:	7863      	ldrb	r3, [r4, #1]
 8008f5e:	2b2a      	cmp	r3, #42	; 0x2a
 8008f60:	d135      	bne.n	8008fce <_vfiprintf_r+0x1ce>
 8008f62:	9b03      	ldr	r3, [sp, #12]
 8008f64:	1d1a      	adds	r2, r3, #4
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	9203      	str	r2, [sp, #12]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	bfb8      	it	lt
 8008f6e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f72:	3402      	adds	r4, #2
 8008f74:	9305      	str	r3, [sp, #20]
 8008f76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800905c <_vfiprintf_r+0x25c>
 8008f7a:	7821      	ldrb	r1, [r4, #0]
 8008f7c:	2203      	movs	r2, #3
 8008f7e:	4650      	mov	r0, sl
 8008f80:	f7f7 f936 	bl	80001f0 <memchr>
 8008f84:	b140      	cbz	r0, 8008f98 <_vfiprintf_r+0x198>
 8008f86:	2340      	movs	r3, #64	; 0x40
 8008f88:	eba0 000a 	sub.w	r0, r0, sl
 8008f8c:	fa03 f000 	lsl.w	r0, r3, r0
 8008f90:	9b04      	ldr	r3, [sp, #16]
 8008f92:	4303      	orrs	r3, r0
 8008f94:	3401      	adds	r4, #1
 8008f96:	9304      	str	r3, [sp, #16]
 8008f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f9c:	482c      	ldr	r0, [pc, #176]	; (8009050 <_vfiprintf_r+0x250>)
 8008f9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fa2:	2206      	movs	r2, #6
 8008fa4:	f7f7 f924 	bl	80001f0 <memchr>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	d03f      	beq.n	800902c <_vfiprintf_r+0x22c>
 8008fac:	4b29      	ldr	r3, [pc, #164]	; (8009054 <_vfiprintf_r+0x254>)
 8008fae:	bb1b      	cbnz	r3, 8008ff8 <_vfiprintf_r+0x1f8>
 8008fb0:	9b03      	ldr	r3, [sp, #12]
 8008fb2:	3307      	adds	r3, #7
 8008fb4:	f023 0307 	bic.w	r3, r3, #7
 8008fb8:	3308      	adds	r3, #8
 8008fba:	9303      	str	r3, [sp, #12]
 8008fbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fbe:	443b      	add	r3, r7
 8008fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc2:	e767      	b.n	8008e94 <_vfiprintf_r+0x94>
 8008fc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fc8:	460c      	mov	r4, r1
 8008fca:	2001      	movs	r0, #1
 8008fcc:	e7a5      	b.n	8008f1a <_vfiprintf_r+0x11a>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	3401      	adds	r4, #1
 8008fd2:	9305      	str	r3, [sp, #20]
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	f04f 0c0a 	mov.w	ip, #10
 8008fda:	4620      	mov	r0, r4
 8008fdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fe0:	3a30      	subs	r2, #48	; 0x30
 8008fe2:	2a09      	cmp	r2, #9
 8008fe4:	d903      	bls.n	8008fee <_vfiprintf_r+0x1ee>
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d0c5      	beq.n	8008f76 <_vfiprintf_r+0x176>
 8008fea:	9105      	str	r1, [sp, #20]
 8008fec:	e7c3      	b.n	8008f76 <_vfiprintf_r+0x176>
 8008fee:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	e7f0      	b.n	8008fda <_vfiprintf_r+0x1da>
 8008ff8:	ab03      	add	r3, sp, #12
 8008ffa:	9300      	str	r3, [sp, #0]
 8008ffc:	462a      	mov	r2, r5
 8008ffe:	4b16      	ldr	r3, [pc, #88]	; (8009058 <_vfiprintf_r+0x258>)
 8009000:	a904      	add	r1, sp, #16
 8009002:	4630      	mov	r0, r6
 8009004:	f7fd fe24 	bl	8006c50 <_printf_float>
 8009008:	4607      	mov	r7, r0
 800900a:	1c78      	adds	r0, r7, #1
 800900c:	d1d6      	bne.n	8008fbc <_vfiprintf_r+0x1bc>
 800900e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009010:	07d9      	lsls	r1, r3, #31
 8009012:	d405      	bmi.n	8009020 <_vfiprintf_r+0x220>
 8009014:	89ab      	ldrh	r3, [r5, #12]
 8009016:	059a      	lsls	r2, r3, #22
 8009018:	d402      	bmi.n	8009020 <_vfiprintf_r+0x220>
 800901a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800901c:	f000 faaf 	bl	800957e <__retarget_lock_release_recursive>
 8009020:	89ab      	ldrh	r3, [r5, #12]
 8009022:	065b      	lsls	r3, r3, #25
 8009024:	f53f af12 	bmi.w	8008e4c <_vfiprintf_r+0x4c>
 8009028:	9809      	ldr	r0, [sp, #36]	; 0x24
 800902a:	e711      	b.n	8008e50 <_vfiprintf_r+0x50>
 800902c:	ab03      	add	r3, sp, #12
 800902e:	9300      	str	r3, [sp, #0]
 8009030:	462a      	mov	r2, r5
 8009032:	4b09      	ldr	r3, [pc, #36]	; (8009058 <_vfiprintf_r+0x258>)
 8009034:	a904      	add	r1, sp, #16
 8009036:	4630      	mov	r0, r6
 8009038:	f7fe f8ae 	bl	8007198 <_printf_i>
 800903c:	e7e4      	b.n	8009008 <_vfiprintf_r+0x208>
 800903e:	bf00      	nop
 8009040:	0800a2b4 	.word	0x0800a2b4
 8009044:	0800a2d4 	.word	0x0800a2d4
 8009048:	0800a294 	.word	0x0800a294
 800904c:	0800a13c 	.word	0x0800a13c
 8009050:	0800a146 	.word	0x0800a146
 8009054:	08006c51 	.word	0x08006c51
 8009058:	08008ddb 	.word	0x08008ddb
 800905c:	0800a142 	.word	0x0800a142

08009060 <__swbuf_r>:
 8009060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009062:	460e      	mov	r6, r1
 8009064:	4614      	mov	r4, r2
 8009066:	4605      	mov	r5, r0
 8009068:	b118      	cbz	r0, 8009072 <__swbuf_r+0x12>
 800906a:	6983      	ldr	r3, [r0, #24]
 800906c:	b90b      	cbnz	r3, 8009072 <__swbuf_r+0x12>
 800906e:	f000 f9e7 	bl	8009440 <__sinit>
 8009072:	4b21      	ldr	r3, [pc, #132]	; (80090f8 <__swbuf_r+0x98>)
 8009074:	429c      	cmp	r4, r3
 8009076:	d12b      	bne.n	80090d0 <__swbuf_r+0x70>
 8009078:	686c      	ldr	r4, [r5, #4]
 800907a:	69a3      	ldr	r3, [r4, #24]
 800907c:	60a3      	str	r3, [r4, #8]
 800907e:	89a3      	ldrh	r3, [r4, #12]
 8009080:	071a      	lsls	r2, r3, #28
 8009082:	d52f      	bpl.n	80090e4 <__swbuf_r+0x84>
 8009084:	6923      	ldr	r3, [r4, #16]
 8009086:	b36b      	cbz	r3, 80090e4 <__swbuf_r+0x84>
 8009088:	6923      	ldr	r3, [r4, #16]
 800908a:	6820      	ldr	r0, [r4, #0]
 800908c:	1ac0      	subs	r0, r0, r3
 800908e:	6963      	ldr	r3, [r4, #20]
 8009090:	b2f6      	uxtb	r6, r6
 8009092:	4283      	cmp	r3, r0
 8009094:	4637      	mov	r7, r6
 8009096:	dc04      	bgt.n	80090a2 <__swbuf_r+0x42>
 8009098:	4621      	mov	r1, r4
 800909a:	4628      	mov	r0, r5
 800909c:	f000 f93c 	bl	8009318 <_fflush_r>
 80090a0:	bb30      	cbnz	r0, 80090f0 <__swbuf_r+0x90>
 80090a2:	68a3      	ldr	r3, [r4, #8]
 80090a4:	3b01      	subs	r3, #1
 80090a6:	60a3      	str	r3, [r4, #8]
 80090a8:	6823      	ldr	r3, [r4, #0]
 80090aa:	1c5a      	adds	r2, r3, #1
 80090ac:	6022      	str	r2, [r4, #0]
 80090ae:	701e      	strb	r6, [r3, #0]
 80090b0:	6963      	ldr	r3, [r4, #20]
 80090b2:	3001      	adds	r0, #1
 80090b4:	4283      	cmp	r3, r0
 80090b6:	d004      	beq.n	80090c2 <__swbuf_r+0x62>
 80090b8:	89a3      	ldrh	r3, [r4, #12]
 80090ba:	07db      	lsls	r3, r3, #31
 80090bc:	d506      	bpl.n	80090cc <__swbuf_r+0x6c>
 80090be:	2e0a      	cmp	r6, #10
 80090c0:	d104      	bne.n	80090cc <__swbuf_r+0x6c>
 80090c2:	4621      	mov	r1, r4
 80090c4:	4628      	mov	r0, r5
 80090c6:	f000 f927 	bl	8009318 <_fflush_r>
 80090ca:	b988      	cbnz	r0, 80090f0 <__swbuf_r+0x90>
 80090cc:	4638      	mov	r0, r7
 80090ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090d0:	4b0a      	ldr	r3, [pc, #40]	; (80090fc <__swbuf_r+0x9c>)
 80090d2:	429c      	cmp	r4, r3
 80090d4:	d101      	bne.n	80090da <__swbuf_r+0x7a>
 80090d6:	68ac      	ldr	r4, [r5, #8]
 80090d8:	e7cf      	b.n	800907a <__swbuf_r+0x1a>
 80090da:	4b09      	ldr	r3, [pc, #36]	; (8009100 <__swbuf_r+0xa0>)
 80090dc:	429c      	cmp	r4, r3
 80090de:	bf08      	it	eq
 80090e0:	68ec      	ldreq	r4, [r5, #12]
 80090e2:	e7ca      	b.n	800907a <__swbuf_r+0x1a>
 80090e4:	4621      	mov	r1, r4
 80090e6:	4628      	mov	r0, r5
 80090e8:	f000 f81a 	bl	8009120 <__swsetup_r>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d0cb      	beq.n	8009088 <__swbuf_r+0x28>
 80090f0:	f04f 37ff 	mov.w	r7, #4294967295
 80090f4:	e7ea      	b.n	80090cc <__swbuf_r+0x6c>
 80090f6:	bf00      	nop
 80090f8:	0800a2b4 	.word	0x0800a2b4
 80090fc:	0800a2d4 	.word	0x0800a2d4
 8009100:	0800a294 	.word	0x0800a294

08009104 <__ascii_wctomb>:
 8009104:	b149      	cbz	r1, 800911a <__ascii_wctomb+0x16>
 8009106:	2aff      	cmp	r2, #255	; 0xff
 8009108:	bf85      	ittet	hi
 800910a:	238a      	movhi	r3, #138	; 0x8a
 800910c:	6003      	strhi	r3, [r0, #0]
 800910e:	700a      	strbls	r2, [r1, #0]
 8009110:	f04f 30ff 	movhi.w	r0, #4294967295
 8009114:	bf98      	it	ls
 8009116:	2001      	movls	r0, #1
 8009118:	4770      	bx	lr
 800911a:	4608      	mov	r0, r1
 800911c:	4770      	bx	lr
	...

08009120 <__swsetup_r>:
 8009120:	4b32      	ldr	r3, [pc, #200]	; (80091ec <__swsetup_r+0xcc>)
 8009122:	b570      	push	{r4, r5, r6, lr}
 8009124:	681d      	ldr	r5, [r3, #0]
 8009126:	4606      	mov	r6, r0
 8009128:	460c      	mov	r4, r1
 800912a:	b125      	cbz	r5, 8009136 <__swsetup_r+0x16>
 800912c:	69ab      	ldr	r3, [r5, #24]
 800912e:	b913      	cbnz	r3, 8009136 <__swsetup_r+0x16>
 8009130:	4628      	mov	r0, r5
 8009132:	f000 f985 	bl	8009440 <__sinit>
 8009136:	4b2e      	ldr	r3, [pc, #184]	; (80091f0 <__swsetup_r+0xd0>)
 8009138:	429c      	cmp	r4, r3
 800913a:	d10f      	bne.n	800915c <__swsetup_r+0x3c>
 800913c:	686c      	ldr	r4, [r5, #4]
 800913e:	89a3      	ldrh	r3, [r4, #12]
 8009140:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009144:	0719      	lsls	r1, r3, #28
 8009146:	d42c      	bmi.n	80091a2 <__swsetup_r+0x82>
 8009148:	06dd      	lsls	r5, r3, #27
 800914a:	d411      	bmi.n	8009170 <__swsetup_r+0x50>
 800914c:	2309      	movs	r3, #9
 800914e:	6033      	str	r3, [r6, #0]
 8009150:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009154:	81a3      	strh	r3, [r4, #12]
 8009156:	f04f 30ff 	mov.w	r0, #4294967295
 800915a:	e03e      	b.n	80091da <__swsetup_r+0xba>
 800915c:	4b25      	ldr	r3, [pc, #148]	; (80091f4 <__swsetup_r+0xd4>)
 800915e:	429c      	cmp	r4, r3
 8009160:	d101      	bne.n	8009166 <__swsetup_r+0x46>
 8009162:	68ac      	ldr	r4, [r5, #8]
 8009164:	e7eb      	b.n	800913e <__swsetup_r+0x1e>
 8009166:	4b24      	ldr	r3, [pc, #144]	; (80091f8 <__swsetup_r+0xd8>)
 8009168:	429c      	cmp	r4, r3
 800916a:	bf08      	it	eq
 800916c:	68ec      	ldreq	r4, [r5, #12]
 800916e:	e7e6      	b.n	800913e <__swsetup_r+0x1e>
 8009170:	0758      	lsls	r0, r3, #29
 8009172:	d512      	bpl.n	800919a <__swsetup_r+0x7a>
 8009174:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009176:	b141      	cbz	r1, 800918a <__swsetup_r+0x6a>
 8009178:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800917c:	4299      	cmp	r1, r3
 800917e:	d002      	beq.n	8009186 <__swsetup_r+0x66>
 8009180:	4630      	mov	r0, r6
 8009182:	f7ff fb6f 	bl	8008864 <_free_r>
 8009186:	2300      	movs	r3, #0
 8009188:	6363      	str	r3, [r4, #52]	; 0x34
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	2300      	movs	r3, #0
 8009194:	6063      	str	r3, [r4, #4]
 8009196:	6923      	ldr	r3, [r4, #16]
 8009198:	6023      	str	r3, [r4, #0]
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	f043 0308 	orr.w	r3, r3, #8
 80091a0:	81a3      	strh	r3, [r4, #12]
 80091a2:	6923      	ldr	r3, [r4, #16]
 80091a4:	b94b      	cbnz	r3, 80091ba <__swsetup_r+0x9a>
 80091a6:	89a3      	ldrh	r3, [r4, #12]
 80091a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091b0:	d003      	beq.n	80091ba <__swsetup_r+0x9a>
 80091b2:	4621      	mov	r1, r4
 80091b4:	4630      	mov	r0, r6
 80091b6:	f000 fa07 	bl	80095c8 <__smakebuf_r>
 80091ba:	89a0      	ldrh	r0, [r4, #12]
 80091bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091c0:	f010 0301 	ands.w	r3, r0, #1
 80091c4:	d00a      	beq.n	80091dc <__swsetup_r+0xbc>
 80091c6:	2300      	movs	r3, #0
 80091c8:	60a3      	str	r3, [r4, #8]
 80091ca:	6963      	ldr	r3, [r4, #20]
 80091cc:	425b      	negs	r3, r3
 80091ce:	61a3      	str	r3, [r4, #24]
 80091d0:	6923      	ldr	r3, [r4, #16]
 80091d2:	b943      	cbnz	r3, 80091e6 <__swsetup_r+0xc6>
 80091d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80091d8:	d1ba      	bne.n	8009150 <__swsetup_r+0x30>
 80091da:	bd70      	pop	{r4, r5, r6, pc}
 80091dc:	0781      	lsls	r1, r0, #30
 80091de:	bf58      	it	pl
 80091e0:	6963      	ldrpl	r3, [r4, #20]
 80091e2:	60a3      	str	r3, [r4, #8]
 80091e4:	e7f4      	b.n	80091d0 <__swsetup_r+0xb0>
 80091e6:	2000      	movs	r0, #0
 80091e8:	e7f7      	b.n	80091da <__swsetup_r+0xba>
 80091ea:	bf00      	nop
 80091ec:	2000000c 	.word	0x2000000c
 80091f0:	0800a2b4 	.word	0x0800a2b4
 80091f4:	0800a2d4 	.word	0x0800a2d4
 80091f8:	0800a294 	.word	0x0800a294

080091fc <abort>:
 80091fc:	b508      	push	{r3, lr}
 80091fe:	2006      	movs	r0, #6
 8009200:	f000 fa52 	bl	80096a8 <raise>
 8009204:	2001      	movs	r0, #1
 8009206:	f7f9 fc61 	bl	8002acc <_exit>
	...

0800920c <__sflush_r>:
 800920c:	898a      	ldrh	r2, [r1, #12]
 800920e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009212:	4605      	mov	r5, r0
 8009214:	0710      	lsls	r0, r2, #28
 8009216:	460c      	mov	r4, r1
 8009218:	d458      	bmi.n	80092cc <__sflush_r+0xc0>
 800921a:	684b      	ldr	r3, [r1, #4]
 800921c:	2b00      	cmp	r3, #0
 800921e:	dc05      	bgt.n	800922c <__sflush_r+0x20>
 8009220:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009222:	2b00      	cmp	r3, #0
 8009224:	dc02      	bgt.n	800922c <__sflush_r+0x20>
 8009226:	2000      	movs	r0, #0
 8009228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800922c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800922e:	2e00      	cmp	r6, #0
 8009230:	d0f9      	beq.n	8009226 <__sflush_r+0x1a>
 8009232:	2300      	movs	r3, #0
 8009234:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009238:	682f      	ldr	r7, [r5, #0]
 800923a:	602b      	str	r3, [r5, #0]
 800923c:	d032      	beq.n	80092a4 <__sflush_r+0x98>
 800923e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009240:	89a3      	ldrh	r3, [r4, #12]
 8009242:	075a      	lsls	r2, r3, #29
 8009244:	d505      	bpl.n	8009252 <__sflush_r+0x46>
 8009246:	6863      	ldr	r3, [r4, #4]
 8009248:	1ac0      	subs	r0, r0, r3
 800924a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800924c:	b10b      	cbz	r3, 8009252 <__sflush_r+0x46>
 800924e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009250:	1ac0      	subs	r0, r0, r3
 8009252:	2300      	movs	r3, #0
 8009254:	4602      	mov	r2, r0
 8009256:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009258:	6a21      	ldr	r1, [r4, #32]
 800925a:	4628      	mov	r0, r5
 800925c:	47b0      	blx	r6
 800925e:	1c43      	adds	r3, r0, #1
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	d106      	bne.n	8009272 <__sflush_r+0x66>
 8009264:	6829      	ldr	r1, [r5, #0]
 8009266:	291d      	cmp	r1, #29
 8009268:	d82c      	bhi.n	80092c4 <__sflush_r+0xb8>
 800926a:	4a2a      	ldr	r2, [pc, #168]	; (8009314 <__sflush_r+0x108>)
 800926c:	40ca      	lsrs	r2, r1
 800926e:	07d6      	lsls	r6, r2, #31
 8009270:	d528      	bpl.n	80092c4 <__sflush_r+0xb8>
 8009272:	2200      	movs	r2, #0
 8009274:	6062      	str	r2, [r4, #4]
 8009276:	04d9      	lsls	r1, r3, #19
 8009278:	6922      	ldr	r2, [r4, #16]
 800927a:	6022      	str	r2, [r4, #0]
 800927c:	d504      	bpl.n	8009288 <__sflush_r+0x7c>
 800927e:	1c42      	adds	r2, r0, #1
 8009280:	d101      	bne.n	8009286 <__sflush_r+0x7a>
 8009282:	682b      	ldr	r3, [r5, #0]
 8009284:	b903      	cbnz	r3, 8009288 <__sflush_r+0x7c>
 8009286:	6560      	str	r0, [r4, #84]	; 0x54
 8009288:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800928a:	602f      	str	r7, [r5, #0]
 800928c:	2900      	cmp	r1, #0
 800928e:	d0ca      	beq.n	8009226 <__sflush_r+0x1a>
 8009290:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009294:	4299      	cmp	r1, r3
 8009296:	d002      	beq.n	800929e <__sflush_r+0x92>
 8009298:	4628      	mov	r0, r5
 800929a:	f7ff fae3 	bl	8008864 <_free_r>
 800929e:	2000      	movs	r0, #0
 80092a0:	6360      	str	r0, [r4, #52]	; 0x34
 80092a2:	e7c1      	b.n	8009228 <__sflush_r+0x1c>
 80092a4:	6a21      	ldr	r1, [r4, #32]
 80092a6:	2301      	movs	r3, #1
 80092a8:	4628      	mov	r0, r5
 80092aa:	47b0      	blx	r6
 80092ac:	1c41      	adds	r1, r0, #1
 80092ae:	d1c7      	bne.n	8009240 <__sflush_r+0x34>
 80092b0:	682b      	ldr	r3, [r5, #0]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d0c4      	beq.n	8009240 <__sflush_r+0x34>
 80092b6:	2b1d      	cmp	r3, #29
 80092b8:	d001      	beq.n	80092be <__sflush_r+0xb2>
 80092ba:	2b16      	cmp	r3, #22
 80092bc:	d101      	bne.n	80092c2 <__sflush_r+0xb6>
 80092be:	602f      	str	r7, [r5, #0]
 80092c0:	e7b1      	b.n	8009226 <__sflush_r+0x1a>
 80092c2:	89a3      	ldrh	r3, [r4, #12]
 80092c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092c8:	81a3      	strh	r3, [r4, #12]
 80092ca:	e7ad      	b.n	8009228 <__sflush_r+0x1c>
 80092cc:	690f      	ldr	r7, [r1, #16]
 80092ce:	2f00      	cmp	r7, #0
 80092d0:	d0a9      	beq.n	8009226 <__sflush_r+0x1a>
 80092d2:	0793      	lsls	r3, r2, #30
 80092d4:	680e      	ldr	r6, [r1, #0]
 80092d6:	bf08      	it	eq
 80092d8:	694b      	ldreq	r3, [r1, #20]
 80092da:	600f      	str	r7, [r1, #0]
 80092dc:	bf18      	it	ne
 80092de:	2300      	movne	r3, #0
 80092e0:	eba6 0807 	sub.w	r8, r6, r7
 80092e4:	608b      	str	r3, [r1, #8]
 80092e6:	f1b8 0f00 	cmp.w	r8, #0
 80092ea:	dd9c      	ble.n	8009226 <__sflush_r+0x1a>
 80092ec:	6a21      	ldr	r1, [r4, #32]
 80092ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092f0:	4643      	mov	r3, r8
 80092f2:	463a      	mov	r2, r7
 80092f4:	4628      	mov	r0, r5
 80092f6:	47b0      	blx	r6
 80092f8:	2800      	cmp	r0, #0
 80092fa:	dc06      	bgt.n	800930a <__sflush_r+0xfe>
 80092fc:	89a3      	ldrh	r3, [r4, #12]
 80092fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009302:	81a3      	strh	r3, [r4, #12]
 8009304:	f04f 30ff 	mov.w	r0, #4294967295
 8009308:	e78e      	b.n	8009228 <__sflush_r+0x1c>
 800930a:	4407      	add	r7, r0
 800930c:	eba8 0800 	sub.w	r8, r8, r0
 8009310:	e7e9      	b.n	80092e6 <__sflush_r+0xda>
 8009312:	bf00      	nop
 8009314:	20400001 	.word	0x20400001

08009318 <_fflush_r>:
 8009318:	b538      	push	{r3, r4, r5, lr}
 800931a:	690b      	ldr	r3, [r1, #16]
 800931c:	4605      	mov	r5, r0
 800931e:	460c      	mov	r4, r1
 8009320:	b913      	cbnz	r3, 8009328 <_fflush_r+0x10>
 8009322:	2500      	movs	r5, #0
 8009324:	4628      	mov	r0, r5
 8009326:	bd38      	pop	{r3, r4, r5, pc}
 8009328:	b118      	cbz	r0, 8009332 <_fflush_r+0x1a>
 800932a:	6983      	ldr	r3, [r0, #24]
 800932c:	b90b      	cbnz	r3, 8009332 <_fflush_r+0x1a>
 800932e:	f000 f887 	bl	8009440 <__sinit>
 8009332:	4b14      	ldr	r3, [pc, #80]	; (8009384 <_fflush_r+0x6c>)
 8009334:	429c      	cmp	r4, r3
 8009336:	d11b      	bne.n	8009370 <_fflush_r+0x58>
 8009338:	686c      	ldr	r4, [r5, #4]
 800933a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d0ef      	beq.n	8009322 <_fflush_r+0xa>
 8009342:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009344:	07d0      	lsls	r0, r2, #31
 8009346:	d404      	bmi.n	8009352 <_fflush_r+0x3a>
 8009348:	0599      	lsls	r1, r3, #22
 800934a:	d402      	bmi.n	8009352 <_fflush_r+0x3a>
 800934c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800934e:	f000 f915 	bl	800957c <__retarget_lock_acquire_recursive>
 8009352:	4628      	mov	r0, r5
 8009354:	4621      	mov	r1, r4
 8009356:	f7ff ff59 	bl	800920c <__sflush_r>
 800935a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800935c:	07da      	lsls	r2, r3, #31
 800935e:	4605      	mov	r5, r0
 8009360:	d4e0      	bmi.n	8009324 <_fflush_r+0xc>
 8009362:	89a3      	ldrh	r3, [r4, #12]
 8009364:	059b      	lsls	r3, r3, #22
 8009366:	d4dd      	bmi.n	8009324 <_fflush_r+0xc>
 8009368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800936a:	f000 f908 	bl	800957e <__retarget_lock_release_recursive>
 800936e:	e7d9      	b.n	8009324 <_fflush_r+0xc>
 8009370:	4b05      	ldr	r3, [pc, #20]	; (8009388 <_fflush_r+0x70>)
 8009372:	429c      	cmp	r4, r3
 8009374:	d101      	bne.n	800937a <_fflush_r+0x62>
 8009376:	68ac      	ldr	r4, [r5, #8]
 8009378:	e7df      	b.n	800933a <_fflush_r+0x22>
 800937a:	4b04      	ldr	r3, [pc, #16]	; (800938c <_fflush_r+0x74>)
 800937c:	429c      	cmp	r4, r3
 800937e:	bf08      	it	eq
 8009380:	68ec      	ldreq	r4, [r5, #12]
 8009382:	e7da      	b.n	800933a <_fflush_r+0x22>
 8009384:	0800a2b4 	.word	0x0800a2b4
 8009388:	0800a2d4 	.word	0x0800a2d4
 800938c:	0800a294 	.word	0x0800a294

08009390 <std>:
 8009390:	2300      	movs	r3, #0
 8009392:	b510      	push	{r4, lr}
 8009394:	4604      	mov	r4, r0
 8009396:	e9c0 3300 	strd	r3, r3, [r0]
 800939a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800939e:	6083      	str	r3, [r0, #8]
 80093a0:	8181      	strh	r1, [r0, #12]
 80093a2:	6643      	str	r3, [r0, #100]	; 0x64
 80093a4:	81c2      	strh	r2, [r0, #14]
 80093a6:	6183      	str	r3, [r0, #24]
 80093a8:	4619      	mov	r1, r3
 80093aa:	2208      	movs	r2, #8
 80093ac:	305c      	adds	r0, #92	; 0x5c
 80093ae:	f7fd fba7 	bl	8006b00 <memset>
 80093b2:	4b05      	ldr	r3, [pc, #20]	; (80093c8 <std+0x38>)
 80093b4:	6263      	str	r3, [r4, #36]	; 0x24
 80093b6:	4b05      	ldr	r3, [pc, #20]	; (80093cc <std+0x3c>)
 80093b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80093ba:	4b05      	ldr	r3, [pc, #20]	; (80093d0 <std+0x40>)
 80093bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093be:	4b05      	ldr	r3, [pc, #20]	; (80093d4 <std+0x44>)
 80093c0:	6224      	str	r4, [r4, #32]
 80093c2:	6323      	str	r3, [r4, #48]	; 0x30
 80093c4:	bd10      	pop	{r4, pc}
 80093c6:	bf00      	nop
 80093c8:	080096e1 	.word	0x080096e1
 80093cc:	08009703 	.word	0x08009703
 80093d0:	0800973b 	.word	0x0800973b
 80093d4:	0800975f 	.word	0x0800975f

080093d8 <_cleanup_r>:
 80093d8:	4901      	ldr	r1, [pc, #4]	; (80093e0 <_cleanup_r+0x8>)
 80093da:	f000 b8af 	b.w	800953c <_fwalk_reent>
 80093de:	bf00      	nop
 80093e0:	08009319 	.word	0x08009319

080093e4 <__sfmoreglue>:
 80093e4:	b570      	push	{r4, r5, r6, lr}
 80093e6:	1e4a      	subs	r2, r1, #1
 80093e8:	2568      	movs	r5, #104	; 0x68
 80093ea:	4355      	muls	r5, r2
 80093ec:	460e      	mov	r6, r1
 80093ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80093f2:	f7ff fa87 	bl	8008904 <_malloc_r>
 80093f6:	4604      	mov	r4, r0
 80093f8:	b140      	cbz	r0, 800940c <__sfmoreglue+0x28>
 80093fa:	2100      	movs	r1, #0
 80093fc:	e9c0 1600 	strd	r1, r6, [r0]
 8009400:	300c      	adds	r0, #12
 8009402:	60a0      	str	r0, [r4, #8]
 8009404:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009408:	f7fd fb7a 	bl	8006b00 <memset>
 800940c:	4620      	mov	r0, r4
 800940e:	bd70      	pop	{r4, r5, r6, pc}

08009410 <__sfp_lock_acquire>:
 8009410:	4801      	ldr	r0, [pc, #4]	; (8009418 <__sfp_lock_acquire+0x8>)
 8009412:	f000 b8b3 	b.w	800957c <__retarget_lock_acquire_recursive>
 8009416:	bf00      	nop
 8009418:	20000850 	.word	0x20000850

0800941c <__sfp_lock_release>:
 800941c:	4801      	ldr	r0, [pc, #4]	; (8009424 <__sfp_lock_release+0x8>)
 800941e:	f000 b8ae 	b.w	800957e <__retarget_lock_release_recursive>
 8009422:	bf00      	nop
 8009424:	20000850 	.word	0x20000850

08009428 <__sinit_lock_acquire>:
 8009428:	4801      	ldr	r0, [pc, #4]	; (8009430 <__sinit_lock_acquire+0x8>)
 800942a:	f000 b8a7 	b.w	800957c <__retarget_lock_acquire_recursive>
 800942e:	bf00      	nop
 8009430:	2000084b 	.word	0x2000084b

08009434 <__sinit_lock_release>:
 8009434:	4801      	ldr	r0, [pc, #4]	; (800943c <__sinit_lock_release+0x8>)
 8009436:	f000 b8a2 	b.w	800957e <__retarget_lock_release_recursive>
 800943a:	bf00      	nop
 800943c:	2000084b 	.word	0x2000084b

08009440 <__sinit>:
 8009440:	b510      	push	{r4, lr}
 8009442:	4604      	mov	r4, r0
 8009444:	f7ff fff0 	bl	8009428 <__sinit_lock_acquire>
 8009448:	69a3      	ldr	r3, [r4, #24]
 800944a:	b11b      	cbz	r3, 8009454 <__sinit+0x14>
 800944c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009450:	f7ff bff0 	b.w	8009434 <__sinit_lock_release>
 8009454:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009458:	6523      	str	r3, [r4, #80]	; 0x50
 800945a:	4b13      	ldr	r3, [pc, #76]	; (80094a8 <__sinit+0x68>)
 800945c:	4a13      	ldr	r2, [pc, #76]	; (80094ac <__sinit+0x6c>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	62a2      	str	r2, [r4, #40]	; 0x28
 8009462:	42a3      	cmp	r3, r4
 8009464:	bf04      	itt	eq
 8009466:	2301      	moveq	r3, #1
 8009468:	61a3      	streq	r3, [r4, #24]
 800946a:	4620      	mov	r0, r4
 800946c:	f000 f820 	bl	80094b0 <__sfp>
 8009470:	6060      	str	r0, [r4, #4]
 8009472:	4620      	mov	r0, r4
 8009474:	f000 f81c 	bl	80094b0 <__sfp>
 8009478:	60a0      	str	r0, [r4, #8]
 800947a:	4620      	mov	r0, r4
 800947c:	f000 f818 	bl	80094b0 <__sfp>
 8009480:	2200      	movs	r2, #0
 8009482:	60e0      	str	r0, [r4, #12]
 8009484:	2104      	movs	r1, #4
 8009486:	6860      	ldr	r0, [r4, #4]
 8009488:	f7ff ff82 	bl	8009390 <std>
 800948c:	68a0      	ldr	r0, [r4, #8]
 800948e:	2201      	movs	r2, #1
 8009490:	2109      	movs	r1, #9
 8009492:	f7ff ff7d 	bl	8009390 <std>
 8009496:	68e0      	ldr	r0, [r4, #12]
 8009498:	2202      	movs	r2, #2
 800949a:	2112      	movs	r1, #18
 800949c:	f7ff ff78 	bl	8009390 <std>
 80094a0:	2301      	movs	r3, #1
 80094a2:	61a3      	str	r3, [r4, #24]
 80094a4:	e7d2      	b.n	800944c <__sinit+0xc>
 80094a6:	bf00      	nop
 80094a8:	08009f14 	.word	0x08009f14
 80094ac:	080093d9 	.word	0x080093d9

080094b0 <__sfp>:
 80094b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b2:	4607      	mov	r7, r0
 80094b4:	f7ff ffac 	bl	8009410 <__sfp_lock_acquire>
 80094b8:	4b1e      	ldr	r3, [pc, #120]	; (8009534 <__sfp+0x84>)
 80094ba:	681e      	ldr	r6, [r3, #0]
 80094bc:	69b3      	ldr	r3, [r6, #24]
 80094be:	b913      	cbnz	r3, 80094c6 <__sfp+0x16>
 80094c0:	4630      	mov	r0, r6
 80094c2:	f7ff ffbd 	bl	8009440 <__sinit>
 80094c6:	3648      	adds	r6, #72	; 0x48
 80094c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80094cc:	3b01      	subs	r3, #1
 80094ce:	d503      	bpl.n	80094d8 <__sfp+0x28>
 80094d0:	6833      	ldr	r3, [r6, #0]
 80094d2:	b30b      	cbz	r3, 8009518 <__sfp+0x68>
 80094d4:	6836      	ldr	r6, [r6, #0]
 80094d6:	e7f7      	b.n	80094c8 <__sfp+0x18>
 80094d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80094dc:	b9d5      	cbnz	r5, 8009514 <__sfp+0x64>
 80094de:	4b16      	ldr	r3, [pc, #88]	; (8009538 <__sfp+0x88>)
 80094e0:	60e3      	str	r3, [r4, #12]
 80094e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80094e6:	6665      	str	r5, [r4, #100]	; 0x64
 80094e8:	f000 f847 	bl	800957a <__retarget_lock_init_recursive>
 80094ec:	f7ff ff96 	bl	800941c <__sfp_lock_release>
 80094f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80094f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80094f8:	6025      	str	r5, [r4, #0]
 80094fa:	61a5      	str	r5, [r4, #24]
 80094fc:	2208      	movs	r2, #8
 80094fe:	4629      	mov	r1, r5
 8009500:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009504:	f7fd fafc 	bl	8006b00 <memset>
 8009508:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800950c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009510:	4620      	mov	r0, r4
 8009512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009514:	3468      	adds	r4, #104	; 0x68
 8009516:	e7d9      	b.n	80094cc <__sfp+0x1c>
 8009518:	2104      	movs	r1, #4
 800951a:	4638      	mov	r0, r7
 800951c:	f7ff ff62 	bl	80093e4 <__sfmoreglue>
 8009520:	4604      	mov	r4, r0
 8009522:	6030      	str	r0, [r6, #0]
 8009524:	2800      	cmp	r0, #0
 8009526:	d1d5      	bne.n	80094d4 <__sfp+0x24>
 8009528:	f7ff ff78 	bl	800941c <__sfp_lock_release>
 800952c:	230c      	movs	r3, #12
 800952e:	603b      	str	r3, [r7, #0]
 8009530:	e7ee      	b.n	8009510 <__sfp+0x60>
 8009532:	bf00      	nop
 8009534:	08009f14 	.word	0x08009f14
 8009538:	ffff0001 	.word	0xffff0001

0800953c <_fwalk_reent>:
 800953c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009540:	4606      	mov	r6, r0
 8009542:	4688      	mov	r8, r1
 8009544:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009548:	2700      	movs	r7, #0
 800954a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800954e:	f1b9 0901 	subs.w	r9, r9, #1
 8009552:	d505      	bpl.n	8009560 <_fwalk_reent+0x24>
 8009554:	6824      	ldr	r4, [r4, #0]
 8009556:	2c00      	cmp	r4, #0
 8009558:	d1f7      	bne.n	800954a <_fwalk_reent+0xe>
 800955a:	4638      	mov	r0, r7
 800955c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009560:	89ab      	ldrh	r3, [r5, #12]
 8009562:	2b01      	cmp	r3, #1
 8009564:	d907      	bls.n	8009576 <_fwalk_reent+0x3a>
 8009566:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800956a:	3301      	adds	r3, #1
 800956c:	d003      	beq.n	8009576 <_fwalk_reent+0x3a>
 800956e:	4629      	mov	r1, r5
 8009570:	4630      	mov	r0, r6
 8009572:	47c0      	blx	r8
 8009574:	4307      	orrs	r7, r0
 8009576:	3568      	adds	r5, #104	; 0x68
 8009578:	e7e9      	b.n	800954e <_fwalk_reent+0x12>

0800957a <__retarget_lock_init_recursive>:
 800957a:	4770      	bx	lr

0800957c <__retarget_lock_acquire_recursive>:
 800957c:	4770      	bx	lr

0800957e <__retarget_lock_release_recursive>:
 800957e:	4770      	bx	lr

08009580 <__swhatbuf_r>:
 8009580:	b570      	push	{r4, r5, r6, lr}
 8009582:	460e      	mov	r6, r1
 8009584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009588:	2900      	cmp	r1, #0
 800958a:	b096      	sub	sp, #88	; 0x58
 800958c:	4614      	mov	r4, r2
 800958e:	461d      	mov	r5, r3
 8009590:	da07      	bge.n	80095a2 <__swhatbuf_r+0x22>
 8009592:	2300      	movs	r3, #0
 8009594:	602b      	str	r3, [r5, #0]
 8009596:	89b3      	ldrh	r3, [r6, #12]
 8009598:	061a      	lsls	r2, r3, #24
 800959a:	d410      	bmi.n	80095be <__swhatbuf_r+0x3e>
 800959c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095a0:	e00e      	b.n	80095c0 <__swhatbuf_r+0x40>
 80095a2:	466a      	mov	r2, sp
 80095a4:	f000 f902 	bl	80097ac <_fstat_r>
 80095a8:	2800      	cmp	r0, #0
 80095aa:	dbf2      	blt.n	8009592 <__swhatbuf_r+0x12>
 80095ac:	9a01      	ldr	r2, [sp, #4]
 80095ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095b6:	425a      	negs	r2, r3
 80095b8:	415a      	adcs	r2, r3
 80095ba:	602a      	str	r2, [r5, #0]
 80095bc:	e7ee      	b.n	800959c <__swhatbuf_r+0x1c>
 80095be:	2340      	movs	r3, #64	; 0x40
 80095c0:	2000      	movs	r0, #0
 80095c2:	6023      	str	r3, [r4, #0]
 80095c4:	b016      	add	sp, #88	; 0x58
 80095c6:	bd70      	pop	{r4, r5, r6, pc}

080095c8 <__smakebuf_r>:
 80095c8:	898b      	ldrh	r3, [r1, #12]
 80095ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095cc:	079d      	lsls	r5, r3, #30
 80095ce:	4606      	mov	r6, r0
 80095d0:	460c      	mov	r4, r1
 80095d2:	d507      	bpl.n	80095e4 <__smakebuf_r+0x1c>
 80095d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095d8:	6023      	str	r3, [r4, #0]
 80095da:	6123      	str	r3, [r4, #16]
 80095dc:	2301      	movs	r3, #1
 80095de:	6163      	str	r3, [r4, #20]
 80095e0:	b002      	add	sp, #8
 80095e2:	bd70      	pop	{r4, r5, r6, pc}
 80095e4:	ab01      	add	r3, sp, #4
 80095e6:	466a      	mov	r2, sp
 80095e8:	f7ff ffca 	bl	8009580 <__swhatbuf_r>
 80095ec:	9900      	ldr	r1, [sp, #0]
 80095ee:	4605      	mov	r5, r0
 80095f0:	4630      	mov	r0, r6
 80095f2:	f7ff f987 	bl	8008904 <_malloc_r>
 80095f6:	b948      	cbnz	r0, 800960c <__smakebuf_r+0x44>
 80095f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095fc:	059a      	lsls	r2, r3, #22
 80095fe:	d4ef      	bmi.n	80095e0 <__smakebuf_r+0x18>
 8009600:	f023 0303 	bic.w	r3, r3, #3
 8009604:	f043 0302 	orr.w	r3, r3, #2
 8009608:	81a3      	strh	r3, [r4, #12]
 800960a:	e7e3      	b.n	80095d4 <__smakebuf_r+0xc>
 800960c:	4b0d      	ldr	r3, [pc, #52]	; (8009644 <__smakebuf_r+0x7c>)
 800960e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009610:	89a3      	ldrh	r3, [r4, #12]
 8009612:	6020      	str	r0, [r4, #0]
 8009614:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009618:	81a3      	strh	r3, [r4, #12]
 800961a:	9b00      	ldr	r3, [sp, #0]
 800961c:	6163      	str	r3, [r4, #20]
 800961e:	9b01      	ldr	r3, [sp, #4]
 8009620:	6120      	str	r0, [r4, #16]
 8009622:	b15b      	cbz	r3, 800963c <__smakebuf_r+0x74>
 8009624:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009628:	4630      	mov	r0, r6
 800962a:	f000 f8d1 	bl	80097d0 <_isatty_r>
 800962e:	b128      	cbz	r0, 800963c <__smakebuf_r+0x74>
 8009630:	89a3      	ldrh	r3, [r4, #12]
 8009632:	f023 0303 	bic.w	r3, r3, #3
 8009636:	f043 0301 	orr.w	r3, r3, #1
 800963a:	81a3      	strh	r3, [r4, #12]
 800963c:	89a0      	ldrh	r0, [r4, #12]
 800963e:	4305      	orrs	r5, r0
 8009640:	81a5      	strh	r5, [r4, #12]
 8009642:	e7cd      	b.n	80095e0 <__smakebuf_r+0x18>
 8009644:	080093d9 	.word	0x080093d9

08009648 <_malloc_usable_size_r>:
 8009648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800964c:	1f18      	subs	r0, r3, #4
 800964e:	2b00      	cmp	r3, #0
 8009650:	bfbc      	itt	lt
 8009652:	580b      	ldrlt	r3, [r1, r0]
 8009654:	18c0      	addlt	r0, r0, r3
 8009656:	4770      	bx	lr

08009658 <_raise_r>:
 8009658:	291f      	cmp	r1, #31
 800965a:	b538      	push	{r3, r4, r5, lr}
 800965c:	4604      	mov	r4, r0
 800965e:	460d      	mov	r5, r1
 8009660:	d904      	bls.n	800966c <_raise_r+0x14>
 8009662:	2316      	movs	r3, #22
 8009664:	6003      	str	r3, [r0, #0]
 8009666:	f04f 30ff 	mov.w	r0, #4294967295
 800966a:	bd38      	pop	{r3, r4, r5, pc}
 800966c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800966e:	b112      	cbz	r2, 8009676 <_raise_r+0x1e>
 8009670:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009674:	b94b      	cbnz	r3, 800968a <_raise_r+0x32>
 8009676:	4620      	mov	r0, r4
 8009678:	f000 f830 	bl	80096dc <_getpid_r>
 800967c:	462a      	mov	r2, r5
 800967e:	4601      	mov	r1, r0
 8009680:	4620      	mov	r0, r4
 8009682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009686:	f000 b817 	b.w	80096b8 <_kill_r>
 800968a:	2b01      	cmp	r3, #1
 800968c:	d00a      	beq.n	80096a4 <_raise_r+0x4c>
 800968e:	1c59      	adds	r1, r3, #1
 8009690:	d103      	bne.n	800969a <_raise_r+0x42>
 8009692:	2316      	movs	r3, #22
 8009694:	6003      	str	r3, [r0, #0]
 8009696:	2001      	movs	r0, #1
 8009698:	e7e7      	b.n	800966a <_raise_r+0x12>
 800969a:	2400      	movs	r4, #0
 800969c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80096a0:	4628      	mov	r0, r5
 80096a2:	4798      	blx	r3
 80096a4:	2000      	movs	r0, #0
 80096a6:	e7e0      	b.n	800966a <_raise_r+0x12>

080096a8 <raise>:
 80096a8:	4b02      	ldr	r3, [pc, #8]	; (80096b4 <raise+0xc>)
 80096aa:	4601      	mov	r1, r0
 80096ac:	6818      	ldr	r0, [r3, #0]
 80096ae:	f7ff bfd3 	b.w	8009658 <_raise_r>
 80096b2:	bf00      	nop
 80096b4:	2000000c 	.word	0x2000000c

080096b8 <_kill_r>:
 80096b8:	b538      	push	{r3, r4, r5, lr}
 80096ba:	4d07      	ldr	r5, [pc, #28]	; (80096d8 <_kill_r+0x20>)
 80096bc:	2300      	movs	r3, #0
 80096be:	4604      	mov	r4, r0
 80096c0:	4608      	mov	r0, r1
 80096c2:	4611      	mov	r1, r2
 80096c4:	602b      	str	r3, [r5, #0]
 80096c6:	f7f9 f9f1 	bl	8002aac <_kill>
 80096ca:	1c43      	adds	r3, r0, #1
 80096cc:	d102      	bne.n	80096d4 <_kill_r+0x1c>
 80096ce:	682b      	ldr	r3, [r5, #0]
 80096d0:	b103      	cbz	r3, 80096d4 <_kill_r+0x1c>
 80096d2:	6023      	str	r3, [r4, #0]
 80096d4:	bd38      	pop	{r3, r4, r5, pc}
 80096d6:	bf00      	nop
 80096d8:	20000844 	.word	0x20000844

080096dc <_getpid_r>:
 80096dc:	f7f9 b9de 	b.w	8002a9c <_getpid>

080096e0 <__sread>:
 80096e0:	b510      	push	{r4, lr}
 80096e2:	460c      	mov	r4, r1
 80096e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096e8:	f000 f894 	bl	8009814 <_read_r>
 80096ec:	2800      	cmp	r0, #0
 80096ee:	bfab      	itete	ge
 80096f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80096f2:	89a3      	ldrhlt	r3, [r4, #12]
 80096f4:	181b      	addge	r3, r3, r0
 80096f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80096fa:	bfac      	ite	ge
 80096fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80096fe:	81a3      	strhlt	r3, [r4, #12]
 8009700:	bd10      	pop	{r4, pc}

08009702 <__swrite>:
 8009702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009706:	461f      	mov	r7, r3
 8009708:	898b      	ldrh	r3, [r1, #12]
 800970a:	05db      	lsls	r3, r3, #23
 800970c:	4605      	mov	r5, r0
 800970e:	460c      	mov	r4, r1
 8009710:	4616      	mov	r6, r2
 8009712:	d505      	bpl.n	8009720 <__swrite+0x1e>
 8009714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009718:	2302      	movs	r3, #2
 800971a:	2200      	movs	r2, #0
 800971c:	f000 f868 	bl	80097f0 <_lseek_r>
 8009720:	89a3      	ldrh	r3, [r4, #12]
 8009722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009726:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800972a:	81a3      	strh	r3, [r4, #12]
 800972c:	4632      	mov	r2, r6
 800972e:	463b      	mov	r3, r7
 8009730:	4628      	mov	r0, r5
 8009732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009736:	f000 b817 	b.w	8009768 <_write_r>

0800973a <__sseek>:
 800973a:	b510      	push	{r4, lr}
 800973c:	460c      	mov	r4, r1
 800973e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009742:	f000 f855 	bl	80097f0 <_lseek_r>
 8009746:	1c43      	adds	r3, r0, #1
 8009748:	89a3      	ldrh	r3, [r4, #12]
 800974a:	bf15      	itete	ne
 800974c:	6560      	strne	r0, [r4, #84]	; 0x54
 800974e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009752:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009756:	81a3      	strheq	r3, [r4, #12]
 8009758:	bf18      	it	ne
 800975a:	81a3      	strhne	r3, [r4, #12]
 800975c:	bd10      	pop	{r4, pc}

0800975e <__sclose>:
 800975e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009762:	f000 b813 	b.w	800978c <_close_r>
	...

08009768 <_write_r>:
 8009768:	b538      	push	{r3, r4, r5, lr}
 800976a:	4d07      	ldr	r5, [pc, #28]	; (8009788 <_write_r+0x20>)
 800976c:	4604      	mov	r4, r0
 800976e:	4608      	mov	r0, r1
 8009770:	4611      	mov	r1, r2
 8009772:	2200      	movs	r2, #0
 8009774:	602a      	str	r2, [r5, #0]
 8009776:	461a      	mov	r2, r3
 8009778:	f7f9 f9cf 	bl	8002b1a <_write>
 800977c:	1c43      	adds	r3, r0, #1
 800977e:	d102      	bne.n	8009786 <_write_r+0x1e>
 8009780:	682b      	ldr	r3, [r5, #0]
 8009782:	b103      	cbz	r3, 8009786 <_write_r+0x1e>
 8009784:	6023      	str	r3, [r4, #0]
 8009786:	bd38      	pop	{r3, r4, r5, pc}
 8009788:	20000844 	.word	0x20000844

0800978c <_close_r>:
 800978c:	b538      	push	{r3, r4, r5, lr}
 800978e:	4d06      	ldr	r5, [pc, #24]	; (80097a8 <_close_r+0x1c>)
 8009790:	2300      	movs	r3, #0
 8009792:	4604      	mov	r4, r0
 8009794:	4608      	mov	r0, r1
 8009796:	602b      	str	r3, [r5, #0]
 8009798:	f7f9 f9db 	bl	8002b52 <_close>
 800979c:	1c43      	adds	r3, r0, #1
 800979e:	d102      	bne.n	80097a6 <_close_r+0x1a>
 80097a0:	682b      	ldr	r3, [r5, #0]
 80097a2:	b103      	cbz	r3, 80097a6 <_close_r+0x1a>
 80097a4:	6023      	str	r3, [r4, #0]
 80097a6:	bd38      	pop	{r3, r4, r5, pc}
 80097a8:	20000844 	.word	0x20000844

080097ac <_fstat_r>:
 80097ac:	b538      	push	{r3, r4, r5, lr}
 80097ae:	4d07      	ldr	r5, [pc, #28]	; (80097cc <_fstat_r+0x20>)
 80097b0:	2300      	movs	r3, #0
 80097b2:	4604      	mov	r4, r0
 80097b4:	4608      	mov	r0, r1
 80097b6:	4611      	mov	r1, r2
 80097b8:	602b      	str	r3, [r5, #0]
 80097ba:	f7f9 f9d6 	bl	8002b6a <_fstat>
 80097be:	1c43      	adds	r3, r0, #1
 80097c0:	d102      	bne.n	80097c8 <_fstat_r+0x1c>
 80097c2:	682b      	ldr	r3, [r5, #0]
 80097c4:	b103      	cbz	r3, 80097c8 <_fstat_r+0x1c>
 80097c6:	6023      	str	r3, [r4, #0]
 80097c8:	bd38      	pop	{r3, r4, r5, pc}
 80097ca:	bf00      	nop
 80097cc:	20000844 	.word	0x20000844

080097d0 <_isatty_r>:
 80097d0:	b538      	push	{r3, r4, r5, lr}
 80097d2:	4d06      	ldr	r5, [pc, #24]	; (80097ec <_isatty_r+0x1c>)
 80097d4:	2300      	movs	r3, #0
 80097d6:	4604      	mov	r4, r0
 80097d8:	4608      	mov	r0, r1
 80097da:	602b      	str	r3, [r5, #0]
 80097dc:	f7f9 f9d5 	bl	8002b8a <_isatty>
 80097e0:	1c43      	adds	r3, r0, #1
 80097e2:	d102      	bne.n	80097ea <_isatty_r+0x1a>
 80097e4:	682b      	ldr	r3, [r5, #0]
 80097e6:	b103      	cbz	r3, 80097ea <_isatty_r+0x1a>
 80097e8:	6023      	str	r3, [r4, #0]
 80097ea:	bd38      	pop	{r3, r4, r5, pc}
 80097ec:	20000844 	.word	0x20000844

080097f0 <_lseek_r>:
 80097f0:	b538      	push	{r3, r4, r5, lr}
 80097f2:	4d07      	ldr	r5, [pc, #28]	; (8009810 <_lseek_r+0x20>)
 80097f4:	4604      	mov	r4, r0
 80097f6:	4608      	mov	r0, r1
 80097f8:	4611      	mov	r1, r2
 80097fa:	2200      	movs	r2, #0
 80097fc:	602a      	str	r2, [r5, #0]
 80097fe:	461a      	mov	r2, r3
 8009800:	f7f9 f9ce 	bl	8002ba0 <_lseek>
 8009804:	1c43      	adds	r3, r0, #1
 8009806:	d102      	bne.n	800980e <_lseek_r+0x1e>
 8009808:	682b      	ldr	r3, [r5, #0]
 800980a:	b103      	cbz	r3, 800980e <_lseek_r+0x1e>
 800980c:	6023      	str	r3, [r4, #0]
 800980e:	bd38      	pop	{r3, r4, r5, pc}
 8009810:	20000844 	.word	0x20000844

08009814 <_read_r>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	4d07      	ldr	r5, [pc, #28]	; (8009834 <_read_r+0x20>)
 8009818:	4604      	mov	r4, r0
 800981a:	4608      	mov	r0, r1
 800981c:	4611      	mov	r1, r2
 800981e:	2200      	movs	r2, #0
 8009820:	602a      	str	r2, [r5, #0]
 8009822:	461a      	mov	r2, r3
 8009824:	f7f9 f95c 	bl	8002ae0 <_read>
 8009828:	1c43      	adds	r3, r0, #1
 800982a:	d102      	bne.n	8009832 <_read_r+0x1e>
 800982c:	682b      	ldr	r3, [r5, #0]
 800982e:	b103      	cbz	r3, 8009832 <_read_r+0x1e>
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	bd38      	pop	{r3, r4, r5, pc}
 8009834:	20000844 	.word	0x20000844

08009838 <_init>:
 8009838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983a:	bf00      	nop
 800983c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800983e:	bc08      	pop	{r3}
 8009840:	469e      	mov	lr, r3
 8009842:	4770      	bx	lr

08009844 <_fini>:
 8009844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009846:	bf00      	nop
 8009848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800984a:	bc08      	pop	{r3}
 800984c:	469e      	mov	lr, r3
 800984e:	4770      	bx	lr
