# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../experimento_2.srcs/sources_1/new/codificador.vhd" \
"../../../../experimento_2.srcs/sim_1/new/tb_codificador.vhd" \

# Do not sort compile order
nosort
