

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Oct 20 16:40:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      256|      256|  2.560 us|  2.560 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_107_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_107_1  |      242|      242|  2.420 us|  2.420 us|  240|  240|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    151|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   21|    1546|   2375|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    116|    -|
|Register         |        -|    -|     243|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   21|    1789|   2642|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_107_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_107_1  |        0|  10|  1204|  1789|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U20                   |dmul_64ns_64ns_64_7_max_dsp_1             |        0|  11|   342|   586|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U18                     |fcmp_32ns_32ns_1_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U19                     |fcmp_32ns_32ns_1_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U17                        |fpext_32ns_64_2_no_dsp_1                  |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U16                      |fptrunc_64ns_32_2_no_dsp_1                |        0|   0|     0|     0|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                          |        0|  21|  1546|  2375|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln100_fu_181_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln94_fu_167_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln94_1_fu_155_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln94_fu_149_p2     |      icmp|   0|  0|  15|           8|           2|
    |or_ln94_fu_161_p2       |        or|   0|  0|   2|           1|           1|
    |ans_theta_fu_172_p3     |    select|   0|  0|  32|           1|          30|
    |select_ln101_fu_258_p3  |    select|   0|  0|  32|           1|          32|
    |tmp_fu_216_p3           |    select|   0|  0|  32|           1|          32|
    |xor_ln100_fu_194_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln101_fu_236_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 151|          39|         104|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |grp_fu_115_ce      |   9|          2|    1|          2|
    |grp_fu_115_opcode  |  14|          3|    5|         15|
    |grp_fu_115_p0      |  14|          3|   32|         96|
    |grp_fu_115_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 116|         27|   71|        225|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ans_theta_reg_314                                                |   1|   0|   32|         31|
    |ap_CS_fsm                                                        |  15|   0|   15|          0|
    |conv_reg_332                                                     |  64|   0|   64|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_107_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |mul1_reg_337                                                     |  64|   0|   64|          0|
    |select_ln101_reg_324                                             |  32|   0|   32|          0|
    |tmp_2_reg_304                                                    |   1|   0|    1|          0|
    |tmp_4_reg_309                                                    |   1|   0|    1|          0|
    |tmp_reg_319                                                      |  32|   0|   32|          0|
    |y_read_reg_284                                                   |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 243|   0|  274|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

