/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 2000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("MIPS_vlg_vec_tst|clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|instrucao[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|MemOut[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|PC_4[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg1Out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|reg2Out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|resultadoULA[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~72_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~91")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~94")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~93_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~96_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~88_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~89_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~90_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~91_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~92_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~98_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~112_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~113_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~118_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~79_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~82_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~85_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~87_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~93_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~94_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~95_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~98_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~70_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~101_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~127_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~106_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~135_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~136_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~139_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~115_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~116_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~142_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~143_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~120_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~122_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~101_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~124_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~148_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~109_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~114_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~115_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~116_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~117_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~121_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~122_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~136_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~145_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~147_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~151_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~152_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~153_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~154_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~155_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~156_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~157_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~158_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~159_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~160_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~161_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~162_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~154_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~92_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~95_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[0]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|Branch_MEM~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[1]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux9~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|EscreveMem_MEM~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|EscreveReg_WB~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Branch_MEM~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|EscreveMem_MEM~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|EscreveReg_WB~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux9~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|EscreveReg_WB~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~164_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~172_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~173_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~116_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~133_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~176_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~117_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~178_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~179_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~166_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~118_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~181_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~119_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~184_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~120_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~185_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~121_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~122_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~123_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~124_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~125_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~126_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~127_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~128_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~145_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~172_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~129_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~130_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~131_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~132_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~133_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~134_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~135_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~178_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~180_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~136_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~137_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~138_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~139_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~183_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~184_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~185_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~140_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~142_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~186_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~187_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~143_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~145_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~146_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~188_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~147_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~148_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|clk~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|~GND~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[2]~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[3]~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[4]~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[5]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[5]~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[6]~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[7]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[7]~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[8]~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[9]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[9]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[9]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux4~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[8]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OrigAluA_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[21]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OrigAluB_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Equal1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux11~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux31~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux30~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux26~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux22~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[9]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~91_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~171_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux20~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[11]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux21~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[10]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux24~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[7]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~2_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~22")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux29~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~82_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux19~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[12]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[31]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[30]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~113_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[24]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~114_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux8~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[23]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux9~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[22]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~111_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[29]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~99_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~100_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~112_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux28~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[26]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[25]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~107_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[28]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~72_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux10~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[21]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[22]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[24]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[25]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[27]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[27]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[28]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux23~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[8]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[8]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[8]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[7]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[7]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[6]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux25~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[6]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[6]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[6]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[5]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[5]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux27~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[4]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[4]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[3]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[3]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[3]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Equal1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Jump~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux8~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|BranchNot_MEM~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchNot_MEM~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~123_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux18~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[13]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux11~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[20]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~182_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux15~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[16]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~88_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux17~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[14]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[17]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux16~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[15]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[18]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~126_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[19]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~28")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~34")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~40")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~46")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~49")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~52")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~55")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~58")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~61")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~64")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~67")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~70")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~73")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~76")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~79")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~81_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~83_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~82")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~144_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~89_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~85")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~88")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~90_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~144_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUzero_out~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[3]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[2]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[2]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[1]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[2]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[6]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[8]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[10]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[10]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[10]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[9]~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[10]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]~47")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[11]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[11]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[10]~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[11]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[12]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]~49")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[12]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[12]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[11]~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[12]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]~51")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[13]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[13]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[12]~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[13]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[14]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]~53")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[14]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[14]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[13]~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[14]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]~55")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[15]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[15]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[14]~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[15]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[16]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]~57")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[16]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[16]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[15]~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[16]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]~59")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[17]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[17]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[16]~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[17]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[18]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]~61")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[18]~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[18]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[17]~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[18]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]~63")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]~64_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[19]~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[19]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[18]~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[19]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[20]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]~65")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[20]~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[20]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[19]~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[20]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]~67")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[21]~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[21]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[20]~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[21]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]~69")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]~70_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[22]~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[22]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[21]~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[22]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]~71")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]~72_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[23]~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[23]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[22]~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[23]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]~73")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[24]~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[24]~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[23]~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[24]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]~75")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]~76_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[25]~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[25]~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[24]~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[25]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[26]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]~77")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[26]~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[26]~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[25]~47")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[26]~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]~79")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[27]~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[27]~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[26]~49")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[27]~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]~81")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]~82_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[28]~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[28]~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[27]~51")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[28]~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[29]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]~83")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[29]~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[29]~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[28]~53")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[29]~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[30]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]~85")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[30]~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[30]~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[29]~55")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[30]~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[31]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]~87")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[31]~88_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[31]~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[31]~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[30]~57")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[31]~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~162_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~1_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~3_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~5_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~7_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~9_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~11_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~13_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~15_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~17_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~19_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~21_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~23_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~25_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~27_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~29_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~31_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~33_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~35_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~37_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~39_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~41_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~43_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~45_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~47_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~49_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~51_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~53_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~55_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~57_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~59_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~61_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~119_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~120_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~121_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~123_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~132_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~150_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~151_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~152_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~153_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~131_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~118_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~119_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~133_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~140_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~142_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~141_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~87_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[7]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[9]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[11]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[13]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[15]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[17]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[19]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[23]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|RegDst_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|RegDst_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|MemparaReg_WB[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|MemparaReg_WB[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|MemparaReg_WB[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|MemparaReg_WB[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("MIPS_vlg_vec_tst|clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 330.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1210.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 890.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 890.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1969.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|instrucao[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 330.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|MemOut[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1180.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|PC_4[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg1Out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|reg2Out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 540.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|resultadoULA[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~72_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~91")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~94")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~93_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~96_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~88_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~89_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~90_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~91_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~92_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~98_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~112_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~113_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~118_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~79_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~82_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~85_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~87_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~93_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~94_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~95_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~98_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~70_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~101_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~127_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~106_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~135_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~136_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~139_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~115_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~116_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~142_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~143_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~120_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~122_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~101_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~124_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~148_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~109_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~114_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~115_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~116_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~117_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~121_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~122_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~136_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~145_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~147_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~151_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~152_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~153_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~154_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~155_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~156_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~157_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~158_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~159_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~160_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~161_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~162_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~154_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~92_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~95_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 420.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1240.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 340.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1240.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[0]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|Branch_MEM~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[1]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux9~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|EscreveMem_MEM~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|EscreveReg_WB~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1260.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Branch_MEM~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|EscreveMem_MEM~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|EscreveReg_WB~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux9~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|EscreveReg_WB~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~164_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~172_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~173_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~116_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~133_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~176_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~117_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~178_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~179_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~166_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~118_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~181_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~119_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~184_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~120_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~185_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~121_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~122_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~123_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~124_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~125_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~126_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~127_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~128_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~145_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~172_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~129_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~130_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~131_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~132_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~133_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~134_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~135_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~178_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~180_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~136_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~137_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~138_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~139_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~183_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~184_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~185_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~140_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~142_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~186_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~187_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~143_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~145_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~146_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~188_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~147_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~148_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|clk~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|~GND~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[2]~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[3]~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[4]~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[5]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[5]~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[6]~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[7]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[7]~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1180.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 800.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[8]~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[9]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 920.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[9]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[9]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux4~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1240.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[8]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OrigAluA_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[21]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1079.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OrigAluB_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Equal1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux11~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux31~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 540.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux30~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux26~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 960.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux22~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[9]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~91_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~171_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux20~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[11]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux21~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[10]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1319.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1240.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux24~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[7]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~2_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~22")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux29~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 960.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~82_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux19~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[12]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[31]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[30]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~113_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[24]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~114_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux8~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[23]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux9~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[22]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~111_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[29]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~99_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~100_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~112_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux28~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1900.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1319.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[26]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[25]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~107_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[28]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~72_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux10~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[21]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[22]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[24]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[25]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[27]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[27]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[28]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux23~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[8]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[8]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[8]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1180.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[7]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[7]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[6]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux25~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[6]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 340.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[6]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[6]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[5]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[5]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux27~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 960.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[4]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[4]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[3]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[3]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[3]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Equal1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Jump~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux8~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|BranchNot_MEM~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchNot_MEM~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~123_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux18~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[13]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux11~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[20]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~182_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux15~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[16]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~88_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux17~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[14]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[17]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux16~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[15]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[18]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~126_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 620.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 920.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[19]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~28")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~34")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~40")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~46")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~49")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~52")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~55")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~58")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~61")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~64")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~67")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~70")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~73")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~76")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~79")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~81_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~83_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~82")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~144_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~89_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~85")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~88")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~90_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~144_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUzero_out~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[3]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[2]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[2]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[1]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[2]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[6]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[8]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1180.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[10]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[10]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[10]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[9]~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[10]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]~47")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[11]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[11]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[10]~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[11]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[12]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]~49")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[12]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[12]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[11]~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[12]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]~51")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[13]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[13]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[12]~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[13]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[14]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]~53")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[14]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[14]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[13]~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[14]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]~55")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[15]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[15]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[14]~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[15]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[16]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]~57")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[16]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[16]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[15]~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[16]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]~59")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[17]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[17]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[16]~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[17]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[18]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]~61")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[18]~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[18]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[17]~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[18]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]~63")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]~64_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[19]~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[19]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[18]~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[19]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[20]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]~65")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[20]~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[20]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[19]~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[20]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]~67")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[21]~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[21]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[20]~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[21]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]~69")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]~70_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[22]~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[22]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[21]~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[22]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]~71")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]~72_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[23]~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[23]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[22]~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[23]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]~73")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[24]~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[24]~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[23]~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[24]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]~75")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]~76_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[25]~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[25]~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[24]~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[25]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[26]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]~77")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[26]~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[26]~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[25]~47")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[26]~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]~79")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[27]~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[27]~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[26]~49")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[27]~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]~81")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]~82_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[28]~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[28]~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[27]~51")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[28]~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[29]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]~83")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[29]~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[29]~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[28]~53")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[29]~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[30]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]~85")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[30]~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[30]~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[29]~55")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[30]~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[31]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]~87")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[31]~88_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[31]~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[31]~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[30]~57")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[31]~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~162_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~1_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~3_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~5_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~7_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~9_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~11_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~13_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~15_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~17_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~19_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~21_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~23_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~25_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~27_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~29_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~31_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~33_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~35_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~37_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~39_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~41_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~43_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~45_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~47_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~49_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~51_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~53_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~55_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~57_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~59_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~61_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~119_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~120_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~121_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~123_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~132_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~150_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~151_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 540.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~152_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~153_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~131_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~118_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~119_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~133_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~140_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~142_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~141_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~87_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[7]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[9]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[11]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[13]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[15]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[17]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[19]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[23]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.0;
		LEVEL 1 FOR 780.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 340.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|RegDst_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|RegDst_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 220.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1200.0;
		LEVEL 1 FOR 800.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1200.0;
		LEVEL 1 FOR 800.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1240.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1240.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 980.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1880.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 980.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 980.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 680.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 330.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1210.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 890.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 890.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1969.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 330.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 340.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1320.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1960.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 340.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1080.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 740.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 920.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1940.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1060.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 940.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 960.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 960.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1260.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 960.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1260.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 940.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1040.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 940.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 940.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 940.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 940.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|MemparaReg_WB[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|MemparaReg_WB[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1260.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 720.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 680.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|MemparaReg_WB[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|EX_MEM_inst1|MemparaReg_WB[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 660.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 1280.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 330.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1969.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 890.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 890.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1210.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 330.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 769.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1329.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1089.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1319.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1319.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 540.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 1079.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.001;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 759.999;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|instrucao[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|MemOut[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|PC_4[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg1Out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|reg2Out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|resultadoULA[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~72_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~91";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~94";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~93_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~96_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~88_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~89_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~90_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~91_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~92_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~98_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~112_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~113_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~118_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~79_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~82_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~85_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~87_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~93_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~94_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~95_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~98_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~70_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~101_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~127_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~106_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~135_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~136_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~139_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~115_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~116_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~142_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~143_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~120_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~122_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~101_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~124_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~148_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~109_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~114_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~115_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~116_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~117_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~121_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~122_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~136_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~145_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~147_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~151_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~152_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~153_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~154_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~155_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~156_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~157_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~158_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~159_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~160_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~161_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~162_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~154_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~92_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~95_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[0]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|Branch_MEM~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[1]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux9~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|EscreveMem_MEM~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|EscreveReg_WB~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Branch_MEM~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|EscreveMem_MEM~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|EscreveReg_WB~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux9~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|EscreveReg_WB~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux10~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~164_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~172_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~173_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~116_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~133_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~176_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~117_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~178_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~179_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~166_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~118_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~181_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~119_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~184_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~120_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~185_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~121_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~122_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~123_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~124_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~125_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~126_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~127_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~128_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~145_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~172_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~129_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~130_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~131_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~132_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~133_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~134_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~135_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~178_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~180_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~136_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~137_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~138_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~139_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~183_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~184_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~185_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~140_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~142_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~186_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~187_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~143_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~145_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~146_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~188_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~147_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~148_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|clk~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|~GND~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[2]~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[3]~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[4]~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[5]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[5]~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[6]~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[7]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[7]~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[8]~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[9]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[9]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[9]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux4~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[8]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux5~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|OrigAluA_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[21]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|OrigAluB_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Equal1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux11~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux31~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux30~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux26~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux22~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[9]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~91_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~171_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux20~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[11]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux21~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[10]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|Equal0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux24~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[7]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~2_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~22";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux24~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux29~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~82_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux19~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[12]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux25~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[31]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[30]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~113_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[24]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~114_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux8~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[23]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux9~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[22]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~111_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 777;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 778;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 779;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[29]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 780;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~99_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 781;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~100_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 782;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 783;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~112_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 784;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 785;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 786;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 787;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 788;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 789;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 790;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux27~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 791;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux28~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 792;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 793;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 794;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 795;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 796;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 797;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 798;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 799;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[26]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 800;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 801;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 802;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 803;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[25]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 804;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 805;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 806;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~107_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 807;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 808;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 809;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[28]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 810;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 811;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 812;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 813;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~72_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 814;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 815;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 816;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 817;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 818;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 819;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 820;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 821;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 822;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 823;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 824;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 825;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux10~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 826;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 827;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[21]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 828;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 829;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[22]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 830;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 831;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 832;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[24]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 833;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 834;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[25]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 835;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 836;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 837;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[27]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 838;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 839;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 840;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[27]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 841;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 842;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[28]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 843;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 844;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 845;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 846;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 847;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 848;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 849;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 850;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 851;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 852;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux29~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 853;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux23~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 854;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 855;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[8]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 856;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 857;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[8]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 858;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[8]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 859;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 860;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[7]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 861;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[7]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 862;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 863;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 864;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[6]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 865;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux25~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 866;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 867;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[6]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 868;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 869;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[6]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 870;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[6]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 871;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 872;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[5]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 873;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[5]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 874;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 875;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 876;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 877;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux27~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 878;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 879;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 880;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 881;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[4]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 882;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[4]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 883;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 884;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[3]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 885;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 886;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[3]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 887;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[3]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 888;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Equal1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 889;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Jump~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 890;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux8~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 891;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|BranchNot_MEM~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 892;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchNot_MEM~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 893;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 894;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~123_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 895;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 896;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 897;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 898;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 899;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux18~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 900;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 901;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[13]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 902;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 903;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 904;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 905;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 906;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 907;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux18~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 908;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux11~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 909;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 910;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[20]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 911;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 912;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 913;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~182_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 914;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux15~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 915;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 916;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[16]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 917;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~88_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 918;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 919;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 920;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 921;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 922;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 923;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 924;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux17~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 925;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 926;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[14]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 927;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 928;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 929;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 930;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 931;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 932;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux17~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 933;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 934;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 935;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 936;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 937;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 938;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 939;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 940;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 941;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 942;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 943;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[17]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 944;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 945;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 946;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 947;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 948;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 949;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 950;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 951;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 952;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 953;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 954;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 955;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux0~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 956;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 957;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 958;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 959;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 960;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 961;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux16~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 962;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 963;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[15]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 964;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 965;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 966;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 967;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux28~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 968;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 969;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 970;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 971;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 972;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 973;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 974;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 975;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 976;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 977;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 978;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 979;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux14~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 980;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 981;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 982;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[18]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 983;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 984;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 985;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 986;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~126_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 987;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 988;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 989;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 990;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 991;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 992;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 993;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 994;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 995;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 996;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux13~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 997;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 998;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 999;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux26~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1000;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1001;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1002;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1003;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1004;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1005;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1006;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1007;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1008;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1009;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|WRITEBACK_inst1|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1010;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1011;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r2[19]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1012;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1013;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1014;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1015;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1016;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1017;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1018;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1019;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1020;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1021;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1022;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1023;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1024;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1025;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~28";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1026;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1027;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~34";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1028;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1029;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~40";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1030;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1031;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~46";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1032;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~49";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1033;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~52";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1034;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~55";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1035;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~58";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1036;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~61";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1037;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~64";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1038;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~67";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1039;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~70";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1040;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~73";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1041;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~76";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1042;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1043;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1044;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1045;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1046;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1047;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1048;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1049;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1050;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1051;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1052;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1053;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1054;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1055;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1056;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1057;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1058;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1059;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1060;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~79";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1061;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~81_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1062;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1063;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1064;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1065;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1066;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1067;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1068;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1069;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1070;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1071;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~83_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1072;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~82";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1073;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1074;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1075;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1076;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1077;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1078;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1079;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~144_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1080;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1081;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1082;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1083;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1084;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~89_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1085;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1086;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~85";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1087;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~88";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1088;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~90_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1089;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1090;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1091;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux2~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1092;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1093;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1094;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1095;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1096;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1097;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1098;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1099;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux1~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~144_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux8~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Equal0~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUzero_out~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[3]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[2]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[2]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Controle_inst1|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[1]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[2]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[6]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[8]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[10]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[10]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[10]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[9]~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[10]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]~47";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[11]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[11]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[10]~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[11]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[12]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]~49";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[12]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[12]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[11]~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[12]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]~51";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[13]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[13]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[12]~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[13]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[14]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]~53";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[14]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[14]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[13]~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[14]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]~55";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[15]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[15]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[14]~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[15]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[16]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]~57";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[16]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[16]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[15]~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[16]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]~59";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[17]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[17]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[16]~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[17]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[18]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]~61";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[18]~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[18]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[17]~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[18]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]~63";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]~64_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[19]~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[19]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[18]~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[19]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[20]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]~65";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[20]~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[20]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[19]~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[20]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]~67";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[21]~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[21]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[20]~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[21]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]~69";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]~70_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[22]~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[22]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[21]~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[22]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]~71";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]~72_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[23]~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[23]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[22]~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[23]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]~73";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[24]~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[24]~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[23]~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[24]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]~75";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]~76_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[25]~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[25]~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[24]~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[25]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[26]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]~77";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[26]~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[26]~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[25]~47";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[26]~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]~79";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[27]~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[27]~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[26]~49";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[27]~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]~81";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]~82_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[28]~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[28]~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[27]~51";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[28]~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[29]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]~83";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[29]~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[29]~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[28]~53";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[29]~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[30]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]~85";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[30]~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[30]~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[29]~55";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[30]~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[31]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]~87";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[31]~88_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[31]~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|wire_Mux_to_PC[31]~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[30]~57";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_4[31]~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux23~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~162_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~1_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~3_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~5_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~7_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~9_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~11_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~13_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~15_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~17_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~19_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~21_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~23_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~25_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~27_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~29_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~31_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~33_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~35_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~37_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~39_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~41_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~43_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~45_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~47_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~49_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~51_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~53_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~55_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~57_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~59_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~61_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|LessThan8~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux31~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~119_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~120_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~121_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~123_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux30~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux22~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux21~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux20~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~132_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux19~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~150_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~151_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~152_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux16~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight0~153_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux15~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~131_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux12~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~118_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~119_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~133_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux11~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux10~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~140_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftLeft0~142_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux9~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux7~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux6~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux5~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux4~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|aux_OUT~141_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Add2~87_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ULA_inst1|Mux3~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[7]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[9]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[11]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[13]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[15]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[17]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[19]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|r1[23]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|PC_4_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|RegDst_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|RegDst_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rd_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|OpALU_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|PC_inst1|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg1_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|rt_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|MemparaReg_WB[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|PC_4_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|reg2_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1777;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1778;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1779;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1780;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1781;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1782;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1783;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1784;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1785;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1786;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1787;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1788;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1789;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1790;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1791;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1792;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1793;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1794;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1795;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1796;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1797;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1798;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1799;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1800;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1801;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1802;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1803;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1804;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1805;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1806;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1807;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1808;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1809;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1810;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1811;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1812;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1813;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1814;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1815;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1816;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1817;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1818;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1819;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1820;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1821;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1822;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1823;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1824;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1825;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1826;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1827;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1828;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1829;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1830;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1831;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1832;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1833;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1834;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1835;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1836;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|IF_ID_inst1|Instrucao_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1837;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1838;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1839;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1840;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1841;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1842;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1843;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1844;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1845;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1846;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1847;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1848;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1849;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1850;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1851;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1852;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1853;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1854;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1855;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1856;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1857;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1858;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1859;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1860;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1861;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1862;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1863;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1864;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1865;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1866;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1867;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1868;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|ID_EX_inst1|Immediate_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1869;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1870;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1871;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1872;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1873;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1874;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1875;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1876;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1877;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1878;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1879;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1880;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1881;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1882;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1883;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1884;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1885;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1886;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1887;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1888;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1889;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1890;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1891;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1892;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1893;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1894;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1895;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1896;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1897;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1898;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1899;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1900;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1901;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1902;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1903;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1904;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1905;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1906;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1907;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1908;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1909;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1910;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1911;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1912;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1913;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1914;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1915;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1916;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1917;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1918;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1919;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1920;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1921;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1922;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1923;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1924;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1925;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1926;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1927;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1928;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1929;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1930;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1931;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1932;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|BranchAddr_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1933;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1934;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1935;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1936;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1937;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1938;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1939;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1940;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1941;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1942;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1943;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1944;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1945;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1946;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1947;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1948;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1949;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1950;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1951;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1952;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1953;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1954;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1955;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1956;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1957;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1958;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1959;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1960;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1961;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1962;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1963;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1964;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|ALUresult_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1965;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1966;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1967;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1968;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1969;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdOut_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1970;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1971;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1972;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1973;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1974;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1975;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1976;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1977;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1978;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1979;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1980;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1981;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1982;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1983;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1984;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1985;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1986;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1987;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1988;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1989;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1990;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1991;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1992;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1993;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1994;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1995;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1996;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1997;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1998;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1999;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2000;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2001;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|reg2_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2002;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2003;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2004;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2005;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2006;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2007;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2008;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2009;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2010;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2011;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2012;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2013;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2014;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2015;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2016;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2017;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2018;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2019;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2020;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2021;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2022;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2023;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2024;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2025;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2026;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2027;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2028;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2029;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2030;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2031;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2032;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2033;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|ALUresultado_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2034;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|MemparaReg_WB[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2035;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|MemparaReg_WB[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2036;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2037;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2038;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2039;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2040;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|rdOut_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2041;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2042;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2043;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2044;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2045;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2046;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2047;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2048;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2049;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2050;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2051;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2052;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2053;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2054;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2055;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2056;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2057;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2058;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2059;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2060;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2061;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2062;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2063;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2064;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2065;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2066;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2067;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2068;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2069;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2070;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2071;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2072;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2073;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2074;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2075;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2076;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEM_WB_inst1|rdata_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2077;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|MemparaReg_WB[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2078;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|EX_MEM_inst1|MemparaReg_WB[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2079;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2080;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2081;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2082;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2083;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2084;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2085;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2086;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2087;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2088;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2089;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2090;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2091;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2092;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2093;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2094;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2095;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2096;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2097;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2098;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2099;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS_vlg_vec_tst|i1|DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2207;
	TREE_LEVEL = 0;
}
;
