// Seed: 2251695092
module module_0 (
    input uwire id_0,
    input tri id_1
    , id_4,
    output supply1 id_2
);
  id_5(
      .id_0(id_2),
      .id_1(id_2 * 1),
      .id_2(1'h0),
      .id_3(1'h0),
      .id_4(id_0),
      .id_5(1),
      .id_6(1'b0),
      .id_7(id_4 == id_1),
      .id_8(id_4),
      .id_9(id_0),
      .id_10(1),
      .id_11(id_2 | 1'b0),
      .id_12(id_4)
  );
  assign id_4 = id_1;
endmodule
module module_1 (
    input  wire id_0,
    input  tri  id_1,
    input  wand id_2,
    output tri0 id_3
);
  wire id_5;
  wand id_6;
  integer id_7;
  module_0(
      id_0, id_1, id_3
  );
  reg id_8;
  reg id_9;
  assign id_3 = 1;
  reg id_10 = id_9, id_11;
  always @(posedge 1 or posedge id_6) begin
    id_10 <= 1 == id_1;
    #1 id_7 = 'b0;
    $display(id_8);
    #1;
    id_8 <= 1;
    begin
      $display(id_1 == 1, 1);
      disable id_12;
    end
  end
endmodule
