# ğŸ§  VSD - Static Timing Analysis (STA) â€“ I

Static Timing Analysis (STA) is a key process in VLSI design used to verify whether a circuit meets timing requirements **without simulation**.  
This course explains STA from the **path-level** to **transistor-level**, covering setup/hold checks, variations, and pessimism removal.

---

## âš™ï¸ 1. Fundamentals of Timing Analysis

### ğŸ”¹ Timing Path & Arrival Path
- A **timing path** connects a startpoint (launch flop/input) to an endpoint (capture flop/output).
- It consists of:
  - **Launch Clock Path** â†’ when clock triggers source flop.
  - **Data Path** â†’ combinational logic between flops.
  - **Capture Clock Path** â†’ when clock reaches destination flop.
- **Arrival Path / AAT** = time when data actually arrives at endpoint.

### ğŸ”¹ Required Time & Slack
- **Required Arrival Time (RAT):** when data *must* arrive to meet setup/hold.
- **Slack = RAT - AAT**
  - Positive â†’ timing met  
  - Zero â†’ critical path  
  - Negative â†’ violation

### ğŸ”¹ Setup and Hold Checks
- **Setup time:** data must be stable *before* clock edge.
- **Hold time:** data must stay stable *after* clock edge.
- Violations:
  - Late data â†’ setup violation  
  - Early data â†’ hold violation

### ğŸ”¹ Data Check & Latch Timing
- **Data checks:** for asynchronous or non-flop paths.
- **Latch timing:** latches are level-sensitive â†’ allow **time borrowing**.

### ğŸ”¹ Slew, Load & Clock Checks
- **Slew:** rate of signal transition; slow slews increase delay.
- **Load:** output capacitance a gate drives.
- **Clock checks:** skew, jitter, uncertainty, duty cycle â†’ affect timing margin.

---

## ğŸ§® 2. Timing Graph & Path Computations

### ğŸ”¹ Logic â†’ Timing Graph
- Circuit modeled as a **graph**:
  - **Nodes:** pins/nets  
  - **Edges:** delays

### ğŸ”¹ Actual Arrival Time (AAT)
- Time data **actually reaches** a node.
- `AAT = Clock Launch + Clkâ†’Q + Data Path Delay`

### ğŸ”¹ Required Arrival Time (RAT)
- Latest (for setup) or earliest (for hold) time data **can arrive**.

### ğŸ”¹ Slack and GBAâ€“PBA
- **Slack = RAT - AAT**
- **GBA (Graph-Based Analysis):** fast, conservative (pessimistic)
- **PBA (Path-Based Analysis):** slower, detailed, less pessimistic

### ğŸ”¹ Pins to Nodes Conversion
- Each pin becomes a node for fine-grained AAT/RAT/Slack calculation.
- STA tools traverse graph topologically to find **critical paths**.

---

## ğŸ”¬ 3. Transistor-Level & Library Characterization

### ğŸ”¹ Flip-Flop Circuit Basics
- Flip-flops are built from CMOS inverters & transmission gates.
- Timing parameters extracted from transistor-level behavior:
  - Setup, Hold, and Clock-to-Q delay.

### ğŸ”¹ Positive & Negative Latch Operation
- **Positive latch:** transparent when clock = 1.  
- **Negative latch:** transparent when clock = 0.  
- Used for **time borrowing** in latch-based designs.

### ğŸ”¹ Setup Time Characterization
- Measured as **minimum stable time** before clock edge for correct data capture.
- Extracted and stored in `.lib` timing library.

### ğŸ”¹ Clock-to-Q (Clkâ†’Q) Delay
- Time between clock edge and output change.
- Affects data launch timing and AAT.

### ğŸ”¹ Eye Diagram & Jitter
- **Eye diagram:** visual clock quality test.
- **Jitter:** deviation of clock edges from ideal timing.
- STA adds **clock uncertainty = jitter + skew** to setup time checks.

---

## â±ï¸ 4. Setup & Hold Analysis Representation

### ğŸ”¹ Setup Analysis
- Focuses on **maximum delay paths**.
- Determines **maximum frequency** of the design.

### ğŸ”¹ Hold Analysis
- Focuses on **minimum delay paths**.
- Ensures data stability immediately after clock edge.

### ğŸ”¹ Graphical & Textual Reports
- Graphs show timing path relationships.
- Reports show:
```txt
Startpoint: FF1/Q
Endpoint: FF2/D
Data Arrival Time = ...
Required Time = ...
Slack = ...
```
- Tools: **PrimeTime**, **Tempus**, **OpenTimer**, etc.

---

## ğŸŒ¡ï¸ 5. Sources of Variation

### ğŸ”¹ Etching Variation
- Variations in metal width/spacing alter resistance (R) and capacitance (C).
- Changes signal propagation delay.

### ğŸ”¹ Oxide Thickness Variation
- Affects transistor **threshold voltage** & **drive strength**.
- Leads to delay mismatch across devices.

### ğŸ”¹ Relationship: Resistance, Drain Current, Delay
- Delay âˆ R Ã— C  
- Resistance âˆ 1/Id  
- Higher drain current â†’ lower delay.  
- Used for PVT (Process, Voltage, Temperature) corner modeling.

---

## ğŸ“ˆ 6. OCV & Pessimism Removal

### ğŸ”¹ On-Chip Variation (OCV)
- Local process variations cause launch & capture paths to behave differently.
- STA uses **derating factors** to model slow/fast corners.

### ğŸ”¹ Setup Timing with OCV
- Analyzes **worst-case slow data + fast clock** to ensure setup margin.

### ğŸ”¹ Hold Timing with OCV
- Analyzes **fast data + slow clock** to prevent hold violations.

### ğŸ”¹ Common Path Pessimism Removal (CPPR)
- Removes overly pessimistic assumptions when launch & capture share same clock segments.
- Makes slack results **more accurate and realistic**.

---

## ğŸ Conclusion

The course builds a strong foundation in **Static Timing Analysis** by connecting:
- **Path-level timing (AAT, RAT, Slack)**  
- **Circuit-level behavior (flops, latches, jitter)**  
- **Variation-aware checks (OCV, CPPR)**  

By mastering these, an engineer can:
- Predict and fix timing violations early,  
- Optimize setup/hold margins,  
- Ensure reliable silicon performance **before tape-out**.

---
