
AVRASM ver. 2.1.30  D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm Fri Mar 03 15:55:12 2017

D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1086): warning: Register r5 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1087): warning: Register r6 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1088): warning: Register r7 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1089): warning: Register r8 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1090): warning: Register r9 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1091): warning: Register r10 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1092): warning: Register r11 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1093): warning: Register r12 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1094): warning: Register r13 already defined by the .DEF directive
D:\Eri\OnProgress\ciptascope\20160512m8a\ciptascope freqcounter v2\HWtracer\ciptascope freqcounter v1.2 - test\Debug\List\ciptascope.asm(1095): warning: Register r4 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8A
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8A
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _updatefreq=R5
                 	.DEF _counter=R6
                 	.DEF _counter_msb=R7
                 	.DEF _counter2=R8
                 	.DEF _counter2_msb=R9
                 	.DEF _frq=R10
                 	.DEF _frq_msb=R11
                 	.DEF _tVoltage=R12
                 	.DEF _tVoltage_msb=R13
                 	.DEF _cTIMERST=R4
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c020      	RJMP __RESET
000001 c059      	RJMP _ext_int0_isr
000002 c070      	RJMP _ext_int1_isr
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 c106      	RJMP _timer1_ovf_isr
000009 c0ae      	RJMP _timer0_ovf_isr
00000a c069      	RJMP _spi_isr
00000b c07c      	RJMP _usart_rx_isr
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G100:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00001c 0000      	.DW  0x0000
                 
                 
                 __GLOBAL_INI_TBL:
00001d 0001      	.DW  0x01
00001e 0002      	.DW  0x02
00001f 0038      	.DW  __REG_BIT_VARS*2
                 
                 _0xFFFFFFFF:
000020 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000021 94f8      	CLI
000022 27ee      	CLR  R30
000023 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000024 e0f1      	LDI  R31,1
000025 bffb      	OUT  GICR,R31
000026 bfeb      	OUT  GICR,R30
000027 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000028 e08d      	LDI  R24,(14-2)+1
000029 e0a2      	LDI  R26,2
00002a 27bb      	CLR  R27
                 __CLEAR_REG:
00002b 93ed      	ST   X+,R30
00002c 958a      	DEC  R24
00002d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00002f e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000030 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000031 93ed      	ST   X+,R30
000032 9701      	SBIW R24,1
000033 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000034 e3ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000035 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000036 9185      	LPM  R24,Z+
000037 9195      	LPM  R25,Z+
000038 9700      	SBIW R24,0
000039 f061      	BREQ __GLOBAL_INI_END
00003a 91a5      	LPM  R26,Z+
00003b 91b5      	LPM  R27,Z+
00003c 9005      	LPM  R0,Z+
00003d 9015      	LPM  R1,Z+
00003e 01bf      	MOVW R22,R30
00003f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000040 9005      	LPM  R0,Z+
000041 920d      	ST   X+,R0
000042 9701      	SBIW R24,1
000043 f7e1      	BRNE __GLOBAL_INI_LOOP
000044 01fb      	MOVW R30,R22
000045 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000046 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000047 bfed      	OUT  SPL,R30
000048 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000049 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00004a e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00004b e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00004c c0c3      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : ciptascope
                 ;Version : 1.1
                 ;Date    : 05/12/2016
                 ;Author  : siniarsa dewanata, eri anshori nurhadi
                 ;Company : pt.cipta srigati lestari
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define iRSTOUT     PIND.2
                 ;#define iDATAOUT    PIND.3
                 ;#define oRSTCTL     PORTD.4
                 ;#define iISOOSC     PIND.5
                 ;#define oRXDCTL     PORTD.6
                 ;#define oDATACTL    PORTD.7
                 ;
                 ;#define iISOVOUT    PINC.0
                 ;
                 ;#define iISP_SS     PINB.2
                 ;#define iISP_MOSI   PINB.3
                 ;#define iISP_MISO   PINB.4
                 ;#define iISP_SCK    PINB.5
                 ;#define ISO_VCC 0
                 ;
                 ;// USART Transmitter: On
                 ;#define UsartTx_On UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB ...
                 ;// USART Transmitter: Off
                 ;#define UsartTx_Off UCSRB =(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<T ...
                 ;
                 ;// Declare your global variables here
                 ;unsigned char updatefreq; //0x01 : allowed to update freq, 0x00 : not allowed to update freq
                 ;//unsigned char sendfinish; //0x01 : has been sent, 0x00 : has not been sent
                 ;unsigned int counter,counter2; //counter for timer0
                 ;unsigned int frq; //frequency of card
                 ;unsigned int tVoltage;
                 ;//bit status;
                 ;bit fRSTCTL;
                 ;unsigned char cTIMERST;
                 ;unsigned char vCard;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 003E {
                 
                 	.CSEG
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 003F ADMUX=adc_input | ADC_VREF_TYPE;
00004d 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
00004e 81e8      	LD   R30,Y
00004f b9e7      	OUT  0x7,R30
                 ; 0000 0040 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0041 delay_us(10);
                +
000050 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000051 958a     +DEC R24
000052 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 0042 // Start the AD conversion
                 ; 0000 0043 ADCSRA|=(1<<ADSC);
000053 9a36      	SBI  0x6,6
                 ; 0000 0044 // Wait for the AD conversion to complete
                 ; 0000 0045 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
000054 9b34      	SBIS 0x6,4
000055 cffe      	RJMP _0x3
                 ; 0000 0046 ADCSRA|=(1<<ADIF);
000056 9a34      	SBI  0x6,4
                 ; 0000 0047 return ADCW;
000057 b1e4      	IN   R30,0x4
000058 b1f5      	IN   R31,0x4+1
000059 9621      	ADIW R28,1
00005a 9508      	RET
                 ; 0000 0048 }
                 ; .FEND
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 004C {
                 _ext_int0_isr:
                 ; .FSTART _ext_int0_isr
00005b 93ea      	ST   -Y,R30
00005c b7ef      	IN   R30,SREG
00005d 93ea      	ST   -Y,R30
                 ; 0000 004D unsigned char i;
                 ; 0000 004E // Place your code here
                 ; 0000 004F     if(!iRSTOUT)
00005e 931a      	ST   -Y,R17
                 ;	i -> R17
00005f 9982      	SBIC 0x10,2
000060 c00d      	RJMP _0x6
                 ; 0000 0050     {
                 ; 0000 0051         for(i=0;i<10;i++){};
000061 e010      	LDI  R17,LOW(0)
                 _0x8:
000062 301a      	CPI  R17,10
000063 f410      	BRSH _0x9
000064 5f1f      	SUBI R17,-1
000065 cffc      	RJMP _0x8
                 _0x9:
                 ; 0000 0052         if(!iRSTOUT)
000066 9982      	SBIC 0x10,2
000067 c006      	RJMP _0xA
                 ; 0000 0053         {
                 ; 0000 0054             fRSTCTL =1;
000068 9468      	SET
000069 f820      	BLD  R2,0
                 ; 0000 0055             cTIMERST = 50; //cTimer diubah dari v1.0 sebelumya -> 100;    //sementara 25ms *7 jan 2017
00006a e3e2      	LDI  R30,LOW(50)
00006b 2e4e      	MOV  R4,R30
                 ; 0000 0056                             //namun tetap menghasilkan delay 50ms karena timer nol interrupt setiap 1 ms
                 ; 0000 0057          oRSTCTL =0;
00006c 9894      	CBI  0x12,4
                 ; 0000 0058          oDATACTL=1;
00006d 9a97      	SBI  0x12,7
                 ; 0000 0059         }
                 ; 0000 005A     }
                 _0xA:
                 ; 0000 005B }
                 _0x6:
00006e 9119      	LD   R17,Y+
00006f 91e9      	LD   R30,Y+
000070 bfef      	OUT  SREG,R30
000071 91e9      	LD   R30,Y+
000072 9518      	RETI
                 ; .FEND
                 ;
                 ;// External Interrupt 1 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 005F {
                 _ext_int1_isr:
                 ; .FSTART _ext_int1_isr
                 ; 0000 0060 // Place your code here
                 ; 0000 0061 
                 ; 0000 0062 }
000073 9518      	RETI
                 ; .FEND
                 ;// SPI interrupt service routine
                 ;interrupt [SPI_STC] void spi_isr(void)
                 ; 0000 0065 {
                 _spi_isr:
                 ; .FSTART _spi_isr
000074 d0ea      	RCALL SUBOPT_0x0
                 ; 0000 0066 // Place your code here
                 ; 0000 0067     if(SPDR ==0x51){
000075 b1ef      	IN   R30,0xF
000076 35e1      	CPI  R30,LOW(0x51)
000077 f431      	BRNE _0xF
                 ; 0000 0068         updatefreq =0x00;
000078 2455      	CLR  R5
                 ; 0000 0069         SPDR = (read_adc(0)>>2) & 0x00ff;
000079 e0a0      	LDI  R26,LOW(0)
00007a dfd2      	RCALL _read_adc
00007b d0f5      	RCALL __LSRW2
00007c b9ef      	OUT  0xF,R30
                 ; 0000 006A    }
                 ; 0000 006B     else{
00007d c009      	RJMP _0x10
                 _0xF:
                 ; 0000 006C         if(updatefreq > 0x00){ //updatefreq ==1
00007e e0e0      	LDI  R30,LOW(0)
00007f 15e5      	CP   R30,R5
000080 f420      	BRSH _0x11
                 ; 0000 006D             SPDR = (frq & 0xff);   //set SPDR to LSB
000081 2dea      	MOV  R30,R10
000082 b9ef      	OUT  0xF,R30
                 ; 0000 006E             updatefreq =0x00; //disable update freq
000083 2455      	CLR  R5
                 ; 0000 006F         }
                 ; 0000 0070         else //update freq == 0
000084 c002      	RJMP _0x12
                 _0x11:
                 ; 0000 0071         {
                 ; 0000 0072             updatefreq=0x01;
000085 e0e1      	LDI  R30,LOW(1)
000086 2e5e      	MOV  R5,R30
                 ; 0000 0073         }
                 _0x12:
                 ; 0000 0074     }
                 _0x10:
                 ; 0000 0075 }
000087 c079      	RJMP _0x34
                 ; .FEND
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 32
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 0091 {
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
000088 93aa      	ST   -Y,R26
000089 93ea      	ST   -Y,R30
00008a 93fa      	ST   -Y,R31
00008b b7ef      	IN   R30,SREG
00008c 93ea      	ST   -Y,R30
                 ; 0000 0092 char status,data;
                 ; 0000 0093 status=UCSRA;
00008d d0e8      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
00008e b11b      	IN   R17,11
                 ; 0000 0094 data=UDR;
00008f b10c      	IN   R16,12
                 ; 0000 0095 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000090 2fe1      	MOV  R30,R17
000091 71ec      	ANDI R30,LOW(0x1C)
000092 f4e9      	BRNE _0x13
                 ; 0000 0096    {
                 ; 0000 0097    rx_buffer[rx_wr_index++]=data;
000093 91e0 0181 	LDS  R30,_rx_wr_index
000095 5fef      	SUBI R30,-LOW(1)
000096 93e0 0181 	STS  _rx_wr_index,R30
000098 50e1      	SUBI R30,LOW(1)
000099 e0f0      	LDI  R31,0
00009a 59ef      	SUBI R30,LOW(-_rx_buffer)
00009b 4ffe      	SBCI R31,HIGH(-_rx_buffer)
00009c 8300      	ST   Z,R16
                 ; 0000 0098 #if RX_BUFFER_SIZE == 256
                 ; 0000 0099    // special case for receiver buffer size=256
                 ; 0000 009A    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 009B #else
                 ; 0000 009C    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
00009d 91a0 0181 	LDS  R26,_rx_wr_index
00009f 32a0      	CPI  R26,LOW(0x20)
0000a0 f419      	BRNE _0x14
0000a1 e0e0      	LDI  R30,LOW(0)
0000a2 93e0 0181 	STS  _rx_wr_index,R30
                 ; 0000 009D    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x14:
0000a4 91a0 0183 	LDS  R26,_rx_counter
0000a6 5faf      	SUBI R26,-LOW(1)
0000a7 93a0 0183 	STS  _rx_counter,R26
0000a9 32a0      	CPI  R26,LOW(0x20)
0000aa f429      	BRNE _0x15
                 ; 0000 009E       {
                 ; 0000 009F       rx_counter=0;
0000ab e0e0      	LDI  R30,LOW(0)
0000ac 93e0 0183 	STS  _rx_counter,R30
                 ; 0000 00A0       rx_buffer_overflow=1;
0000ae 9468      	SET
0000af f821      	BLD  R2,1
                 ; 0000 00A1       }
                 ; 0000 00A2 #endif
                 ; 0000 00A3    }
                 _0x15:
                 ; 0000 00A4 }
                 _0x13:
0000b0 9109      	LD   R16,Y+
0000b1 9119      	LD   R17,Y+
0000b2 91e9      	LD   R30,Y+
0000b3 bfef      	OUT  SREG,R30
0000b4 91f9      	LD   R31,Y+
0000b5 91e9      	LD   R30,Y+
0000b6 91a9      	LD   R26,Y+
0000b7 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 00AB {
                 ; 0000 00AC char data;
                 ; 0000 00AD while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 00AE data=rx_buffer[rx_rd_index++];
                 ; 0000 00AF #if RX_BUFFER_SIZE != 256
                 ; 0000 00B0 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 00B1 #endif
                 ; 0000 00B2 #asm("cli")
                 ; 0000 00B3 --rx_counter;
                 ; 0000 00B4 #asm("sei")
                 ; 0000 00B5 return data;
                 ; 0000 00B6 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Write a character to the USART Transmitter
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 00BF {
                 ; 0000 00C0 while ((UCSRA & DATA_REGISTER_EMPTY)==0);
                 ;	c -> Y+0
                 ; 0000 00C1 UDR=c;
                 ; 0000 00C2 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 00CB {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
0000b8 d0a6      	RCALL SUBOPT_0x0
                 ; 0000 00CC // Reinitialize Timer 0 value
                 ; 0000 00CD TCNT0=0x06;
0000b9 e0e6      	LDI  R30,LOW(6)
0000ba bfe2      	OUT  0x32,R30
                 ; 0000 00CE // Place your code here
                 ; 0000 00CF     if(fRSTCTL)
0000bb fe20      	SBRS R2,0
0000bc c023      	RJMP _0x1D
                 ; 0000 00D0     {
                 ; 0000 00D1         vCard = read_adc(0);
0000bd e0a0      	LDI  R26,LOW(0)
0000be df8e      	RCALL _read_adc
0000bf 93e0 0160 	STS  _vCard,R30
                 ; 0000 00D2         if(!cTIMERST--)
0000c1 2de4      	MOV  R30,R4
0000c2 944a      	DEC  R4
0000c3 30e0      	CPI  R30,0
0000c4 f449      	BRNE _0x1E
                 ; 0000 00D3         {
                 ; 0000 00D4             if(vCard >25)
0000c5 91a0 0160 	LDS  R26,_vCard
0000c7 31aa      	CPI  R26,LOW(0x1A)
0000c8 f018      	BRLO _0x1F
                 ; 0000 00D5             {
                 ; 0000 00D6                 cTIMERST=0;
0000c9 2444      	CLR  R4
                 ; 0000 00D7                 oRSTCTL=1;
0000ca 9a94      	SBI  0x12,4
                 ; 0000 00D8 
                 ; 0000 00D9 
                 ; 0000 00DA             }
                 ; 0000 00DB             else
0000cb c002      	RJMP _0x22
                 _0x1F:
                 ; 0000 00DC             {
                 ; 0000 00DD                 cTIMERST=5;//diubah dari v1.0 sebelumnya 10
0000cc e0e5      	LDI  R30,LOW(5)
0000cd 2e4e      	MOV  R4,R30
                 ; 0000 00DE             }
                 _0x22:
                 ; 0000 00DF         }
                 ; 0000 00E0         if(iDATAOUT){
                 _0x1E:
0000ce 9b83      	SBIS 0x10,3
0000cf c00f      	RJMP _0x23
                 ; 0000 00E1             //MISO = HIGH
                 ; 0000 00E2             if(iISP_SS){
0000d0 9bb2      	SBIS 0x16,2
0000d1 c00c      	RJMP _0x24
                 ; 0000 00E3                 if(frq >= 0x03e8) //more than 1MHz
0000d2 eee8      	LDI  R30,LOW(1000)
0000d3 e0f3      	LDI  R31,HIGH(1000)
0000d4 16ae      	CP   R10,R30
0000d5 06bf      	CPC  R11,R31
0000d6 f028      	BRLO _0x25
                 ; 0000 00E4                     {
                 ; 0000 00E5                       PORTB |= (1<<PORTB4);
0000d7 9ac4      	SBI  0x18,4
                 ; 0000 00E6                       oDATACTL=0; fRSTCTL=0;
0000d8 9897      	CBI  0x12,7
0000d9 94e8      	CLT
0000da f820      	BLD  R2,0
                 ; 0000 00E7                     }
                 ; 0000 00E8                     else{
0000db c002      	RJMP _0x28
                 _0x25:
                 ; 0000 00E9                       PORTB &= ~(1<<PORTB4);
0000dc 98c4      	CBI  0x18,4
                 ; 0000 00EA                       oDATACTL=1;
0000dd 9a97      	SBI  0x12,7
                 ; 0000 00EB                     }
                 _0x28:
                 ; 0000 00EC 
                 ; 0000 00ED             }
                 ; 0000 00EE         }
                 _0x24:
                 ; 0000 00EF         else
0000de c001      	RJMP _0x2B
                 _0x23:
                 ; 0000 00F0         {
                 ; 0000 00F1              PORTB &= ~(1<<PORTB4);
0000df 98c4      	CBI  0x18,4
                 ; 0000 00F2         }
                 _0x2B:
                 ; 0000 00F3     }
                 ; 0000 00F4         /*if(oDATACTL==1){
                 ; 0000 00F5             counter2++;
                 ; 0000 00F6             if(counter2>15){
                 ; 0000 00F7                 oDATACTL =0;
                 ; 0000 00F8                 oRSTCTL=1;
                 ; 0000 00F9                 counter2=0;
                 ; 0000 00FA             }
                 ; 0000 00FB         }*/
                 ; 0000 00FC         counter++;
                 _0x1D:
0000e0 01f3      	MOVW R30,R6
0000e1 9631      	ADIW R30,1
0000e2 013f      	MOVW R6,R30
                 ; 0000 00FD         TCNT0=0x06;
0000e3 e0e6      	LDI  R30,LOW(6)
0000e4 bfe2      	OUT  0x32,R30
                 ; 0000 00FE         if(counter>=1) //freq sampling per 1ms
0000e5 e0e1      	LDI  R30,LOW(1)
0000e6 e0f0      	LDI  R31,HIGH(1)
0000e7 166e      	CP   R6,R30
0000e8 067f      	CPC  R7,R31
0000e9 f0b8      	BRLO _0x2C
                 ; 0000 00FF         {
                 ; 0000 0100             counter=0;
0000ea 2466      	CLR  R6
0000eb 2477      	CLR  R7
                 ; 0000 0101             if(updatefreq >0x00){   //update freq ==0x01
0000ec e0e0      	LDI  R30,LOW(0)
0000ed 15e5      	CP   R30,R5
0000ee f490      	BRSH _0x2D
                 ; 0000 0102                 #asm ("cli");
0000ef 94f8      	cli
                 ; 0000 0103                 frq = TCNT1;
                +
0000f0 b4ac     +IN R10 , 44
0000f1 b4bd     +IN R11 , 44 + 1
                 	__INWR 10,11,44
                 ; 0000 0104                 if(frq >= 0x1770) //frequency too high, more than 6MHz
0000f2 e7e0      	LDI  R30,LOW(6000)
0000f3 e1f7      	LDI  R31,HIGH(6000)
0000f4 16ae      	CP   R10,R30
0000f5 06bf      	CPC  R11,R31
0000f6 f018      	BRLO _0x2E
                 ; 0000 0105                 {
                 ; 0000 0106                     frq =0x0001;
0000f7 e0e1      	LDI  R30,LOW(1)
0000f8 e0f0      	LDI  R31,HIGH(1)
0000f9 015f      	MOVW R10,R30
                 ; 0000 0107                 }
                 ; 0000 0108                 else{  // frequency valid
                 _0x2E:
                 ; 0000 0109 
                 ; 0000 010A                 }
                 ; 0000 010B                 SPDR = (frq & 0xff00)>>8;
0000fa 01f5      	MOVW R30,R10
0000fb 70e0      	ANDI R30,LOW(0xFF00)
0000fc 2fef      	MOV  R30,R31
0000fd e0f0      	LDI  R31,0
0000fe b9ef      	OUT  0xF,R30
                 ; 0000 010C                 TCNT1H =0x00;
0000ff d06d      	RCALL SUBOPT_0x1
                 ; 0000 010D                 TCNT1L =0x00;
                 ; 0000 010E                 #asm("sei");
000100 9478      	sei
                 ; 0000 010F             }
                 ; 0000 0110 	    }
                 _0x2D:
                 ; 0000 0111 }
                 _0x2C:
                 _0x34:
000101 91e9      	LD   R30,Y+
000102 bfef      	OUT  SREG,R30
000103 91f9      	LD   R31,Y+
000104 91e9      	LD   R30,Y+
000105 91b9      	LD   R27,Y+
000106 91a9      	LD   R26,Y+
000107 9199      	LD   R25,Y+
000108 9189      	LD   R24,Y+
000109 9179      	LD   R23,Y+
00010a 9169      	LD   R22,Y+
00010b 90f9      	LD   R15,Y+
00010c 9019      	LD   R1,Y+
00010d 9009      	LD   R0,Y+
00010e 9518      	RETI
                 ; .FEND
                 ;// Timer1 overflow interrupt service routine
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 0114 {
                 _timer1_ovf_isr:
                 ; .FSTART _timer1_ovf_isr
                 ; 0000 0115 // Place your code here
                 ; 0000 0116 //    if(status)
                 ; 0000 0117 //    {
                 ; 0000 0118 //        RXDCTL = 1;
                 ; 0000 0119 //        status = 0;
                 ; 0000 011A //    }
                 ; 0000 011B //    else
                 ; 0000 011C //    {
                 ; 0000 011D //        RXDCTL = 0;
                 ; 0000 011E //        status = 1;
                 ; 0000 011F //    }
                 ; 0000 0120 }
00010f 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0125 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0126 // Declare your local variables here
                 ; 0000 0127 
                 ; 0000 0128 // Input/Output Ports initialization
                 ; 0000 0129 // Port B initialization
                 ; 0000 012A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=Out Bit0=In
                 ; 0000 012B DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (1<<DDB4) | (0<<DDB3) | (0<<DDB2) | (1<<DDB1) | (0<<DDB0);
000110 e1e2      	LDI  R30,LOW(18)
000111 bbe7      	OUT  0x17,R30
                 ; 0000 012C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 012D PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000112 e0e0      	LDI  R30,LOW(0)
000113 bbe8      	OUT  0x18,R30
                 ; 0000 012E 
                 ; 0000 012F // Port C initialization
                 ; 0000 0130 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0131 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000114 bbe4      	OUT  0x14,R30
                 ; 0000 0132 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0133 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000115 bbe5      	OUT  0x15,R30
                 ; 0000 0134 
                 ; 0000 0135 // Port D initialization
                 ; 0000 0136 // Function: Bit7=Out Bit6=Out Bit5=In Bit4=Out Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0137 DDRD=(1<<DDD7) | (1<<DDD6) | (0<<DDD5) | (1<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000116 ede0      	LDI  R30,LOW(208)
000117 bbe1      	OUT  0x11,R30
                 ; 0000 0138 // State: Bit7=0 Bit6=1 Bit5=T Bit4=1 Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0139 PORTD=(0<<PORTD7) | (1<<PORTD6) | (0<<PORTD5) | (1<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000118 e5e0      	LDI  R30,LOW(80)
000119 bbe2      	OUT  0x12,R30
                 ; 0000 013A 
                 ; 0000 013B // Timer/Counter 0 initialization
                 ; 0000 013C // Clock source: System Clock
                 ; 0000 013D // Clock value: 250,000 kHz
                 ; 0000 013E TCCR0=(0<<CS02) | (1<<CS01) | (1<<CS00);
00011a e0e3      	LDI  R30,LOW(3)
00011b bfe3      	OUT  0x33,R30
                 ; 0000 013F TCNT0=0x06;
00011c e0e6      	LDI  R30,LOW(6)
00011d bfe2      	OUT  0x32,R30
                 ; 0000 0140 
                 ; 0000 0141 // Timer/Counter 1 initialization
                 ; 0000 0142 // Clock source: T1 pin Rising Edge
                 ; 0000 0143 // Mode: Normal top=0xFFFF
                 ; 0000 0144 // OC1A output: Disconnected
                 ; 0000 0145 // OC1B output: Disconnected
                 ; 0000 0146 // Noise Canceler: Off
                 ; 0000 0147 // Input Capture on Falling Edge
                 ; 0000 0148 // Timer1 Overflow Interrupt: On
                 ; 0000 0149 // Input Capture Interrupt: Off
                 ; 0000 014A // Compare A Match Interrupt: Off
                 ; 0000 014B // Compare B Match Interrupt: Off
                 ; 0000 014C TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00011e e0e0      	LDI  R30,LOW(0)
00011f bdef      	OUT  0x2F,R30
                 ; 0000 014D TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (1<<CS12) | (1<<CS11) | (1<<CS10);
000120 e0e7      	LDI  R30,LOW(7)
000121 bdee      	OUT  0x2E,R30
                 ; 0000 014E TCNT1H=0x00;
000122 d04a      	RCALL SUBOPT_0x1
                 ; 0000 014F TCNT1L=0x00;
                 ; 0000 0150 ICR1H=0x00;
000123 e0e0      	LDI  R30,LOW(0)
000124 bde7      	OUT  0x27,R30
                 ; 0000 0151 ICR1L=0x00;
000125 bde6      	OUT  0x26,R30
                 ; 0000 0152 OCR1AH=0x00;
000126 bdeb      	OUT  0x2B,R30
                 ; 0000 0153 OCR1AL=0x00;
000127 bdea      	OUT  0x2A,R30
                 ; 0000 0154 OCR1BH=0x00;
000128 bde9      	OUT  0x29,R30
                 ; 0000 0155 OCR1BL=0x00;
000129 bde8      	OUT  0x28,R30
                 ; 0000 0156 
                 ; 0000 0157 // Timer/Counter 2 initialization
                 ; 0000 0158 // Clock source: System Clock
                 ; 0000 0159 // Clock value: Timer2 Stopped
                 ; 0000 015A // Mode: Normal top=0xFF
                 ; 0000 015B // OC2 output: Disconnected
                 ; 0000 015C ASSR=0<<AS2;
00012a bde2      	OUT  0x22,R30
                 ; 0000 015D TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00012b bde5      	OUT  0x25,R30
                 ; 0000 015E TCNT2=0x00;
00012c bde4      	OUT  0x24,R30
                 ; 0000 015F OCR2=0x00;
00012d bde3      	OUT  0x23,R30
                 ; 0000 0160 
                 ; 0000 0161 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0162 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (1<<TOIE1) | (1<<TOIE0);
00012e e0e5      	LDI  R30,LOW(5)
00012f bfe9      	OUT  0x39,R30
                 ; 0000 0163 
                 ; 0000 0164 // External Interrupt(s) initialization
                 ; 0000 0165 // INT0: On
                 ; 0000 0166 // INT0 Mode: Falling Edge
                 ; 0000 0167 // INT1: On
                 ; 0000 0168 // INT1 Mode: Any change
                 ; 0000 0169 GICR|=(1<<INT1) | (1<<INT0);
000130 b7eb      	IN   R30,0x3B
000131 6ce0      	ORI  R30,LOW(0xC0)
000132 bfeb      	OUT  0x3B,R30
                 ; 0000 016A MCUCR=(0<<ISC11) | (1<<ISC10) | (1<<ISC01) | (0<<ISC00);
000133 e0e6      	LDI  R30,LOW(6)
000134 bfe5      	OUT  0x35,R30
                 ; 0000 016B GIFR=(1<<INTF1) | (1<<INTF0);
000135 ece0      	LDI  R30,LOW(192)
000136 bfea      	OUT  0x3A,R30
                 ; 0000 016C 
                 ; 0000 016D // USART initialization
                 ; 0000 016E // Communication Parameters: 8 Data, 1 Stop, Even Parity
                 ; 0000 016F // USART Receiver: On
                 ; 0000 0170 // USART Transmitter: On
                 ; 0000 0171 // USART Mode: Asynchronous
                 ; 0000 0172 // USART Baud Rate: 9600
                 ; 0000 0173 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
000137 e0e0      	LDI  R30,LOW(0)
000138 b9eb      	OUT  0xB,R30
                 ; 0000 0174 UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000139 e9e8      	LDI  R30,LOW(152)
00013a b9ea      	OUT  0xA,R30
                 ; 0000 0175 UCSRC=(1<<URSEL) | (0<<UMSEL) | (1<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
00013b eae6      	LDI  R30,LOW(166)
00013c bde0      	OUT  0x20,R30
                 ; 0000 0176 UBRRH=0x00;
00013d e0e0      	LDI  R30,LOW(0)
00013e bde0      	OUT  0x20,R30
                 ; 0000 0177 UBRRL=0x33;
00013f e3e3      	LDI  R30,LOW(51)
000140 b9e9      	OUT  0x9,R30
                 ; 0000 0178 
                 ; 0000 0179 // Analog Comparator initialization
                 ; 0000 017A // Analog Comparator: Off
                 ; 0000 017B // The Analog Comparator's positive input is
                 ; 0000 017C // connected to the AIN0 pin
                 ; 0000 017D // The Analog Comparator's negative input is
                 ; 0000 017E // connected to the AIN1 pin
                 ; 0000 017F ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000141 e8e0      	LDI  R30,LOW(128)
000142 b9e8      	OUT  0x8,R30
                 ; 0000 0180 
                 ; 0000 0181 
                 ; 0000 0182 // ADC initialization
                 ; 0000 0183 // ADC Clock frequency: 1000,000 kHz
                 ; 0000 0184 // ADC Voltage Reference: AREF pin
                 ; 0000 0185 ADMUX=ADC_VREF_TYPE;
000143 e0e0      	LDI  R30,LOW(0)
000144 b9e7      	OUT  0x7,R30
                 ; 0000 0186 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
000145 e8e3      	LDI  R30,LOW(131)
000146 b9e6      	OUT  0x6,R30
                 ; 0000 0187 SFIOR=(0<<ACME);
000147 e0e0      	LDI  R30,LOW(0)
000148 bfe0      	OUT  0x30,R30
                 ; 0000 0188 
                 ; 0000 0189 
                 ; 0000 018A // SPI initialization
                 ; 0000 018B // SPI Type: Slave
                 ; 0000 018C // SPI Clock Phase: Cycle Start
                 ; 0000 018D // SPI Clock Polarity: Low
                 ; 0000 018E // SPI Data Order: MSB First
                 ; 0000 018F SPCR=(1<<SPIE) | (1<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000149 ece0      	LDI  R30,LOW(192)
00014a b9ed      	OUT  0xD,R30
                 ; 0000 0190 SPSR=(0<<SPI2X);
00014b e0e0      	LDI  R30,LOW(0)
00014c b9ee      	OUT  0xE,R30
                 ; 0000 0191 
                 ; 0000 0192 // Clear the SPI interrupt flag
                 ; 0000 0193 #asm
                 ; 0000 0194     in   r30,spsr
00014d b1ee          in   r30,spsr
                 ; 0000 0195     in   r30,spdr
00014e b1ef          in   r30,spdr
                 ; 0000 0196 #endasm
                 ; 0000 0197 
                 ; 0000 0198 // TWI initialization
                 ; 0000 0199 // TWI disabled
                 ; 0000 019A TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00014f e0e0      	LDI  R30,LOW(0)
000150 bfe6      	OUT  0x36,R30
                 ; 0000 019B 
                 ; 0000 019C //putchar('s');
                 ; 0000 019D tVoltage = read_adc(ISO_VCC);
000151 e0a0      	LDI  R26,LOW(0)
000152 defa      	RCALL _read_adc
000153 016f      	MOVW R12,R30
                 ; 0000 019E //putchar((tVoltage&0xFF) +0x30);
                 ; 0000 019F //putchar(((tVoltage>>8)&0xFF) +0x30);
                 ; 0000 01A0 
                 ; 0000 01A1 // Global enable interrupts
                 ; 0000 01A2 #asm("sei")
000154 9478      	sei
                 ; 0000 01A3 //UsartTx_Off;
                 ; 0000 01A4 //initialize the global variable
                 ; 0000 01A5             counter=0;
000155 2466      	CLR  R6
000156 2477      	CLR  R7
                 ; 0000 01A6             counter2=0;
000157 2488      	CLR  R8
000158 2499      	CLR  R9
                 ; 0000 01A7            updatefreq = 0x01;
000159 e0e1      	LDI  R30,LOW(1)
00015a 2e5e      	MOV  R5,R30
                 ; 0000 01A8            SPDR =0;
00015b e0e0      	LDI  R30,LOW(0)
00015c b9ef      	OUT  0xF,R30
                 ; 0000 01A9 while (1)
                 _0x30:
                 ; 0000 01AA       {
                 ; 0000 01AB       // Place your code here
                 ; 0000 01AC 
                 ; 0000 01AD       }
00015d cfff      	RJMP _0x30
                 ; 0000 01AE }
                 _0x33:
00015e cfff      	RJMP _0x33
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _vCard:
000160           	.BYTE 0x1
                 _rx_buffer:
000161           	.BYTE 0x20
                 _rx_wr_index:
000181           	.BYTE 0x1
                 _rx_rd_index:
000182           	.BYTE 0x1
                 _rx_counter:
000183           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x0:
00015f 920a      	ST   -Y,R0
000160 921a      	ST   -Y,R1
000161 92fa      	ST   -Y,R15
000162 936a      	ST   -Y,R22
000163 937a      	ST   -Y,R23
000164 938a      	ST   -Y,R24
000165 939a      	ST   -Y,R25
000166 93aa      	ST   -Y,R26
000167 93ba      	ST   -Y,R27
000168 93ea      	ST   -Y,R30
000169 93fa      	ST   -Y,R31
00016a b7ef      	IN   R30,SREG
00016b 93ea      	ST   -Y,R30
00016c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
00016d e0e0      	LDI  R30,LOW(0)
00016e bded      	OUT  0x2D,R30
00016f bdec      	OUT  0x2C,R30
000170 9508      	RET
                 
                 
                 	.CSEG
                 __LSRW2:
000171 95f6      	LSR  R31
000172 95e7      	ROR  R30
000173 95f6      	LSR  R31
000174 95e7      	ROR  R30
000175 9508      	RET
                 
                 __SAVELOCR2:
000176 931a      	ST   -Y,R17
000177 930a      	ST   -Y,R16
000178 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8A register use summary:
r0 :   6 r1 :   3 r2 :   4 r3 :   0 r4 :   5 r5 :   6 r6 :   5 r7 :   3 
r8 :   1 r9 :   1 r10:   6 r11:   3 r12:   1 r13:   0 r14:   0 r15:   2 
r16:   4 r17:   9 r18:   0 r19:   0 r20:   0 r21:   0 r22:   4 r23:   2 
r24:  11 r25:   4 r26:  19 r27:   4 r28:   2 r29:   1 r30: 157 r31:  21 
x  :   3 y  :  44 z  :   8 
Registers used: 28 out of 35 (80.0%)

ATmega8A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   2 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   3 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   0 brmi  :   0 brne  :   9 brpl  :   0 brsh  :   3 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   4 
cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :  11 
cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   0 cp    :   5 
cpc   :   3 cpi   :   6 cpse  :   0 dec   :   3 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :  13 
inc   :   0 ld    :  22 ldd   :   0 ldi   :  63 lds   :   4 lpm   :   7 
lsl   :   0 lsr   :   2 mov   :   8 movw  :   8 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   1 out   :  54 
pop   :   0 push  :   0 rcall :   9 ret   :   5 reti  :   5 rjmp  :  36 
rol   :   0 ror   :   2 sbc   :   0 sbci  :   1 sbi   :   6 sbic  :   2 
sbis  :   3 sbiw  :   3 sbr   :   0 sbrc  :   0 sbrs  :   1 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   2 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  26 std   :   0 
sts   :   5 sub   :   0 subi  :   5 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 41 out of 114 (36.0%)

ATmega8A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002f2    726     28    754    8192   9.2%
[.dseg] 0x000060 0x000184      0     36     36    1024   3.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 10 warnings
