{"Source Block": ["hdl/projects/daq3/zc706/system_top.v@260:270@HdlIdDef", "  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n"], "Clone Blocks": [["hdl/projects/fmcomms7/zc706/system_top.v@313:323", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@318:328", "  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire   [ 15:0]  ps_intrs;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@267:277", "  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/daq3/zc706/system_top.v@255:265", "  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@268:278", "  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n  always @(posedge adc_clk) begin\n    adc_wr <= adc_enable_0 & adc_enable_1;\n"], ["hdl/projects/daq2/zc706/system_top.v@267:277", "  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire    [15:0]  ps_intrs;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n"], ["hdl/projects/daq1/zc706/system_top.v@203:213", "  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire    [15:0]  ps_intrs;\n\n  // pack & unpack data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@154:164", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire    [15:0]  ps_intrs;\n\n  // pack-unpack place holder\n\n"], ["hdl/projects/daq3/zc706/system_top.v@259:269", "  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n"], ["hdl/projects/daq2/zc706/system_top.v@265:275", "  wire            dac_valid_3;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire    [15:0]  ps_intrs;\n\n  // adc-dac data\n"], ["hdl/projects/daq3/zc706/system_top.v@257:267", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@319:329", "  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire   [ 15:0]  ps_intrs;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_3, dac_enable_2, dac_enable_1, dac_enable_0})\n"], ["hdl/projects/daq3/zc706/system_top.v@254:264", "  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n"], ["hdl/projects/daq2/zc706/system_top.v@262:272", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/daq2/kc705/system_top.v@261:271", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/daq3/zc706/system_top.v@258:268", "  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n"], ["hdl/projects/daq3/zc706/system_top.v@256:266", "  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@317:327", "  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire   [ 15:0]  ps_intrs;\n\n  // adc-dac data\n\n"], ["hdl/projects/daq2/zc706/system_top.v@266:276", "  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire    [15:0]  ps_intrs;\n\n  // adc-dac data\n\n"], ["hdl/projects/daq3/zc706/system_top.v@253:263", "  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@155:165", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire    [15:0]  ps_intrs;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/daq2/zc706/system_top.v@268:278", "  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire    [15:0]  ps_intrs;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@156:166", "  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire    [15:0]  ps_intrs;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@316:326", "  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire   [ 15:0]  ps_intrs;\n\n  // adc-dac data\n"], ["hdl/projects/daq2/kcu105/system_top.v@247:257", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@266:276", "  wire    [ 31:0]   mb_intrs;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n"]], "Diff Content": {"Delete": [], "Add": [[265, "  wire    [15:0]  ps_intrs;\n"]]}}