<dec f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h' l='32' type='129'/>
<doc f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h' l='30'>/// A 7-bit PC-relative fixup for the family of conditional
  /// branches which take 7-bit targets (BRNE,BRGT,etc).</doc>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp' l='253' c='_ZNK4llvm13AVRAsmBackend16adjustFixupValueERKNS_7MCFixupERKNS_7MCValueERmPNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp' l='474' c='_ZN4llvm13AVRAsmBackend21shouldForceRelocationERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueE'/>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRELFObjectWriter.cpp' l='81' c='_ZNK4llvm18AVRELFObjectWriter12getRelocTypeERNS_9MCContextERKNS_7MCValueERKNS_7MCFixupEb'/>
<use f='llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc' l='544' u='m' c='_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc' l='553' u='m' c='_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
