###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux i686(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 10 04:58:48 2013
#  Command:           clockDesign -specFile ./Clock.ctstch
###############################################################
Path 1: MET Setup Check with Pin mips_core/\pc_current_reg[15] /CK 
Endpoint:   mips_core/\pc_current_reg[15] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.146
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.929
- Arrival Time                  4.326
= Slack Time                   15.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.603 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.266 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   16.490 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   16.743 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.418 |   17.020 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   17.602 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   17.790 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   17.942 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.095 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.255 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   18.437 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   18.589 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.135 |   18.737 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.275 |   18.878 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   3.417 |   19.020 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.219 | 0.176 |   3.593 |   19.195 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   3.743 |   19.346 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.153 | 0.143 |   3.886 |   19.489 | 
     | mips_core/U111                | I2 ^ -> O ^ | AN2CHD    | 0.115 | 0.123 |   4.009 |   19.611 | 
     | mips_core/U110                | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.195 |   4.204 |   19.807 | 
     | mips_core/U51                 | I1 v -> O ^ | ND2DHD    | 0.096 | 0.066 |   4.270 |   19.872 | 
     | mips_core/U49                 | I2 ^ -> O v | ND3CHD    | 0.070 | 0.057 |   4.326 |   19.929 | 
     | mips_core/\pc_current_reg[15] | D v         | QDFFRBEHD | 0.070 | 0.000 |   4.326 |   19.929 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.603 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -14.940 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -14.715 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -14.462 | 
     | clk_m__L3_I124                | I ^ -> O ^ | BUFCKGHD  | 0.379 | 0.284 |   1.424 |  -14.178 | 
     | mips_core/\pc_current_reg[15] | CK ^       | QDFFRBEHD | 0.379 | 0.000 |   1.425 |  -14.178 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin mips_core/\pc_current_reg[14] /CK 
Endpoint:   mips_core/\pc_current_reg[14] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.147
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.928
- Arrival Time                  4.286
= Slack Time                   15.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.642 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.305 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   16.530 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   16.782 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.418 |   17.060 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   17.642 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   17.830 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   17.982 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.135 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.295 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   18.477 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   18.628 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.135 |   18.777 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.275 |   18.917 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   3.417 |   19.059 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.219 | 0.176 |   3.593 |   19.235 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   3.743 |   19.385 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.153 | 0.143 |   3.886 |   19.528 | 
     | mips_core/U112                | I2 ^ -> O v | XOR2CHD   | 0.127 | 0.208 |   4.094 |   19.736 | 
     | mips_core/U71                 | A2 v -> O ^ | AOI22BHD  | 0.174 | 0.132 |   4.226 |   19.868 | 
     | mips_core/U69                 | I1 ^ -> O v | ND2DHD    | 0.077 | 0.060 |   4.286 |   19.928 | 
     | mips_core/\pc_current_reg[14] | D v         | QDFFRBEHD | 0.077 | 0.000 |   4.286 |   19.928 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.642 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -14.979 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -14.755 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -14.502 | 
     | clk_m__L3_I124                | I ^ -> O ^ | BUFCKGHD  | 0.379 | 0.284 |   1.424 |  -14.218 | 
     | mips_core/\pc_current_reg[14] | CK ^       | QDFFRBEHD | 0.379 | 0.000 |   1.425 |  -14.217 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin mips_core/\pc_current_reg[13] /CK 
Endpoint:   mips_core/\pc_current_reg[13] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.417
- Setup                         0.146
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.920
- Arrival Time                  4.133
= Slack Time                   15.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.788 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.451 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   16.675 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   16.928 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   17.205 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   17.787 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   17.976 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   18.127 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.280 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.440 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   18.622 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   18.774 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.135 |   18.923 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.275 |   19.063 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   3.417 |   19.205 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.219 | 0.176 |   3.593 |   19.380 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   3.743 |   19.531 | 
     | mips_core/U114                | I2 ^ -> O v | XOR2CHD   | 0.125 | 0.207 |   3.950 |   19.737 | 
     | mips_core/U68                 | A2 v -> O ^ | AOI22BHD  | 0.170 | 0.130 |   4.080 |   19.867 | 
     | mips_core/U66                 | I1 ^ -> O v | ND2DHD    | 0.068 | 0.053 |   4.133 |   19.920 | 
     | mips_core/\pc_current_reg[13] | D v         | QDFFRBEHD | 0.068 | 0.000 |   4.133 |   19.920 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.788 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -15.125 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -14.901 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -14.647 | 
     | clk_m__L3_I123                | I ^ -> O ^ | BUFCKGHD  | 0.361 | 0.276 |   1.417 |  -14.371 | 
     | mips_core/\pc_current_reg[13] | CK ^       | QDFFRBEHD | 0.361 | 0.000 |   1.417 |  -14.371 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin mips_core/\pc_current_reg[12] /CK 
Endpoint:   mips_core/\pc_current_reg[12] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.417
- Setup                         0.147
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.919
- Arrival Time                  4.008
= Slack Time                   15.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.911 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.574 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   16.799 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   17.051 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   17.329 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   17.911 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   18.099 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   18.251 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.404 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.564 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   18.746 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   18.897 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.135 |   19.046 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.275 |   19.186 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   3.417 |   19.328 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.219 | 0.176 |   3.593 |   19.504 | 
     | mips_core/U116                | I2 ^ -> O v | XOR2CHD   | 0.129 | 0.222 |   3.815 |   19.726 | 
     | mips_core/U65                 | A2 v -> O ^ | AOI22BHD  | 0.179 | 0.135 |   3.950 |   19.862 | 
     | mips_core/U63                 | I1 ^ -> O v | ND2DHD    | 0.074 | 0.058 |   4.008 |   19.919 | 
     | mips_core/\pc_current_reg[12] | D v         | QDFFRBEHD | 0.074 | 0.000 |   4.008 |   19.919 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.911 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -15.248 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -15.024 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -14.771 | 
     | clk_m__L3_I123                | I ^ -> O ^ | BUFCKGHD  | 0.361 | 0.276 |   1.417 |  -14.495 | 
     | mips_core/\pc_current_reg[12] | CK ^       | QDFFRBEHD | 0.361 | 0.000 |   1.417 |  -14.494 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin mips_core/\pc_current_reg[11] /CK 
Endpoint:   mips_core/\pc_current_reg[11] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.399
- Setup                         0.149
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.900
- Arrival Time                  3.812
= Slack Time                   16.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   16.087 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.750 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   16.975 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   17.227 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.418 |   17.505 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   18.087 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   18.275 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   18.427 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.580 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.740 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   18.922 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   19.074 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.135 |   19.222 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.275 |   19.362 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   3.417 |   19.505 | 
     | mips_core/U119                | I2 ^ -> O v | XOR2CHD   | 0.127 | 0.209 |   3.626 |   19.714 | 
     | mips_core/U62                 | A2 v -> O ^ | AOI22BHD  | 0.173 | 0.132 |   3.758 |   19.845 | 
     | mips_core/U60                 | I1 ^ -> O v | ND2DHD    | 0.070 | 0.055 |   3.812 |   19.900 | 
     | mips_core/\pc_current_reg[11] | D v         | QDFFRBEHD | 0.070 | 0.000 |   3.812 |   19.900 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -16.087 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -15.425 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -15.200 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -14.947 | 
     | clk_m__L3_I122                | I ^ -> O ^ | BUFCKHHD  | 0.324 | 0.257 |   1.398 |  -14.690 | 
     | mips_core/\pc_current_reg[11] | CK ^       | QDFFRBEHD | 0.324 | 0.001 |   1.399 |  -14.689 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin mips_core/\pc_current_reg[10] /CK 
Endpoint:   mips_core/\pc_current_reg[10] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.399
- Setup                         0.149
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.900
- Arrival Time                  3.669
= Slack Time                   16.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   16.231 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.894 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   17.118 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   17.371 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   17.649 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   18.231 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   18.419 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   18.570 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.723 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.883 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   19.066 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   19.217 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.135 |   19.366 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.275 |   19.506 | 
     | mips_core/U121                | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.205 |   3.480 |   19.711 | 
     | mips_core/U59                 | A2 v -> O ^ | AOI22BHD  | 0.181 | 0.135 |   3.615 |   19.846 | 
     | mips_core/U57                 | I1 ^ -> O v | ND2DHD    | 0.070 | 0.054 |   3.669 |   19.900 | 
     | mips_core/\pc_current_reg[10] | D v         | QDFFRBEHD | 0.070 | 0.000 |   3.669 |   19.900 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -16.231 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -15.568 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -15.344 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -15.091 | 
     | clk_m__L3_I122                | I ^ -> O ^ | BUFCKHHD  | 0.324 | 0.257 |   1.398 |  -14.833 | 
     | mips_core/\pc_current_reg[10] | CK ^       | QDFFRBEHD | 0.324 | 0.001 |   1.399 |  -14.832 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin mips_core/\pc_current_reg[9] /CK 
Endpoint:   mips_core/\pc_current_reg[9] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.396
- Setup                         0.149
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.898
- Arrival Time                  3.525
= Slack Time                   16.372
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.372 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   17.035 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   17.259 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   17.512 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   17.790 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   18.372 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   18.560 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   18.711 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.864 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   19.024 | 
     | mips_core/U128               | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   19.207 | 
     | mips_core/U126               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   19.358 | 
     | mips_core/U124               | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.135 |   19.507 | 
     | mips_core/U123               | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.208 |   3.343 |   19.715 | 
     | mips_core/U95                | A2 v -> O ^ | AOI22BHD  | 0.170 | 0.130 |   3.473 |   19.845 | 
     | mips_core/U93                | I1 ^ -> O v | ND2DHD    | 0.068 | 0.053 |   3.525 |   19.898 | 
     | mips_core/\pc_current_reg[9] | D v         | QDFFRBEHD | 0.068 | 0.000 |   3.525 |   19.898 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.372 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -15.709 | 
     | clk_m__L1_I4                 | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -15.485 | 
     | clk_m__L2_I12                | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -15.232 | 
     | clk_m__L3_I126               | I ^ -> O ^ | BUFCKHHD  | 0.318 | 0.255 |   1.396 |  -14.976 | 
     | mips_core/\pc_current_reg[9] | CK ^       | QDFFRBEHD | 0.318 | 0.001 |   1.396 |  -14.976 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin mips_core/\pc_current_reg[8] /CK 
Endpoint:   mips_core/\pc_current_reg[8] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.396
- Setup                         0.148
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.898
- Arrival Time                  3.372
= Slack Time                   16.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.526 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   17.189 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   17.413 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   17.665 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   17.943 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   18.525 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   18.713 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   18.865 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   19.018 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   19.178 | 
     | mips_core/U128               | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   19.360 | 
     | mips_core/U126               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   19.512 | 
     | mips_core/U125               | I2 ^ -> O v | XOR2CHD   | 0.123 | 0.205 |   3.191 |   19.717 | 
     | mips_core/U92                | A2 v -> O ^ | AOI22BHD  | 0.171 | 0.130 |   3.321 |   19.847 | 
     | mips_core/U90                | I1 ^ -> O v | ND2DHD    | 0.065 | 0.051 |   3.372 |   19.898 | 
     | mips_core/\pc_current_reg[8] | D v         | QDFFRBEHD | 0.065 | 0.000 |   3.372 |   19.898 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.526 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -15.863 | 
     | clk_m__L1_I4                 | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -15.638 | 
     | clk_m__L2_I12                | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -15.385 | 
     | clk_m__L3_I126               | I ^ -> O ^ | BUFCKHHD  | 0.318 | 0.255 |   1.396 |  -15.130 | 
     | mips_core/\pc_current_reg[8] | CK ^       | QDFFRBEHD | 0.318 | 0.000 |   1.396 |  -15.130 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin mips_core/\pc_current_reg[7] /CK 
Endpoint:   mips_core/\pc_current_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.413
- Setup                         0.147
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.916
- Arrival Time                  3.248
= Slack Time                   16.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.668 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   17.331 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   17.555 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   17.808 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   18.086 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   18.668 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   18.856 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   19.007 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   19.160 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   19.320 | 
     | mips_core/U128               | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.835 |   19.503 | 
     | mips_core/U127               | I2 ^ -> O v | XOR2CHD   | 0.129 | 0.220 |   3.055 |   19.723 | 
     | mips_core/U89                | A2 v -> O ^ | AOI22BHD  | 0.187 | 0.139 |   3.194 |   19.862 | 
     | mips_core/U87                | I1 ^ -> O v | ND2DHD    | 0.070 | 0.054 |   3.248 |   19.916 | 
     | mips_core/\pc_current_reg[7] | D v         | QDFFRBEHD | 0.070 | 0.000 |   3.248 |   19.916 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.668 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -16.005 | 
     | clk_m__L1_I1                 | I ^ -> O ^ | BUFCKGHD  | 0.215 | 0.225 |   0.887 |  -15.781 | 
     | clk_m__L2_I5                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.252 |   1.140 |  -15.528 | 
     | clk_m__L3_I50                | I ^ -> O ^ | BUFCKGHD  | 0.354 | 0.273 |   1.413 |  -15.255 | 
     | mips_core/\pc_current_reg[7] | CK ^       | QDFFRBEHD | 0.354 | 0.001 |   1.413 |  -15.255 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin mips_core/\pc_current_reg[6] /CK 
Endpoint:   mips_core/\pc_current_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.413
- Setup                         0.147
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.916
- Arrival Time                  3.061
= Slack Time                   16.855
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.855 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   17.518 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   17.742 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   17.995 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.418 |   18.272 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   18.854 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   19.043 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   19.194 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   19.347 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   19.507 | 
     | mips_core/U129               | I2 ^ -> O v | XOR2CHD   | 0.137 | 0.221 |   2.874 |   19.729 | 
     | mips_core/U86                | A2 v -> O ^ | AOI22BHD  | 0.175 | 0.134 |   3.008 |   19.863 | 
     | mips_core/U84                | I1 ^ -> O v | ND2DHD    | 0.069 | 0.053 |   3.061 |   19.916 | 
     | mips_core/\pc_current_reg[6] | D v         | QDFFRBEHD | 0.069 | 0.000 |   3.061 |   19.916 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.855 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -16.192 | 
     | clk_m__L1_I1                 | I ^ -> O ^ | BUFCKGHD  | 0.215 | 0.225 |   0.887 |  -15.967 | 
     | clk_m__L2_I5                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.252 |   1.140 |  -15.715 | 
     | clk_m__L3_I50                | I ^ -> O ^ | BUFCKGHD  | 0.354 | 0.273 |   1.413 |  -15.442 | 
     | mips_core/\pc_current_reg[6] | CK ^       | QDFFRBEHD | 0.354 | 0.000 |   1.413 |  -15.442 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin mips_core/\pc_current_reg[5] /CK 
Endpoint:   mips_core/\pc_current_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.413
- Setup                         0.147
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.916
- Arrival Time                  2.909
= Slack Time                   17.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.007 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   17.669 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   17.894 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   18.146 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.418 |   18.424 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   19.006 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   19.194 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   19.346 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   19.499 | 
     | mips_core/U131               | I2 ^ -> O v | XOR2CHD   | 0.134 | 0.216 |   2.709 |   19.715 | 
     | mips_core/U83                | A2 v -> O ^ | AOI22BHD  | 0.198 | 0.145 |   2.854 |   19.861 | 
     | mips_core/U81                | I1 ^ -> O v | ND2DHD    | 0.072 | 0.055 |   2.909 |   19.916 | 
     | mips_core/\pc_current_reg[5] | D v         | QDFFRBEHD | 0.072 | 0.000 |   2.909 |   19.916 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.006 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -16.344 | 
     | clk_m__L1_I1                 | I ^ -> O ^ | BUFCKGHD  | 0.215 | 0.225 |   0.887 |  -16.119 | 
     | clk_m__L2_I5                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.252 |   1.140 |  -15.867 | 
     | clk_m__L3_I50                | I ^ -> O ^ | BUFCKGHD  | 0.354 | 0.273 |   1.413 |  -15.594 | 
     | mips_core/\pc_current_reg[5] | CK ^       | QDFFRBEHD | 0.354 | 0.000 |   1.413 |  -15.594 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin mips_core/\pc_current_reg[4] /CK 
Endpoint:   mips_core/\pc_current_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.418
- Setup                         0.146
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.922
- Arrival Time                  2.743
= Slack Time                   17.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.178 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   17.841 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   18.066 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   18.318 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   18.596 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   19.178 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   19.366 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   19.518 | 
     | mips_core/U133               | I2 ^ -> O v | XOR2CHD   | 0.132 | 0.216 |   2.555 |   19.733 | 
     | mips_core/U80                | A2 v -> O ^ | AOI22BHD  | 0.178 | 0.135 |   2.690 |   19.869 | 
     | mips_core/U78                | I1 ^ -> O v | ND2DHD    | 0.068 | 0.053 |   2.743 |   19.922 | 
     | mips_core/\pc_current_reg[4] | D v         | QDFFRBEHD | 0.068 | 0.000 |   2.743 |   19.922 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.178 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -16.515 | 
     | clk_m__L1_I1                 | I ^ -> O ^ | BUFCKGHD  | 0.215 | 0.225 |   0.887 |  -16.291 | 
     | clk_m__L2_I5                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.252 |   1.140 |  -16.038 | 
     | clk_m__L3_I51                | I ^ -> O ^ | BUFCKGHD  | 0.363 | 0.278 |   1.418 |  -15.761 | 
     | mips_core/\pc_current_reg[4] | CK ^       | QDFFRBEHD | 0.363 | 0.000 |   1.418 |  -15.760 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin mips_core/\pc_current_reg[3] /CK 
Endpoint:   mips_core/\pc_current_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.418
- Setup                         0.146
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.921
- Arrival Time                  2.585
= Slack Time                   17.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.337 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   18.000 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   18.224 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   18.477 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.418 |   18.754 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   19.336 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.188 |   19.524 | 
     | mips_core/U135               | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.208 |   2.396 |   19.733 | 
     | mips_core/U77                | A2 v -> O ^ | AOI22BHD  | 0.181 | 0.135 |   2.531 |   19.868 | 
     | mips_core/U75                | I1 ^ -> O v | ND2DHD    | 0.068 | 0.053 |   2.585 |   19.921 | 
     | mips_core/\pc_current_reg[3] | D v         | QDFFRBEHD | 0.068 | 0.000 |   2.585 |   19.921 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.337 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -16.674 | 
     | clk_m__L1_I1                 | I ^ -> O ^ | BUFCKGHD  | 0.215 | 0.225 |   0.887 |  -16.449 | 
     | clk_m__L2_I5                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.252 |   1.140 |  -16.197 | 
     | clk_m__L3_I51                | I ^ -> O ^ | BUFCKGHD  | 0.363 | 0.278 |   1.417 |  -15.919 | 
     | mips_core/\pc_current_reg[3] | CK ^       | QDFFRBEHD | 0.363 | 0.000 |   1.418 |  -15.919 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin mips_core/\pc_current_reg[2] /CK 
Endpoint:   mips_core/\pc_current_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.397
- Setup                         0.148
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.899
- Arrival Time                  2.454
= Slack Time                   17.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.446 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   18.109 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   18.333 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   18.585 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   18.863 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   19.445 | 
     | mips_core/U137               | I2 ^ -> O v | XOR2CHD   | 0.120 | 0.257 |   2.257 |   19.702 | 
     | mips_core/U74                | A2 v -> O ^ | AOI22BHD  | 0.191 | 0.140 |   2.397 |   19.842 | 
     | mips_core/U72                | I1 ^ -> O v | ND2DHD    | 0.074 | 0.057 |   2.454 |   19.899 | 
     | mips_core/\pc_current_reg[2] | D v         | QDFFRBEHD | 0.074 | 0.000 |   2.454 |   19.899 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.446 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -16.783 | 
     | clk_m__L1_I5                 | I ^ -> O ^ | BUFCKHHD  | 0.233 | 0.219 |   0.882 |  -16.564 | 
     | clk_m__L2_I15                | I ^ -> O ^ | BUFCKHHD  | 0.332 | 0.246 |   1.128 |  -16.318 | 
     | clk_m__L3_I154               | I ^ -> O ^ | BUFCKGHD  | 0.353 | 0.269 |   1.397 |  -16.049 | 
     | mips_core/\pc_current_reg[2] | CK ^       | QDFFRBEHD | 0.353 | 0.001 |   1.397 |  -16.048 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin mips_core/\pc_current_reg[1] /CK 
Endpoint:   mips_core/\pc_current_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.418
- Setup                         0.147
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.921
- Arrival Time                  2.293
= Slack Time                   17.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.628 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   18.291 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   18.516 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.252 |   1.140 |   18.768 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.418 |   19.046 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   2.000 |   19.628 | 
     | mips_core/U108               | I ^ -> O v  | INVDHD    | 0.165 | 0.097 |   2.097 |   19.725 | 
     | mips_core/U98                | A2 v -> O ^ | AOI22BHD  | 0.181 | 0.142 |   2.239 |   19.867 | 
     | mips_core/U96                | I1 ^ -> O v | ND2DHD    | 0.070 | 0.054 |   2.293 |   19.921 | 
     | mips_core/\pc_current_reg[1] | D v         | QDFFRBEHD | 0.070 | 0.000 |   2.293 |   19.921 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.628 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -16.965 | 
     | clk_m__L1_I1                 | I ^ -> O ^ | BUFCKGHD  | 0.215 | 0.225 |   0.887 |  -16.741 | 
     | clk_m__L2_I5                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.252 |   1.140 |  -16.488 | 
     | clk_m__L3_I51                | I ^ -> O ^ | BUFCKGHD  | 0.363 | 0.278 |   1.418 |  -16.211 | 
     | mips_core/\pc_current_reg[1] | CK ^       | QDFFRBEHD | 0.363 | 0.000 |   1.418 |  -16.211 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin mips_core/\pc_current_reg[0] /CK 
Endpoint:   mips_core/\pc_current_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.397
- Setup                         0.109
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.939
- Arrival Time                  2.183
= Slack Time                   17.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.756 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   18.419 | 
     | clk_m__L1_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.233 | 0.219 |   0.882 |   18.637 | 
     | clk_m__L2_I15                | I ^ -> O ^  | BUFCKHHD  | 0.332 | 0.246 |   1.128 |   18.883 | 
     | clk_m__L3_I154               | I ^ -> O ^  | BUFCKGHD  | 0.353 | 0.269 |   1.397 |   19.153 | 
     | mips_core/\pc_current_reg[0] | CK ^ -> Q ^ | QDFFRBEHD | 0.859 | 0.636 |   2.033 |   19.789 | 
     | mips_core/U105               | I2 ^ -> O v | ND2DHD    | 0.138 | 0.076 |   2.108 |   19.864 | 
     | mips_core/U103               | I1 v -> O ^ | ND3CHD    | 0.105 | 0.074 |   2.183 |   19.939 | 
     | mips_core/\pc_current_reg[0] | D ^         | QDFFRBEHD | 0.105 | 0.000 |   2.183 |   19.939 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.756 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -17.093 | 
     | clk_m__L1_I5                 | I ^ -> O ^ | BUFCKHHD  | 0.233 | 0.219 |   0.882 |  -16.874 | 
     | clk_m__L2_I15                | I ^ -> O ^ | BUFCKHHD  | 0.332 | 0.246 |   1.128 |  -16.628 | 
     | clk_m__L3_I154               | I ^ -> O ^ | BUFCKGHD  | 0.353 | 0.269 |   1.397 |  -16.359 | 
     | mips_core/\pc_current_reg[0] | CK ^       | QDFFRBEHD | 0.353 | 0.001 |   1.397 |  -16.358 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][8] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.421
- Setup                         0.130
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.941
- Arrival Time                  1.838
= Slack Time                   18.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.103 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.766 | 
     | clk_m__L1_I4                     | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.990 | 
     | clk_m__L2_I13                    | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.247 |   1.134 |   19.237 | 
     | clk_m__L3_I128                   | I ^ -> O ^  | BUFCKGHD | 0.386 | 0.286 |   1.420 |   19.523 | 
     | mips_core/datamem/\ram_reg[0][8] | CK ^ -> Q v | QDFFEHD  | 0.057 | 0.288 |   1.709 |   19.812 | 
     | mips_core/datamem/U6111          | B1 v -> O v | AO22CHD  | 0.060 | 0.129 |   1.838 |   19.941 | 
     | mips_core/datamem/\ram_reg[0][8] | D v         | QDFFEHD  | 0.060 | 0.000 |   1.838 |   19.941 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.103 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.440 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.216 | 
     | clk_m__L2_I13                    | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.247 |   1.134 |  -16.969 | 
     | clk_m__L3_I128                   | I ^ -> O ^ | BUFCKGHD | 0.386 | 0.286 |   1.420 |  -16.683 | 
     | mips_core/datamem/\ram_reg[0][8] | CK ^       | QDFFEHD  | 0.386 | 0.001 |   1.421 |  -16.682 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][3] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.372
- Setup                         0.135
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.888
- Arrival Time                  1.783
= Slack Time                   18.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.104 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.767 | 
     | clk_m__L1_I3                     | I ^ -> O ^  | BUFCKHHD | 0.249 | 0.235 |   0.898 |   19.003 | 
     | clk_m__L2_I11                    | I ^ -> O ^  | BUFCKHHD | 0.301 | 0.235 |   1.133 |   19.237 | 
     | clk_m__L3_I109                   | I ^ -> O ^  | BUFCKHHD | 0.298 | 0.239 |   1.372 |   19.476 | 
     | mips_core/datamem/\ram_reg[0][3] | CK ^ -> Q v | QDFFEHD  | 0.059 | 0.281 |   1.653 |   19.758 | 
     | mips_core/datamem/U6106          | B1 v -> O v | AO22CHD  | 0.060 | 0.130 |   1.783 |   19.888 | 
     | mips_core/datamem/\ram_reg[0][3] | D v         | QDFFEHD  | 0.060 | 0.000 |   1.783 |   19.888 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.104 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.441 | 
     | clk_m__L1_I3                     | I ^ -> O ^ | BUFCKHHD | 0.249 | 0.235 |   0.898 |  -17.206 | 
     | clk_m__L2_I11                    | I ^ -> O ^ | BUFCKHHD | 0.301 | 0.235 |   1.133 |  -16.971 | 
     | clk_m__L3_I109                   | I ^ -> O ^ | BUFCKHHD | 0.298 | 0.239 |   1.372 |  -16.733 | 
     | mips_core/datamem/\ram_reg[0][3] | CK ^       | QDFFEHD  | 0.298 | 0.001 |   1.372 |  -16.732 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][1] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
- Setup                         0.131
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.929
- Arrival Time                  1.822
= Slack Time                   18.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.107 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.770 | 
     | clk_m__L1_I4                     | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.994 | 
     | clk_m__L2_I13                    | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.247 |   1.134 |   19.241 | 
     | clk_m__L3_I131                   | I ^ -> O ^  | BUFCKGHD | 0.362 | 0.275 |   1.409 |   19.516 | 
     | mips_core/datamem/\ram_reg[0][1] | CK ^ -> Q v | QDFFEHD  | 0.056 | 0.286 |   1.695 |   19.802 | 
     | mips_core/datamem/U6104          | B1 v -> O v | AO22CHD  | 0.057 | 0.127 |   1.822 |   19.929 | 
     | mips_core/datamem/\ram_reg[0][1] | D v         | QDFFEHD  | 0.057 | 0.000 |   1.822 |   19.929 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.107 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.444 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.220 | 
     | clk_m__L2_I13                    | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.247 |   1.134 |  -16.973 | 
     | clk_m__L3_I131                   | I ^ -> O ^ | BUFCKGHD | 0.362 | 0.275 |   1.409 |  -16.698 | 
     | mips_core/datamem/\ram_reg[0][1] | CK ^       | QDFFEHD  | 0.362 | 0.000 |   1.410 |  -16.697 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][10] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.423
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.944
- Arrival Time                  1.836
= Slack Time                   18.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.107 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.770 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.994 | 
     | clk_m__L2_I14                     | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.250 |   1.137 |   19.244 | 
     | clk_m__L3_I142                    | I ^ -> O ^  | BUFCKGHD | 0.382 | 0.285 |   1.422 |   19.529 | 
     | mips_core/datamem/\ram_reg[0][10] | CK ^ -> Q v | QDFFEHD  | 0.058 | 0.289 |   1.711 |   19.818 | 
     | mips_core/datamem/U6113           | B1 v -> O v | AO22CHD  | 0.055 | 0.126 |   1.836 |   19.944 | 
     | mips_core/datamem/\ram_reg[0][10] | D v         | QDFFEHD  | 0.055 | 0.000 |   1.836 |   19.944 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.107 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.444 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.220 | 
     | clk_m__L2_I14                     | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.250 |   1.137 |  -16.970 | 
     | clk_m__L3_I142                    | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.422 |  -16.685 | 
     | mips_core/datamem/\ram_reg[0][10] | CK ^       | QDFFEHD  | 0.382 | 0.001 |   1.423 |  -16.684 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.418
- Setup                         0.130
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.938
- Arrival Time                  1.830
= Slack Time                   18.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.107 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.770 | 
     | clk_m__L1_I4                     | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.995 | 
     | clk_m__L2_I14                    | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.250 |   1.137 |   19.245 | 
     | clk_m__L3_I140                   | I ^ -> O ^  | BUFCKGHD | 0.370 | 0.280 |   1.417 |   19.524 | 
     | mips_core/datamem/\ram_reg[0][6] | CK ^ -> Q v | QDFFEHD  | 0.057 | 0.287 |   1.704 |   19.811 | 
     | mips_core/datamem/U6109          | B1 v -> O v | AO22CHD  | 0.056 | 0.126 |   1.830 |   19.938 | 
     | mips_core/datamem/\ram_reg[0][6] | D v         | QDFFEHD  | 0.056 | 0.000 |   1.830 |   19.938 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.107 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.445 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.220 | 
     | clk_m__L2_I14                    | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.250 |   1.137 |  -16.970 | 
     | clk_m__L3_I140                   | I ^ -> O ^ | BUFCKGHD | 0.370 | 0.280 |   1.417 |  -16.690 | 
     | mips_core/datamem/\ram_reg[0][6] | CK ^       | QDFFEHD  | 0.370 | 0.001 |   1.417 |  -16.690 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.421
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.942
- Arrival Time                  1.833
= Slack Time                   18.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.109 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.772 | 
     | clk_m__L1_I4                     | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.996 | 
     | clk_m__L2_I13                    | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.247 |   1.134 |   19.243 | 
     | clk_m__L3_I128                   | I ^ -> O ^  | BUFCKGHD | 0.386 | 0.286 |   1.420 |   19.529 | 
     | mips_core/datamem/\ram_reg[0][2] | CK ^ -> Q v | QDFFEHD  | 0.055 | 0.287 |   1.707 |   19.816 | 
     | mips_core/datamem/U6105          | B1 v -> O v | AO22CHD  | 0.056 | 0.126 |   1.833 |   19.942 | 
     | mips_core/datamem/\ram_reg[0][2] | D v         | QDFFEHD  | 0.056 | 0.000 |   1.833 |   19.942 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.109 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.446 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.222 | 
     | clk_m__L2_I13                    | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.247 |   1.134 |  -16.975 | 
     | clk_m__L3_I128                   | I ^ -> O ^ | BUFCKGHD | 0.386 | 0.286 |   1.420 |  -16.689 | 
     | mips_core/datamem/\ram_reg[0][2] | CK ^       | QDFFEHD  | 0.386 | 0.001 |   1.421 |  -16.688 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin mips_core/datamem/\ram_reg[179][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[179][5] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[179][5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.387
- Setup                         0.133
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.904
- Arrival Time                  1.795
= Slack Time                   18.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   18.110 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.772 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.249 | 0.235 |   0.898 |   19.008 | 
     | clk_m__L2_I11                      | I ^ -> O ^  | BUFCKHHD | 0.301 | 0.235 |   1.133 |   19.242 | 
     | clk_m__L3_I111                     | I ^ -> O ^  | BUFCKGHD | 0.329 | 0.254 |   1.387 |   19.496 | 
     | mips_core/datamem/\ram_reg[179][5] | CK ^ -> Q v | QDFFEHD  | 0.065 | 0.289 |   1.676 |   19.785 | 
     | mips_core/datamem/U4876            | B1 v -> O v | AO22CHD  | 0.059 | 0.119 |   1.795 |   19.904 | 
     | mips_core/datamem/\ram_reg[179][5] | D v         | QDFFEHD  | 0.059 | 0.000 |   1.795 |   19.904 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -18.110 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.447 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.249 | 0.235 |   0.898 |  -17.211 | 
     | clk_m__L2_I11                      | I ^ -> O ^ | BUFCKHHD | 0.301 | 0.235 |   1.133 |  -16.977 | 
     | clk_m__L3_I111                     | I ^ -> O ^ | BUFCKGHD | 0.329 | 0.254 |   1.387 |  -16.723 | 
     | mips_core/datamem/\ram_reg[179][5] | CK ^       | QDFFEHD  | 0.329 | 0.000 |   1.387 |  -16.722 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][12] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][12] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
- Setup                         0.131
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.929
- Arrival Time                  1.819
= Slack Time                   18.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.110 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.773 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.997 | 
     | clk_m__L2_I13                     | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.247 |   1.134 |   19.244 | 
     | clk_m__L3_I131                    | I ^ -> O ^  | BUFCKGHD | 0.362 | 0.275 |   1.409 |   19.519 | 
     | mips_core/datamem/\ram_reg[0][12] | CK ^ -> Q v | QDFFEHD  | 0.053 | 0.283 |   1.692 |   19.802 | 
     | mips_core/datamem/U6115           | B1 v -> O v | AO22CHD  | 0.058 | 0.127 |   1.819 |   19.929 | 
     | mips_core/datamem/\ram_reg[0][12] | D v         | QDFFEHD  | 0.058 | 0.000 |   1.819 |   19.929 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.110 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.447 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.222 | 
     | clk_m__L2_I13                     | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.247 |   1.134 |  -16.976 | 
     | clk_m__L3_I131                    | I ^ -> O ^ | BUFCKGHD | 0.362 | 0.275 |   1.409 |  -16.700 | 
     | mips_core/datamem/\ram_reg[0][12] | CK ^       | QDFFEHD  | 0.362 | 0.000 |   1.410 |  -16.700 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][11] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][11] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.423
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.943
- Arrival Time                  1.833
= Slack Time                   18.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.110 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.773 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.997 | 
     | clk_m__L2_I14                     | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.250 |   1.137 |   19.247 | 
     | clk_m__L3_I142                    | I ^ -> O ^  | BUFCKGHD | 0.382 | 0.285 |   1.422 |   19.532 | 
     | mips_core/datamem/\ram_reg[0][11] | CK ^ -> Q v | QDFFEHD  | 0.054 | 0.286 |   1.708 |   19.818 | 
     | mips_core/datamem/U6114           | B1 v -> O v | AO22CHD  | 0.056 | 0.126 |   1.833 |   19.943 | 
     | mips_core/datamem/\ram_reg[0][11] | D v         | QDFFEHD  | 0.056 | 0.000 |   1.833 |   19.943 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.110 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.447 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.223 | 
     | clk_m__L2_I14                     | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.250 |   1.137 |  -16.973 | 
     | clk_m__L3_I142                    | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.422 |  -16.688 | 
     | mips_core/datamem/\ram_reg[0][11] | CK ^       | QDFFEHD  | 0.382 | 0.001 |   1.423 |  -16.687 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][4] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
- Setup                         0.131
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.929
- Arrival Time                  1.818
= Slack Time                   18.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.111 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.773 | 
     | clk_m__L1_I4                     | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.998 | 
     | clk_m__L2_I13                    | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.247 |   1.134 |   19.245 | 
     | clk_m__L3_I131                   | I ^ -> O ^  | BUFCKGHD | 0.362 | 0.275 |   1.409 |   19.520 | 
     | mips_core/datamem/\ram_reg[0][4] | CK ^ -> Q v | QDFFEHD  | 0.051 | 0.282 |   1.691 |   19.802 | 
     | mips_core/datamem/U6107          | B1 v -> O v | AO22CHD  | 0.059 | 0.127 |   1.818 |   19.929 | 
     | mips_core/datamem/\ram_reg[0][4] | D v         | QDFFEHD  | 0.059 | 0.000 |   1.818 |   19.929 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.111 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.448 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.223 | 
     | clk_m__L2_I13                    | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.247 |   1.134 |  -16.976 | 
     | clk_m__L3_I131                   | I ^ -> O ^ | BUFCKGHD | 0.362 | 0.275 |   1.409 |  -16.701 | 
     | mips_core/datamem/\ram_reg[0][4] | CK ^       | QDFFEHD  | 0.362 | 0.001 |   1.410 |  -16.701 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][13] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][13] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.402
- Setup                         0.130
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.922
- Arrival Time                  1.812
= Slack Time                   18.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.111 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.773 | 
     | clk_m__L1_I3                      | I ^ -> O ^  | BUFCKHHD | 0.249 | 0.235 |   0.898 |   19.009 | 
     | clk_m__L2_I11                     | I ^ -> O ^  | BUFCKHHD | 0.301 | 0.235 |   1.133 |   19.243 | 
     | clk_m__L3_I112                    | I ^ -> O ^  | BUFCKGHD | 0.362 | 0.269 |   1.402 |   19.513 | 
     | mips_core/datamem/\ram_reg[0][13] | CK ^ -> Q v | QDFFEHD  | 0.055 | 0.285 |   1.687 |   19.798 | 
     | mips_core/datamem/U6116           | B1 v -> O v | AO22CHD  | 0.055 | 0.125 |   1.812 |   19.922 | 
     | mips_core/datamem/\ram_reg[0][13] | D v         | QDFFEHD  | 0.055 | 0.000 |   1.812 |   19.922 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.111 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.448 | 
     | clk_m__L1_I3                      | I ^ -> O ^ | BUFCKHHD | 0.249 | 0.235 |   0.898 |  -17.212 | 
     | clk_m__L2_I11                     | I ^ -> O ^ | BUFCKHHD | 0.301 | 0.235 |   1.133 |  -16.978 | 
     | clk_m__L3_I112                    | I ^ -> O ^ | BUFCKGHD | 0.362 | 0.269 |   1.402 |  -16.708 | 
     | mips_core/datamem/\ram_reg[0][13] | CK ^       | QDFFEHD  | 0.362 | 0.000 |   1.402 |  -16.708 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][14] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][14] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.421
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.942
- Arrival Time                  1.831
= Slack Time                   18.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.111 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.774 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.998 | 
     | clk_m__L2_I13                     | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.247 |   1.134 |   19.245 | 
     | clk_m__L3_I128                    | I ^ -> O ^  | BUFCKGHD | 0.386 | 0.286 |   1.420 |   19.531 | 
     | mips_core/datamem/\ram_reg[0][14] | CK ^ -> Q v | QDFFEHD  | 0.055 | 0.287 |   1.707 |   19.818 | 
     | mips_core/datamem/U6117           | B1 v -> O v | AO22CHD  | 0.054 | 0.124 |   1.831 |   19.942 | 
     | mips_core/datamem/\ram_reg[0][14] | D v         | QDFFEHD  | 0.054 | 0.000 |   1.831 |   19.942 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.111 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.448 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.224 | 
     | clk_m__L2_I13                     | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.247 |   1.134 |  -16.977 | 
     | clk_m__L3_I128                    | I ^ -> O ^ | BUFCKGHD | 0.386 | 0.286 |   1.420 |  -16.690 | 
     | mips_core/datamem/\ram_reg[0][14] | CK ^       | QDFFEHD  | 0.386 | 0.001 |   1.421 |  -16.690 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.409
- Setup                         0.130
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.929
- Arrival Time                  1.818
= Slack Time                   18.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.112 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.774 | 
     | clk_m__L1_I4                     | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   18.999 | 
     | clk_m__L2_I13                    | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.247 |   1.134 |   19.246 | 
     | clk_m__L3_I131                   | I ^ -> O ^  | BUFCKGHD | 0.362 | 0.275 |   1.409 |   19.521 | 
     | mips_core/datamem/\ram_reg[0][0] | CK ^ -> Q v | QDFFEHD  | 0.055 | 0.285 |   1.694 |   19.806 | 
     | mips_core/datamem/U6103          | B1 v -> O v | AO22CHD  | 0.054 | 0.124 |   1.818 |   19.929 | 
     | mips_core/datamem/\ram_reg[0][0] | D v         | QDFFEHD  | 0.054 | 0.000 |   1.818 |   19.929 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.112 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.449 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.224 | 
     | clk_m__L2_I13                    | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.247 |   1.134 |  -16.977 | 
     | clk_m__L3_I131                   | I ^ -> O ^ | BUFCKGHD | 0.362 | 0.275 |   1.409 |  -16.702 | 
     | mips_core/datamem/\ram_reg[0][0] | CK ^       | QDFFEHD  | 0.362 | 0.000 |   1.409 |  -16.702 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][7] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.403
- Setup                         0.130
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.923
- Arrival Time                  1.810
= Slack Time                   18.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.112 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.775 | 
     | clk_m__L1_I3                     | I ^ -> O ^  | BUFCKHHD | 0.249 | 0.235 |   0.898 |   19.011 | 
     | clk_m__L2_I11                    | I ^ -> O ^  | BUFCKHHD | 0.301 | 0.235 |   1.133 |   19.245 | 
     | clk_m__L3_I112                   | I ^ -> O ^  | BUFCKGHD | 0.362 | 0.269 |   1.402 |   19.514 | 
     | mips_core/datamem/\ram_reg[0][7] | CK ^ -> Q v | QDFFEHD  | 0.055 | 0.285 |   1.687 |   19.799 | 
     | mips_core/datamem/U6110          | B1 v -> O v | AO22CHD  | 0.053 | 0.123 |   1.810 |   19.923 | 
     | mips_core/datamem/\ram_reg[0][7] | D v         | QDFFEHD  | 0.053 | 0.000 |   1.810 |   19.923 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.112 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.449 | 
     | clk_m__L1_I3                     | I ^ -> O ^ | BUFCKHHD | 0.249 | 0.235 |   0.898 |  -17.214 | 
     | clk_m__L2_I11                    | I ^ -> O ^ | BUFCKHHD | 0.301 | 0.235 |   1.133 |  -16.979 | 
     | clk_m__L3_I112                   | I ^ -> O ^ | BUFCKGHD | 0.362 | 0.269 |   1.402 |  -16.710 | 
     | mips_core/datamem/\ram_reg[0][7] | CK ^       | QDFFEHD  | 0.362 | 0.000 |   1.403 |  -16.710 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin mips_core/datamem/\ram_reg[88][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[88][15] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[88][15] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.414
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.935
- Arrival Time                  1.823
= Slack Time                   18.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   18.113 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.776 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.233 | 0.219 |   0.882 |   18.994 | 
     | clk_m__L2_I17                      | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.250 |   1.132 |   19.245 | 
     | clk_m__L3_I174                     | I ^ -> O ^  | BUFCKGHD | 0.378 | 0.282 |   1.414 |   19.527 | 
     | mips_core/datamem/\ram_reg[88][15] | CK ^ -> Q v | QDFFEHD  | 0.064 | 0.293 |   1.707 |   19.820 | 
     | mips_core/datamem/U3430            | B1 v -> O v | AO22CHD  | 0.055 | 0.115 |   1.823 |   19.935 | 
     | mips_core/datamem/\ram_reg[88][15] | D v         | QDFFEHD  | 0.055 | 0.000 |   1.823 |   19.935 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -18.113 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.450 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -17.231 | 
     | clk_m__L2_I17                      | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.250 |   1.132 |  -16.981 | 
     | clk_m__L3_I174                     | I ^ -> O ^ | BUFCKGHD | 0.378 | 0.282 |   1.414 |  -16.699 | 
     | mips_core/datamem/\ram_reg[88][15] | CK ^       | QDFFEHD  | 0.378 | 0.000 |   1.414 |  -16.698 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][15] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][15] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.421
- Setup                         0.128
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.942
- Arrival Time                  1.829
= Slack Time                   18.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.114 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.777 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   19.001 | 
     | clk_m__L2_I13                     | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.247 |   1.134 |   19.248 | 
     | clk_m__L3_I128                    | I ^ -> O ^  | BUFCKGHD | 0.386 | 0.286 |   1.420 |   19.534 | 
     | mips_core/datamem/\ram_reg[0][15] | CK ^ -> Q v | QDFFEHD  | 0.054 | 0.286 |   1.706 |   19.820 | 
     | mips_core/datamem/U6118           | B1 v -> O v | AO22CHD  | 0.052 | 0.122 |   1.829 |   19.942 | 
     | mips_core/datamem/\ram_reg[0][15] | D v         | QDFFEHD  | 0.052 | 0.000 |   1.829 |   19.942 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.114 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.451 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.227 | 
     | clk_m__L2_I13                     | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.247 |   1.134 |  -16.980 | 
     | clk_m__L3_I128                    | I ^ -> O ^ | BUFCKGHD | 0.386 | 0.286 |   1.420 |  -16.694 | 
     | mips_core/datamem/\ram_reg[0][15] | CK ^       | QDFFEHD  | 0.386 | 0.001 |   1.421 |  -16.693 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin mips_core/datamem/\ram_reg[4][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[4][3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[4][3] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.418
- Setup                         0.130
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.937
- Arrival Time                  1.823
= Slack Time                   18.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.114 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.777 | 
     | clk_m__L1_I4                     | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   19.001 | 
     | clk_m__L2_I14                    | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.250 |   1.137 |   19.251 | 
     | clk_m__L3_I140                   | I ^ -> O ^  | BUFCKGHD | 0.370 | 0.280 |   1.417 |   19.531 | 
     | mips_core/datamem/\ram_reg[4][3] | CK ^ -> Q v | QDFFEHD  | 0.061 | 0.290 |   1.707 |   19.821 | 
     | mips_core/datamem/U2074          | B1 v -> O v | AO22CHD  | 0.057 | 0.116 |   1.823 |   19.937 | 
     | mips_core/datamem/\ram_reg[4][3] | D v         | QDFFEHD  | 0.057 | 0.000 |   1.823 |   19.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.114 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.451 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.227 | 
     | clk_m__L2_I14                    | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.250 |   1.137 |  -16.977 | 
     | clk_m__L3_I140                   | I ^ -> O ^ | BUFCKGHD | 0.370 | 0.280 |   1.417 |  -16.697 | 
     | mips_core/datamem/\ram_reg[4][3] | CK ^       | QDFFEHD  | 0.370 | 0.001 |   1.417 |  -16.696 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][5] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.372
- Setup                         0.134
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.888
- Arrival Time                  1.774
= Slack Time                   18.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.114 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.777 | 
     | clk_m__L1_I3                     | I ^ -> O ^  | BUFCKHHD | 0.249 | 0.235 |   0.898 |   19.012 | 
     | clk_m__L2_I11                    | I ^ -> O ^  | BUFCKHHD | 0.301 | 0.235 |   1.133 |   19.247 | 
     | clk_m__L3_I109                   | I ^ -> O ^  | BUFCKHHD | 0.298 | 0.239 |   1.372 |   19.486 | 
     | mips_core/datamem/\ram_reg[0][5] | CK ^ -> Q v | QDFFEHD  | 0.055 | 0.278 |   1.649 |   19.764 | 
     | mips_core/datamem/U6108          | B1 v -> O v | AO22CHD  | 0.055 | 0.125 |   1.774 |   19.888 | 
     | mips_core/datamem/\ram_reg[0][5] | D v         | QDFFEHD  | 0.055 | 0.000 |   1.774 |   19.888 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.114 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.451 | 
     | clk_m__L1_I3                     | I ^ -> O ^ | BUFCKHHD | 0.249 | 0.235 |   0.898 |  -17.216 | 
     | clk_m__L2_I11                    | I ^ -> O ^ | BUFCKHHD | 0.301 | 0.235 |   1.133 |  -16.981 | 
     | clk_m__L3_I109                   | I ^ -> O ^ | BUFCKHHD | 0.298 | 0.239 |   1.372 |  -16.742 | 
     | mips_core/datamem/\ram_reg[0][5] | CK ^       | QDFFEHD  | 0.298 | 0.001 |   1.372 |  -16.742 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][9] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.423
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.944
- Arrival Time                  1.829
= Slack Time                   18.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.115 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.778 | 
     | clk_m__L1_I4                     | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   19.002 | 
     | clk_m__L2_I14                    | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.250 |   1.137 |   19.252 | 
     | clk_m__L3_I142                   | I ^ -> O ^  | BUFCKGHD | 0.382 | 0.285 |   1.422 |   19.537 | 
     | mips_core/datamem/\ram_reg[0][9] | CK ^ -> Q v | QDFFEHD  | 0.052 | 0.284 |   1.706 |   19.821 | 
     | mips_core/datamem/U6112          | B1 v -> O v | AO22CHD  | 0.054 | 0.123 |   1.829 |   19.944 | 
     | mips_core/datamem/\ram_reg[0][9] | D v         | QDFFEHD  | 0.054 | 0.000 |   1.829 |   19.944 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.115 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.452 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.228 | 
     | clk_m__L2_I14                    | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.250 |   1.137 |  -16.977 | 
     | clk_m__L3_I142                   | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.422 |  -16.693 | 
     | mips_core/datamem/\ram_reg[0][9] | CK ^       | QDFFEHD  | 0.382 | 0.001 |   1.423 |  -16.692 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin mips_core/datamem/\ram_reg[107][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[107][3] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[107][3] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.417
- Setup                         0.132
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.935
- Arrival Time                  1.819
= Slack Time                   18.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   18.116 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.778 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.254 | 0.240 |   0.903 |   19.018 | 
     | clk_m__L2_I8                       | I ^ -> O ^  | BUFCKHHD | 0.350 | 0.257 |   1.160 |   19.275 | 
     | clk_m__L3_I83                      | I ^ -> O ^  | BUFCKHHD | 0.324 | 0.257 |   1.417 |   19.532 | 
     | mips_core/datamem/\ram_reg[107][3] | CK ^ -> Q v | QDFFEHD  | 0.064 | 0.288 |   1.705 |   19.820 | 
     | mips_core/datamem/U3722            | B1 v -> O v | AO22CHD  | 0.054 | 0.115 |   1.819 |   19.935 | 
     | mips_core/datamem/\ram_reg[107][3] | D v         | QDFFEHD  | 0.054 | 0.000 |   1.819 |   19.935 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -18.116 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.453 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.254 | 0.240 |   0.903 |  -17.213 | 
     | clk_m__L2_I8                       | I ^ -> O ^ | BUFCKHHD | 0.350 | 0.257 |   1.160 |  -16.956 | 
     | clk_m__L3_I83                      | I ^ -> O ^ | BUFCKHHD | 0.324 | 0.257 |   1.417 |  -16.699 | 
     | mips_core/datamem/\ram_reg[107][3] | CK ^       | QDFFEHD  | 0.324 | 0.000 |   1.417 |  -16.698 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin mips_core/datamem/\ram_reg[32][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[32][5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[32][5] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.393
- Setup                         0.132
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.911
- Arrival Time                  1.795
= Slack Time                   18.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.116 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.779 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   19.003 | 
     | clk_m__L2_I14                     | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.250 |   1.137 |   19.253 | 
     | clk_m__L3_I138                    | I ^ -> O ^  | BUFCKHHD | 0.322 | 0.255 |   1.392 |   19.508 | 
     | mips_core/datamem/\ram_reg[32][5] | CK ^ -> Q v | QDFFEHD  | 0.064 | 0.288 |   1.680 |   19.796 | 
     | mips_core/datamem/U2524           | B1 v -> O v | AO22CHD  | 0.055 | 0.115 |   1.795 |   19.911 | 
     | mips_core/datamem/\ram_reg[32][5] | D v         | QDFFEHD  | 0.055 | 0.000 |   1.795 |   19.911 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.116 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.453 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.229 | 
     | clk_m__L2_I14                     | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.250 |   1.137 |  -16.978 | 
     | clk_m__L3_I138                    | I ^ -> O ^ | BUFCKHHD | 0.322 | 0.255 |   1.392 |  -16.723 | 
     | mips_core/datamem/\ram_reg[32][5] | CK ^       | QDFFEHD  | 0.322 | 0.001 |   1.393 |  -16.723 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin mips_core/datamem/\ram_reg[2][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[2][11] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[2][11] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.418
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.938
- Arrival Time                  1.822
= Slack Time                   18.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.116 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.779 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   19.003 | 
     | clk_m__L2_I14                     | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.250 |   1.137 |   19.253 | 
     | clk_m__L3_I140                    | I ^ -> O ^  | BUFCKGHD | 0.370 | 0.280 |   1.417 |   19.533 | 
     | mips_core/datamem/\ram_reg[2][11] | CK ^ -> Q v | QDFFEHD  | 0.062 | 0.291 |   1.708 |   19.824 | 
     | mips_core/datamem/U2050           | B1 v -> O v | AO22CHD  | 0.054 | 0.114 |   1.822 |   19.938 | 
     | mips_core/datamem/\ram_reg[2][11] | D v         | QDFFEHD  | 0.054 | 0.000 |   1.822 |   19.938 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.116 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.453 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.229 | 
     | clk_m__L2_I14                     | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.250 |   1.137 |  -16.979 | 
     | clk_m__L3_I140                    | I ^ -> O ^ | BUFCKGHD | 0.370 | 0.280 |   1.417 |  -16.699 | 
     | mips_core/datamem/\ram_reg[2][11] | CK ^       | QDFFEHD  | 0.370 | 0.001 |   1.417 |  -16.698 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin mips_core/datamem/\ram_reg[46][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[46][6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[46][6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.422
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.942
- Arrival Time                  1.826
= Slack Time                   18.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.117 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.780 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.220 | 0.224 |   0.887 |   19.004 | 
     | clk_m__L2_I14                     | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.250 |   1.137 |   19.254 | 
     | clk_m__L3_I139                    | I ^ -> O ^  | BUFCKGHD | 0.379 | 0.284 |   1.421 |   19.538 | 
     | mips_core/datamem/\ram_reg[46][6] | CK ^ -> Q v | QDFFEHD  | 0.059 | 0.289 |   1.711 |   19.827 | 
     | mips_core/datamem/U2749           | B1 v -> O v | AO22CHD  | 0.056 | 0.115 |   1.826 |   19.942 | 
     | mips_core/datamem/\ram_reg[46][6] | D v         | QDFFEHD  | 0.056 | 0.000 |   1.826 |   19.942 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.117 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.454 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -17.229 | 
     | clk_m__L2_I14                     | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.250 |   1.137 |  -16.979 | 
     | clk_m__L3_I139                    | I ^ -> O ^ | BUFCKGHD | 0.379 | 0.284 |   1.421 |  -16.695 | 
     | mips_core/datamem/\ram_reg[46][6] | CK ^       | QDFFEHD  | 0.379 | 0.001 |   1.422 |  -16.695 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin mips_core/datamem/\ram_reg[177][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[177][13] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[177][13] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.387
- Setup                         0.132
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.905
- Arrival Time                  1.788
= Slack Time                   18.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   18.117 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.780 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.249 | 0.235 |   0.898 |   19.015 | 
     | clk_m__L2_I11                       | I ^ -> O ^  | BUFCKHHD | 0.301 | 0.235 |   1.133 |   19.250 | 
     | clk_m__L3_I111                      | I ^ -> O ^  | BUFCKGHD | 0.329 | 0.254 |   1.387 |   19.503 | 
     | mips_core/datamem/\ram_reg[177][13] | CK ^ -> Q v | QDFFEHD  | 0.061 | 0.286 |   1.673 |   19.789 | 
     | mips_core/datamem/U4852             | B1 v -> O v | AO22CHD  | 0.056 | 0.115 |   1.788 |   19.905 | 
     | mips_core/datamem/\ram_reg[177][13] | D v         | QDFFEHD  | 0.056 | 0.000 |   1.788 |   19.905 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -18.117 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.454 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.249 | 0.235 |   0.898 |  -17.219 | 
     | clk_m__L2_I11                       | I ^ -> O ^ | BUFCKHHD | 0.301 | 0.235 |   1.133 |  -16.984 | 
     | clk_m__L3_I111                      | I ^ -> O ^ | BUFCKGHD | 0.329 | 0.254 |   1.387 |  -16.730 | 
     | mips_core/datamem/\ram_reg[177][13] | CK ^       | QDFFEHD  | 0.329 | 0.000 |   1.387 |  -16.730 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin mips_core/datamem/\ram_reg[223][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[223][12] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[223][12] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.412
- Setup                         0.133
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.930
- Arrival Time                  1.812
= Slack Time                   18.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   18.117 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.780 | 
     | clk_m__L1_I2                        | I ^ -> O ^  | BUFCKHHD | 0.254 | 0.240 |   0.903 |   19.020 | 
     | clk_m__L2_I7                        | I ^ -> O ^  | BUFCKHHD | 0.349 | 0.256 |   1.159 |   19.276 | 
     | clk_m__L3_I74                       | I ^ -> O ^  | BUFCKHHD | 0.313 | 0.252 |   1.411 |   19.529 | 
     | mips_core/datamem/\ram_reg[223][12] | CK ^ -> Q v | QDFFEHD  | 0.064 | 0.287 |   1.699 |   19.816 | 
     | mips_core/datamem/U5587             | B1 v -> O v | AO22CHD  | 0.053 | 0.114 |   1.812 |   19.930 | 
     | mips_core/datamem/\ram_reg[223][12] | D v         | QDFFEHD  | 0.053 | 0.000 |   1.812 |   19.930 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -18.117 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.454 | 
     | clk_m__L1_I2                        | I ^ -> O ^ | BUFCKHHD | 0.254 | 0.240 |   0.903 |  -17.214 | 
     | clk_m__L2_I7                        | I ^ -> O ^ | BUFCKHHD | 0.349 | 0.256 |   1.159 |  -16.958 | 
     | clk_m__L3_I74                       | I ^ -> O ^ | BUFCKHHD | 0.313 | 0.252 |   1.411 |  -16.706 | 
     | mips_core/datamem/\ram_reg[223][12] | CK ^       | QDFFEHD  | 0.313 | 0.001 |   1.412 |  -16.705 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin mips_core/datamem/\ram_reg[8][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[8][3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[8][3] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.375
- Setup                         0.133
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.891
- Arrival Time                  1.774
= Slack Time                   18.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |          |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^       |          | 0.000 |       |   0.000 |   18.117 | 
     | in1                              | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.780 | 
     | clk_m__L1_I3                     | I ^ -> O ^  | BUFCKHHD | 0.249 | 0.235 |   0.898 |   19.016 | 
     | clk_m__L2_I11                    | I ^ -> O ^  | BUFCKHHD | 0.301 | 0.235 |   1.133 |   19.250 | 
     | clk_m__L3_I110                   | I ^ -> O ^  | BUFCKHHD | 0.304 | 0.241 |   1.374 |   19.491 | 
     | mips_core/datamem/\ram_reg[8][3] | CK ^ -> Q v | QDFFEHD  | 0.064 | 0.285 |   1.660 |   19.777 | 
     | mips_core/datamem/U2138          | B1 v -> O v | AO22CHD  | 0.054 | 0.115 |   1.774 |   19.891 | 
     | mips_core/datamem/\ram_reg[8][3] | D v         | QDFFEHD  | 0.054 | 0.000 |   1.774 |   19.891 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -18.117 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.454 | 
     | clk_m__L1_I3                     | I ^ -> O ^ | BUFCKHHD | 0.249 | 0.235 |   0.898 |  -17.219 | 
     | clk_m__L2_I11                    | I ^ -> O ^ | BUFCKHHD | 0.301 | 0.235 |   1.133 |  -16.984 | 
     | clk_m__L3_I110                   | I ^ -> O ^ | BUFCKHHD | 0.304 | 0.241 |   1.374 |  -16.743 | 
     | mips_core/datamem/\ram_reg[8][3] | CK ^       | QDFFEHD  | 0.304 | 0.001 |   1.375 |  -16.742 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin mips_core/datamem/\ram_reg[239][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[239][10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[239][10] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.416
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.937
- Arrival Time                  1.820
= Slack Time                   18.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   18.117 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.780 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.215 | 0.225 |   0.887 |   19.005 | 
     | clk_m__L2_I5                        | I ^ -> O ^  | BUFCKHHD | 0.357 | 0.252 |   1.140 |   19.257 | 
     | clk_m__L3_I52                       | I ^ -> O ^  | BUFCKGHD | 0.360 | 0.276 |   1.416 |   19.533 | 
     | mips_core/datamem/\ram_reg[239][10] | CK ^ -> Q v | QDFFEHD  | 0.066 | 0.293 |   1.709 |   19.827 | 
     | mips_core/datamem/U5841             | B1 v -> O v | AO22CHD  | 0.048 | 0.110 |   1.820 |   19.937 | 
     | mips_core/datamem/\ram_reg[239][10] | D v         | QDFFEHD  | 0.048 | 0.000 |   1.820 |   19.937 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -18.117 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.454 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -17.230 | 
     | clk_m__L2_I5                        | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.252 |   1.140 |  -16.977 | 
     | clk_m__L3_I52                       | I ^ -> O ^ | BUFCKGHD | 0.360 | 0.276 |   1.416 |  -16.702 | 
     | mips_core/datamem/\ram_reg[239][10] | CK ^       | QDFFEHD  | 0.360 | 0.000 |   1.416 |  -16.701 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin mips_core/datamem/\ram_reg[74][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[74][7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[74][7] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.420
- Setup                         0.132
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.938
- Arrival Time                  1.820
= Slack Time                   18.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.118 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.781 | 
     | clk_m__L1_I2                      | I ^ -> O ^  | BUFCKHHD | 0.254 | 0.240 |   0.903 |   19.021 | 
     | clk_m__L2_I6                      | I ^ -> O ^  | BUFCKHHD | 0.354 | 0.259 |   1.161 |   19.279 | 
     | clk_m__L3_I67                     | I ^ -> O ^  | BUFCKHHD | 0.325 | 0.258 |   1.420 |   19.538 | 
     | mips_core/datamem/\ram_reg[74][7] | CK ^ -> Q v | QDFFEHD  | 0.062 | 0.286 |   1.706 |   19.824 | 
     | mips_core/datamem/U3198           | B1 v -> O v | AO22CHD  | 0.054 | 0.114 |   1.820 |   19.938 | 
     | mips_core/datamem/\ram_reg[74][7] | D v         | QDFFEHD  | 0.054 | 0.000 |   1.820 |   19.938 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.118 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.455 | 
     | clk_m__L1_I2                      | I ^ -> O ^ | BUFCKHHD | 0.254 | 0.240 |   0.903 |  -17.215 | 
     | clk_m__L2_I6                      | I ^ -> O ^ | BUFCKHHD | 0.354 | 0.259 |   1.161 |  -16.956 | 
     | clk_m__L3_I67                     | I ^ -> O ^ | BUFCKHHD | 0.325 | 0.258 |   1.420 |  -16.698 | 
     | mips_core/datamem/\ram_reg[74][7] | CK ^       | QDFFEHD  | 0.325 | 0.000 |   1.420 |  -16.698 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin mips_core/datamem/\ram_reg[52][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[52][11] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[52][11] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.414
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.935
- Arrival Time                  1.817
= Slack Time                   18.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   18.118 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.781 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.233 | 0.219 |   0.882 |   19.000 | 
     | clk_m__L2_I17                      | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.250 |   1.132 |   19.250 | 
     | clk_m__L3_I170                     | I ^ -> O ^  | BUFCKGHD | 0.377 | 0.282 |   1.414 |   19.532 | 
     | mips_core/datamem/\ram_reg[52][11] | CK ^ -> Q v | QDFFEHD  | 0.059 | 0.289 |   1.703 |   19.821 | 
     | mips_core/datamem/U2850            | B1 v -> O v | AO22CHD  | 0.054 | 0.114 |   1.817 |   19.935 | 
     | mips_core/datamem/\ram_reg[52][11] | D v         | QDFFEHD  | 0.054 | 0.000 |   1.817 |   19.935 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -18.118 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.455 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -17.236 | 
     | clk_m__L2_I17                      | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.250 |   1.132 |  -16.986 | 
     | clk_m__L3_I170                     | I ^ -> O ^ | BUFCKGHD | 0.377 | 0.282 |   1.414 |  -16.704 | 
     | mips_core/datamem/\ram_reg[52][11] | CK ^       | QDFFEHD  | 0.377 | 0.001 |   1.414 |  -16.704 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin mips_core/datamem/\ram_reg[160][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[160][8] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[160][8] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.402
- Setup                         0.132
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.920
- Arrival Time                  1.801
= Slack Time                   18.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   18.118 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.781 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.250 | 0.238 |   0.901 |   19.020 | 
     | clk_m__L2_I2                       | I ^ -> O ^  | BUFCKHHD | 0.323 | 0.245 |   1.146 |   19.264 | 
     | clk_m__L3_I24                      | I ^ -> O ^  | BUFCKHHD | 0.328 | 0.255 |   1.401 |   19.519 | 
     | mips_core/datamem/\ram_reg[160][8] | CK ^ -> Q v | QDFFEHD  | 0.060 | 0.286 |   1.687 |   19.805 | 
     | mips_core/datamem/U4575            | B1 v -> O v | AO22CHD  | 0.055 | 0.115 |   1.801 |   19.920 | 
     | mips_core/datamem/\ram_reg[160][8] | D v         | QDFFEHD  | 0.055 | 0.000 |   1.801 |   19.920 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -18.118 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.455 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.250 | 0.238 |   0.901 |  -17.217 | 
     | clk_m__L2_I2                       | I ^ -> O ^ | BUFCKHHD | 0.323 | 0.245 |   1.146 |  -16.972 | 
     | clk_m__L3_I24                      | I ^ -> O ^ | BUFCKHHD | 0.328 | 0.255 |   1.401 |  -16.717 | 
     | mips_core/datamem/\ram_reg[160][8] | CK ^       | QDFFEHD  | 0.328 | 0.001 |   1.402 |  -16.717 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin mips_core/datamem/\ram_reg[89][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[89][6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[89][6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
- Setup                         0.128
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.932
- Arrival Time                  1.814
= Slack Time                   18.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.118 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.781 | 
     | clk_m__L1_I5                      | I ^ -> O ^  | BUFCKHHD | 0.233 | 0.219 |   0.882 |   19.000 | 
     | clk_m__L2_I16                     | I ^ -> O ^  | BUFCKHHD | 0.340 | 0.250 |   1.131 |   19.249 | 
     | clk_m__L3_I158                    | I ^ -> O ^  | BUFCKGHD | 0.370 | 0.278 |   1.409 |   19.528 | 
     | mips_core/datamem/\ram_reg[89][6] | CK ^ -> Q v | QDFFEHD  | 0.066 | 0.295 |   1.704 |   19.823 | 
     | mips_core/datamem/U3437           | B1 v -> O v | AO22CHD  | 0.047 | 0.110 |   1.814 |   19.932 | 
     | mips_core/datamem/\ram_reg[89][6] | D v         | QDFFEHD  | 0.047 | 0.000 |   1.814 |   19.932 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.118 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.455 | 
     | clk_m__L1_I5                      | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -17.237 | 
     | clk_m__L2_I16                     | I ^ -> O ^ | BUFCKHHD | 0.340 | 0.250 |   1.131 |  -16.987 | 
     | clk_m__L3_I158                    | I ^ -> O ^ | BUFCKGHD | 0.370 | 0.278 |   1.409 |  -16.709 | 
     | mips_core/datamem/\ram_reg[89][6] | CK ^       | QDFFEHD  | 0.370 | 0.001 |   1.410 |  -16.708 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin mips_core/datamem/\ram_reg[95][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[95][2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[95][2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.403
- Setup                         0.129
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.924
- Arrival Time                  1.806
= Slack Time                   18.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.118 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.781 | 
     | clk_m__L1_I5                      | I ^ -> O ^  | BUFCKHHD | 0.233 | 0.219 |   0.882 |   19.000 | 
     | clk_m__L2_I15                     | I ^ -> O ^  | BUFCKHHD | 0.332 | 0.246 |   1.127 |   19.246 | 
     | clk_m__L3_I148                    | I ^ -> O ^  | BUFCKGHD | 0.364 | 0.275 |   1.402 |   19.520 | 
     | mips_core/datamem/\ram_reg[95][2] | CK ^ -> Q v | QDFFEHD  | 0.066 | 0.294 |   1.696 |   19.814 | 
     | mips_core/datamem/U3529           | B1 v -> O v | AO22CHD  | 0.047 | 0.110 |   1.806 |   19.924 | 
     | mips_core/datamem/\ram_reg[95][2] | D v         | QDFFEHD  | 0.047 | 0.000 |   1.806 |   19.924 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.118 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.455 | 
     | clk_m__L1_I5                      | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -17.237 | 
     | clk_m__L2_I15                     | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -16.991 | 
     | clk_m__L3_I148                    | I ^ -> O ^ | BUFCKGHD | 0.364 | 0.275 |   1.402 |  -16.716 | 
     | mips_core/datamem/\ram_reg[95][2] | CK ^       | QDFFEHD  | 0.364 | 0.001 |   1.403 |  -16.716 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin mips_core/datamem/\ram_reg[77][1] /CK 
Endpoint:   mips_core/datamem/\ram_reg[77][1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[77][1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.414
- Setup                         0.133
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.931
- Arrival Time                  1.812
= Slack Time                   18.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   18.118 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.781 | 
     | clk_m__L1_I2                      | I ^ -> O ^  | BUFCKHHD | 0.254 | 0.240 |   0.903 |   19.021 | 
     | clk_m__L2_I6                      | I ^ -> O ^  | BUFCKHHD | 0.354 | 0.259 |   1.161 |   19.280 | 
     | clk_m__L3_I61                     | I ^ -> O ^  | BUFCKHHD | 0.312 | 0.252 |   1.414 |   19.532 | 
     | mips_core/datamem/\ram_reg[77][1] | CK ^ -> Q v | QDFFEHD  | 0.059 | 0.283 |   1.696 |   19.815 | 
     | mips_core/datamem/U3240           | B1 v -> O v | AO22CHD  | 0.057 | 0.116 |   1.812 |   19.931 | 
     | mips_core/datamem/\ram_reg[77][1] | D v         | QDFFEHD  | 0.057 | 0.000 |   1.812 |   19.931 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -18.118 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.456 | 
     | clk_m__L1_I2                      | I ^ -> O ^ | BUFCKHHD | 0.254 | 0.240 |   0.903 |  -17.216 | 
     | clk_m__L2_I6                      | I ^ -> O ^ | BUFCKHHD | 0.354 | 0.259 |   1.161 |  -16.957 | 
     | clk_m__L3_I61                     | I ^ -> O ^ | BUFCKHHD | 0.312 | 0.252 |   1.414 |  -16.705 | 
     | mips_core/datamem/\ram_reg[77][1] | CK ^       | QDFFEHD  | 0.312 | 0.001 |   1.414 |  -16.704 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin mips_core/datamem/\ram_reg[56][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[56][11] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[56][11] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.413
- Setup                         0.128
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.935
- Arrival Time                  1.816
= Slack Time                   18.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   18.119 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.313 | 0.663 |   0.663 |   18.782 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.233 | 0.219 |   0.882 |   19.001 | 
     | clk_m__L2_I17                      | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.250 |   1.132 |   19.251 | 
     | clk_m__L3_I171                     | I ^ -> O ^  | BUFCKGHD | 0.375 | 0.281 |   1.413 |   19.532 | 
     | mips_core/datamem/\ram_reg[56][11] | CK ^ -> Q v | QDFFEHD  | 0.065 | 0.293 |   1.706 |   19.825 | 
     | mips_core/datamem/U2914            | B1 v -> O v | AO22CHD  | 0.048 | 0.110 |   1.816 |   19.935 | 
     | mips_core/datamem/\ram_reg[56][11] | D v         | QDFFEHD  | 0.048 | 0.000 |   1.816 |   19.935 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -18.119 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -17.456 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -17.237 | 
     | clk_m__L2_I17                      | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.250 |   1.132 |  -16.987 | 
     | clk_m__L3_I171                     | I ^ -> O ^ | BUFCKGHD | 0.375 | 0.281 |   1.413 |  -16.706 | 
     | mips_core/datamem/\ram_reg[56][11] | CK ^       | QDFFEHD  | 0.375 | 0.000 |   1.413 |  -16.706 | 
     +-------------------------------------------------------------------------------------------------+ 

