// Seed: 600921852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7 = id_6;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9
);
  wire id_11 = ~1;
  module_0(
      id_11, id_11, id_11, id_11, id_11
  );
  always id_2 = id_7;
endmodule
