<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711006438489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711006438496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 01:33:58 2024 " "Processing started: Thu Mar 21 01:33:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711006438496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006438496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006438496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711006440615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711006440615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "Fulladder/Fulladder.v" "" { Text "D:/Arquitectura/ALU/Fulladder/Fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006448408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006448408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbitN " "Found entity 1: ALUbitN" {  } { { "ALU.v" "" { Text "D:/Arquitectura/ALU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006448410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006448410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALUNBits.v" "" { Text "D:/Arquitectura/ALU/ALUNBits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006448412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006448412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "D:/Arquitectura/ALU/Disp7segs.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006448414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006448414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits_FPGA " "Found entity 1: ALUNBits_FPGA" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006448417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006448417 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoria.v " "Can't analyze file -- file memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711006448419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_b.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_b " "Found entity 1: memoria_b" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006448421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006448421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_a.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_a " "Found entity 1: memoria_a" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006448423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006448423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ShifLogicR.v(25) " "Verilog HDL information at ShifLogicR.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "ShifLogicR.v" "" { Text "D:/Arquitectura/ALU/ShifLogicR.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711006448425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiflogicr.v 1 1 " "Found 1 design units, including 1 entities, in source file shiflogicr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_8bit " "Found entity 1: shift_8bit" {  } { { "ShifLogicR.v" "" { Text "D:/Arquitectura/ALU/ShifLogicR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006448426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006448426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUNBits_FPGA " "Elaborating entity \"ALUNBits_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711006448454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_a memoria_a:mema " "Elaborating entity \"memoria_a\" for hierarchy \"memoria_a:mema\"" {  } { { "ALUNBits_FPGA.v" "mema" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711006448670 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoria_a.v(21) " "Net \"memory.data_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711006448671 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoria_a.v(21) " "Net \"memory.waddr_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711006448671 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoria_a.v(21) " "Net \"memory.we_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711006448671 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_b memoria_b:memb " "Elaborating entity \"memoria_b\" for hierarchy \"memoria_b:memb\"" {  } { { "ALUNBits_FPGA.v" "memb" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711006448677 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoria_b.v(21) " "Net \"memory.data_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711006448678 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoria_b.v(21) " "Net \"memory.waddr_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711006448678 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoria_b.v(21) " "Net \"memory.we_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711006448678 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUNBits ALUNBits:ALUNBits " "Elaborating entity \"ALUNBits\" for hierarchy \"ALUNBits:ALUNBits\"" {  } { { "ALUNBits_FPGA.v" "ALUNBits" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711006448682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUbitN ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit " "Elaborating entity \"ALUbitN\" for hierarchy \"ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\"" {  } { { "ALUNBits.v" "alubucle\[0\].ALU1Bit" { Text "D:/Arquitectura/ALU/ALUNBits.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711006448691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\|Fulladder:falbit " "Elaborating entity \"Fulladder\" for hierarchy \"ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\|Fulladder:falbit\"" {  } { { "ALU.v" "falbit" { Text "D:/Arquitectura/ALU/ALU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711006448696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp7segs Disp7segs:Disp0 " "Elaborating entity \"Disp7segs\" for hierarchy \"Disp7segs:Disp0\"" {  } { { "ALUNBits_FPGA.v" "Disp0" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711006448727 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoria_a:mema\|memory " "RAM logic \"memoria_a:mema\|memory\" is uninferred due to inappropriate RAM size" {  } { { "memoria_a.v" "memory" { Text "D:/Arquitectura/ALU/memoria_a.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711006449564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoria_b:memb\|memory " "RAM logic \"memoria_b:memb\|memory\" is uninferred due to inappropriate RAM size" {  } { { "memoria_b.v" "memory" { Text "D:/Arquitectura/ALU/memoria_b.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711006449564 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711006449564 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Arquitectura/ALU/db/ALU.ram0_memoria_a_e2bb3591.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Arquitectura/ALU/db/ALU.ram0_memoria_a_e2bb3591.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1711006449590 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Arquitectura/ALU/db/ALU.ram0_memoria_b_e2bb3592.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Arquitectura/ALU/db/ALU.ram0_memoria_b_e2bb3592.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1711006449591 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711006449801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp0_o\[1\] GND " "Pin \"disp0_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp0_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1_o\[0\] GND " "Pin \"disp1_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp1_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1_o\[1\] GND " "Pin \"disp1_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp1_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1_o\[2\] GND " "Pin \"disp1_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp1_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1_o\[5\] GND " "Pin \"disp1_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp1_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2_o\[0\] GND " "Pin \"disp2_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp2_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2_o\[1\] GND " "Pin \"disp2_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp2_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2_o\[2\] GND " "Pin \"disp2_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp2_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2_o\[5\] GND " "Pin \"disp2_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp2_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[0\] GND " "Pin \"disp3_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp3_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[2\] GND " "Pin \"disp3_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp3_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[3\] GND " "Pin \"disp3_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp3_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[4\] GND " "Pin \"disp3_o\[4\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp3_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[5\] GND " "Pin \"disp3_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp3_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4_o\[0\] GND " "Pin \"disp4_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp4_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4_o\[4\] GND " "Pin \"disp4_o\[4\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp4_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4_o\[5\] GND " "Pin \"disp4_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp4_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[0\] GND " "Pin \"disp5_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp5_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[1\] GND " "Pin \"disp5_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp5_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[2\] GND " "Pin \"disp5_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp5_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[3\] GND " "Pin \"disp5_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp5_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[4\] GND " "Pin \"disp5_o\[4\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp5_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[5\] GND " "Pin \"disp5_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp5_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[6\] VCC " "Pin \"disp5_o\[6\]\" is stuck at VCC" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp5_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6_o\[0\] GND " "Pin \"disp6_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp6_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6_o\[2\] GND " "Pin \"disp6_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp6_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6_o\[3\] GND " "Pin \"disp6_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp6_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6_o\[5\] GND " "Pin \"disp6_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp6_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7_o\[0\] GND " "Pin \"disp7_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp7_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7_o\[1\] GND " "Pin \"disp7_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp7_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7_o\[2\] GND " "Pin \"disp7_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp7_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7_o\[3\] GND " "Pin \"disp7_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711006449851 "|ALUNBits_FPGA|disp7_o[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711006449851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711006449970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquitectura/ALU/output_files/ALU.map.smsg " "Generated suppressed messages file D:/Arquitectura/ALU/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006450843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711006452448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711006452448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seloperacion_i\[0\] " "No output dependent on input pin \"seloperacion_i\[0\]\"" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711006454542 "|ALUNBits_FPGA|seloperacion_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seloperacion_i\[1\] " "No output dependent on input pin \"seloperacion_i\[1\]\"" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711006454542 "|ALUNBits_FPGA|seloperacion_i[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711006454542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711006454544 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711006454544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711006454544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711006454544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711006454559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 01:34:14 2024 " "Processing ended: Thu Mar 21 01:34:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711006454559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711006454559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711006454559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006454559 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711409400456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711409400463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 17:30:00 2024 " "Processing started: Mon Mar 25 17:30:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711409400463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409400463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409400463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711409400707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711409400707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "Fulladder/Fulladder.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/Fulladder/Fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409410771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409410771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbitN " "Found entity 1: ALUbitN" {  } { { "ALU.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409410771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409410771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALUNBits.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409410771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409410771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/Disp7segs.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409410771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409410771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits_FPGA " "Found entity 1: ALUNBits_FPGA" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409410771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409410771 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoria.v " "Can't analyze file -- file memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711409410771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_b.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_b " "Found entity 1: memoria_b" {  } { { "memoria_b.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_b.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409410781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409410781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_a.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_a " "Found entity 1: memoria_a" {  } { { "memoria_a.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_a.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409410781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409410781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUNBits_FPGA " "Elaborating entity \"ALUNBits_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711409410801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_a memoria_a:mema " "Elaborating entity \"memoria_a\" for hierarchy \"memoria_a:mema\"" {  } { { "ALUNBits_FPGA.v" "mema" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711409410869 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoria_a.v(21) " "Net \"memory.data_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711409410873 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoria_a.v(21) " "Net \"memory.waddr_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711409410873 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoria_a.v(21) " "Net \"memory.we_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711409410873 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_b memoria_b:memb " "Elaborating entity \"memoria_b\" for hierarchy \"memoria_b:memb\"" {  } { { "ALUNBits_FPGA.v" "memb" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711409410887 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoria_b.v(21) " "Net \"memory.data_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711409410893 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoria_b.v(21) " "Net \"memory.waddr_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711409410893 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoria_b.v(21) " "Net \"memory.we_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711409410893 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUNBits ALUNBits:ALUNBits " "Elaborating entity \"ALUNBits\" for hierarchy \"ALUNBits:ALUNBits\"" {  } { { "ALUNBits_FPGA.v" "ALUNBits" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711409410899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUbitN ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit " "Elaborating entity \"ALUbitN\" for hierarchy \"ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\"" {  } { { "ALUNBits.v" "alubucle\[0\].ALU1Bit" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711409410911 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(65) " "Verilog HDL Case Statement warning at ALU.v(65): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALU.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711409410911 "|ALUNBits_FPGA|ALUNBits:ALUNBits|ALUbitN:alubucle[0].ALU1Bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado_o ALU.v(65) " "Verilog HDL Always Construct warning at ALU.v(65): inferring latch(es) for variable \"resultado_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALU.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711409410911 "|ALUNBits_FPGA|ALUNBits:ALUNBits|ALUbitN:alubucle[0].ALU1Bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_o ALU.v(65) " "Inferred latch for \"resultado_o\" at ALU.v(65)" {  } { { "ALU.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALU.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409410913 "|ALUNBits_FPGA|ALUNBits:ALUNBits|ALUbitN:alubucle[0].ALU1Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\|Fulladder:falbit " "Elaborating entity \"Fulladder\" for hierarchy \"ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\|Fulladder:falbit\"" {  } { { "ALU.v" "falbit" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711409410916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp7segs Disp7segs:Disp0 " "Elaborating entity \"Disp7segs\" for hierarchy \"Disp7segs:Disp0\"" {  } { { "ALUNBits_FPGA.v" "Disp0" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711409410974 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoria_a:mema\|memory " "RAM logic \"memoria_a:mema\|memory\" is uninferred due to inappropriate RAM size" {  } { { "memoria_a.v" "memory" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_a.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711409411381 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoria_b:memb\|memory " "RAM logic \"memoria_b:memb\|memory\" is uninferred due to inappropriate RAM size" {  } { { "memoria_b.v" "memory" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_b.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711409411381 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711409411381 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/db/ALU.ram0_memoria_a_e2bb3591.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/db/ALU.ram0_memoria_a_e2bb3591.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1711409411387 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/db/ALU.ram0_memoria_b_e2bb3592.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/db/ALU.ram0_memoria_b_e2bb3592.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1711409411387 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711409411635 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp0_o\[0\] GND " "Pin \"disp0_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp0_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0_o\[1\] GND " "Pin \"disp0_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp0_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0_o\[3\] GND " "Pin \"disp0_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp0_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0_o\[4\] GND " "Pin \"disp0_o\[4\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp0_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1_o\[0\] GND " "Pin \"disp1_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp1_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1_o\[1\] GND " "Pin \"disp1_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp1_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1_o\[2\] GND " "Pin \"disp1_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp1_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1_o\[5\] GND " "Pin \"disp1_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp1_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2_o\[0\] GND " "Pin \"disp2_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp2_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2_o\[1\] GND " "Pin \"disp2_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp2_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2_o\[2\] GND " "Pin \"disp2_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp2_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2_o\[5\] GND " "Pin \"disp2_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp2_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[0\] GND " "Pin \"disp3_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp3_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[2\] GND " "Pin \"disp3_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp3_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[3\] GND " "Pin \"disp3_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp3_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[4\] GND " "Pin \"disp3_o\[4\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp3_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3_o\[5\] GND " "Pin \"disp3_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp3_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4_o\[0\] GND " "Pin \"disp4_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp4_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4_o\[4\] GND " "Pin \"disp4_o\[4\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp4_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4_o\[5\] GND " "Pin \"disp4_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp4_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[0\] GND " "Pin \"disp5_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp5_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[1\] GND " "Pin \"disp5_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp5_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[2\] GND " "Pin \"disp5_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp5_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[3\] GND " "Pin \"disp5_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp5_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[4\] GND " "Pin \"disp5_o\[4\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp5_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[5\] GND " "Pin \"disp5_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp5_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5_o\[6\] VCC " "Pin \"disp5_o\[6\]\" is stuck at VCC" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp5_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6_o\[0\] GND " "Pin \"disp6_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp6_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6_o\[2\] GND " "Pin \"disp6_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp6_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6_o\[3\] GND " "Pin \"disp6_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp6_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6_o\[5\] GND " "Pin \"disp6_o\[5\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp6_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7_o\[0\] GND " "Pin \"disp7_o\[0\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp7_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7_o\[1\] GND " "Pin \"disp7_o\[1\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp7_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7_o\[2\] GND " "Pin \"disp7_o\[2\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp7_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7_o\[3\] GND " "Pin \"disp7_o\[3\]\" is stuck at GND" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711409411668 "|ALUNBits_FPGA|disp7_o[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711409411668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711409411756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711409412454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711409412454 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seloperacion_i\[0\] " "No output dependent on input pin \"seloperacion_i\[0\]\"" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711409412635 "|ALUNBits_FPGA|seloperacion_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seloperacion_i\[1\] " "No output dependent on input pin \"seloperacion_i\[1\]\"" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711409412635 "|ALUNBits_FPGA|seloperacion_i[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711409412635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711409412635 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711409412635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711409412635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711409412635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711409412653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 17:30:12 2024 " "Processing ended: Mon Mar 25 17:30:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711409412653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711409412653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711409412653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409412653 ""}
>>>>>>> Stashed changes
