{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761833650984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761833650984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 11:14:10 2025 " "Processing started: Thu Oct 30 11:14:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761833650984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833650984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833650984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761833651390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761833651390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "../src/ULASomaSub.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/ULASomaSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658971 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "../src/ULASomaSub.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL-arquitetura " "Found design unit 1: TOP_LEVEL-arquitetura" {  } { { "../src/TOP_LEVEL.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658973 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "../src/TOP_LEVEL.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "../src/somaConstante.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658975 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "../src/somaConstante.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../src/registradorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658977 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../src/registradorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "../src/muxGenerico4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658978 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "../src/muxGenerico4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658981 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "../src/memoriaROM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658983 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "../src/memoriaROM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "../src/memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658985 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "../src/memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "../src/logicaDesvio.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/logicaDesvio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658987 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "../src/logicaDesvio.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/keytratamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/keytratamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyTratamento-comportamento " "Found design unit 1: keyTratamento-comportamento" {  } { { "../src/KeyTratamento.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/KeyTratamento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658989 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyTratamento " "Found entity 1: keyTratamento" {  } { { "../src/KeyTratamento.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/KeyTratamento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/flipflopceq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/flipflopceq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopCEQ-comportamento " "Found design unit 1: flipFlopCEQ-comportamento" {  } { { "../src/flipFlopCEQ.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/flipFlopCEQ.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658990 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopCEQ " "Found entity 1: flipFlopCEQ" {  } { { "../src/flipFlopCEQ.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/flipFlopCEQ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658992 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658992 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "../src/divisorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658994 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "../src/divisorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/display_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/display_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Unit-comportamento " "Found design unit 1: Display_Unit-comportamento" {  } { { "../src/Display_Unit.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/Display_Unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658996 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Unit " "Found entity 1: Display_Unit" {  } { { "../src/Display_Unit.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/Display_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decorder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decorder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-behavior " "Found design unit 1: decoder3x8-behavior" {  } { { "../src/decorder3x8.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decorder3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658997 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../src/decorder3x8.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decorder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "../src/decoderInstru.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658999 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "../src/decoderInstru.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833658999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833658999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-comportamento " "Found design unit 1: decoderHex-comportamento" {  } { { "../src/decoderHex.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderHex.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659000 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "../src/decoderHex.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833659000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "../src/CPU.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659002 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/CPU.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833659002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "../src/buffer_3_state_8portas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659003 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "../src/buffer_3_state_8portas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833659003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "../src/buffer_3_state_1porta.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659005 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "../src/buffer_3_state_1porta.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833659005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "../src/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659007 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "../src/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833659007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833659007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL " "Elaborating entity \"TOP_LEVEL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761833659094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:div1Hz " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:div1Hz\"" {  } { { "../src/TOP_LEVEL.vhd" "div1Hz" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:div2Hz " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:div2Hz\"" {  } { { "../src/TOP_LEVEL.vhd" "div2Hz" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:div0_5Hz " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:div0_5Hz\"" {  } { { "../src/TOP_LEVEL.vhd" "div0_5Hz" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:div0_25Hz " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:div0_25Hz\"" {  } { { "../src/TOP_LEVEL.vhd" "div0_25Hz" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU1\"" {  } { { "../src/TOP_LEVEL.vhd" "CPU1" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SelMUXPC CPU.vhd(39) " "Verilog HDL or VHDL warning at CPU.vhd(39): object \"SelMUXPC\" assigned a value but never read" {  } { { "../src/CPU.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761833659104 "|TOP_LEVEL|CPU:CPU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU1\|muxGenerico2x1:MUX_EntradaB_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU1\|muxGenerico2x1:MUX_EntradaB_ULA\"" {  } { { "../src/CPU.vhd" "MUX_EntradaB_ULA" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU1\|muxGenerico4x1:MUX_PC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU1\|muxGenerico4x1:MUX_PC\"" {  } { { "../src/CPU.vhd" "MUX_PC" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU1\|bancoRegistradoresArqRegMem:BancoRegs " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU1\|bancoRegistradoresArqRegMem:BancoRegs\"" {  } { { "../src/CPU.vhd" "BancoRegs" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU1\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU1\|registradorGenerico:PC\"" {  } { { "../src/CPU.vhd" "PC" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU1\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU1\|somaConstante:incrementaPC\"" {  } { { "../src/CPU.vhd" "incrementaPC" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU1\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU1\|ULASomaSub:ULA1\"" {  } { { "../src/CPU.vhd" "ULA1" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru CPU:CPU1\|decoderInstru:DECODER " "Elaborating entity \"decoderInstru\" for hierarchy \"CPU:CPU1\|decoderInstru:DECODER\"" {  } { { "../src/CPU.vhd" "DECODER" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopCEQ CPU:CPU1\|flipFlopCEQ:FLAGZERO " "Elaborating entity \"flipFlopCEQ\" for hierarchy \"CPU:CPU1\|flipFlopCEQ:FLAGZERO\"" {  } { { "../src/CPU.vhd" "FLAGZERO" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU1\|logicaDesvio:DESVIO " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU1\|logicaDesvio:DESVIO\"" {  } { { "../src/CPU.vhd" "DESVIO" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "../src/TOP_LEVEL.vhd" "ROM1" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "../src/TOP_LEVEL.vhd" "RAM1" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DECODERBLOCO " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DECODERBLOCO\"" {  } { { "../src/TOP_LEVEL.vhd" "DECODERBLOCO" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REGISTRADORLEDS " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REGISTRADORLEDS\"" {  } { { "../src/TOP_LEVEL.vhd" "REGISTRADORLEDS" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Unit Display_Unit:Display_Unit0 " "Elaborating entity \"Display_Unit\" for hierarchy \"Display_Unit:Display_Unit0\"" {  } { { "../src/TOP_LEVEL.vhd" "Display_Unit0" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Display_Unit:Display_Unit0\|registradorGenerico:REG_DISPLAY " "Elaborating entity \"registradorGenerico\" for hierarchy \"Display_Unit:Display_Unit0\|registradorGenerico:REG_DISPLAY\"" {  } { { "../src/Display_Unit.vhd" "REG_DISPLAY" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/Display_Unit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderHex Display_Unit:Display_Unit0\|decoderHex:Display_Unit " "Elaborating entity \"decoderHex\" for hierarchy \"Display_Unit:Display_Unit0\|decoderHex:Display_Unit\"" {  } { { "../src/Display_Unit.vhd" "Display_Unit" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/Display_Unit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:BUFFER3STATE_8SWs " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:BUFFER3STATE_8SWs\"" {  } { { "../src/TOP_LEVEL.vhd" "BUFFER3STATE_8SWs" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_1porta buffer_3_state_1porta:BUFFER3STATE_SW8 " "Elaborating entity \"buffer_3_state_1porta\" for hierarchy \"buffer_3_state_1porta:BUFFER3STATE_SW8\"" {  } { { "../src/TOP_LEVEL.vhd" "BUFFER3STATE_SW8" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyTratamento keyTratamento:tratamentoKey0 " "Elaborating entity \"keyTratamento\" for hierarchy \"keyTratamento:tratamentoKey0\"" {  } { { "../src/TOP_LEVEL.vhd" "tratamentoKey0" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector keyTratamento:tratamentoKey0\|edgeDetector:edgedetector " "Elaborating entity \"edgeDetector\" for hierarchy \"keyTratamento:tratamentoKey0\|edgeDetector:edgedetector\"" {  } { { "../src/KeyTratamento.vhd" "edgedetector" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/KeyTratamento.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833659149 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "../src/TOP_LEVEL.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 324 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1761833659369 "|TOP_LEVEL|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1761833659369 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/memoriaRAM.vhd" "ram" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761833659459 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:CPU1\|bancoRegistradoresArqRegMem:BancoRegs\|registrador " "RAM logic \"CPU:CPU1\|bancoRegistradoresArqRegMem:BancoRegs\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "../src/bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1761833659459 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761833659459 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_DATAIN\[7\]\" " "Converted tri-state node \"cpu_DATAIN\[7\]\" into a selector" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1761833659465 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_DATAIN\[6\]\" " "Converted tri-state node \"cpu_DATAIN\[6\]\" into a selector" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1761833659465 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_DATAIN\[5\]\" " "Converted tri-state node \"cpu_DATAIN\[5\]\" into a selector" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1761833659465 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_DATAIN\[4\]\" " "Converted tri-state node \"cpu_DATAIN\[4\]\" into a selector" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1761833659465 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_DATAIN\[3\]\" " "Converted tri-state node \"cpu_DATAIN\[3\]\" into a selector" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1761833659465 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_DATAIN\[2\]\" " "Converted tri-state node \"cpu_DATAIN\[2\]\" into a selector" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1761833659465 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_DATAIN\[1\]\" " "Converted tri-state node \"cpu_DATAIN\[1\]\" into a selector" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1761833659465 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_DATAIN\[0\]\" " "Converted tri-state node \"cpu_DATAIN\[0\]\" into a selector" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1761833659465 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1761833659465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761833660723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761833661802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833661802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1359 " "Implemented 1359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761833661920 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761833661920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1282 " "Implemented 1282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761833661920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761833661920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761833661949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 11:14:21 2025 " "Processing ended: Thu Oct 30 11:14:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761833661949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761833661949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761833661949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833661949 ""}
